Analysis & Synthesis report for LightBoard
Thu Dec  4 14:56:14 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LightBoard|S
 11. State Machine - |LightBoard|packet:sendpacket|S
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: Top-level Entity: |LightBoard
 19. Parameter Settings for User Entity Instance: packet:sendpacket
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Port Connectivity Checks: "packet:sendpacket"
 22. Signal Tap Logic Analyzer Settings
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 25. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec  4 14:56:13 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; LightBoard                                     ;
; Top-level Entity Name           ; LightBoard                                     ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 30821                                          ;
; Total pins                      ; 25                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 131,072                                        ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; LightBoard         ; LightBoard         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 28          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 3.90        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  47.6%      ;
;     Processor 3            ;  47.5%      ;
;     Processor 4            ;  47.5%      ;
;     Processor 5            ;  47.5%      ;
;     Processor 6            ;  47.5%      ;
;     Processor 7            ;  47.3%      ;
;     Processor 8            ;   3.1%      ;
;     Processor 9            ;   1.3%      ;
;     Processors 10-16       ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; LightBoard.v                                                       ; yes             ; User Verilog HDL File                        ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v                                                       ;             ;
; Packet.v                                                           ; yes             ; User Verilog HDL File                        ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v                                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                                              ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                            ;             ;
; db/altsyncram_gk84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/altsyncram_gk84.tdf                                             ;             ;
; db/decode_tma.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/decode_tma.tdf                                                  ;             ;
; db/mux_6hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/mux_6hb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                            ;             ;
; db/mux_glc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/mux_glc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                         ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;             ;
; db/cntr_85j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/cntr_85j.tdf                                                    ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                             ; altera_sld  ;
; db/ip/sld48c515c5/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 19893        ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 25775        ;
;     -- 7 input functions                    ; 1            ;
;     -- 6 input functions                    ; 5264         ;
;     -- 5 input functions                    ; 368          ;
;     -- 4 input functions                    ; 11715        ;
;     -- <=3 input functions                  ; 8427         ;
;                                             ;              ;
; Dedicated logic registers                   ; 30821        ;
;                                             ;              ;
; I/O pins                                    ; 25           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 131072       ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 39972        ;
; Total fan-out                               ; 237214       ;
; Average fan-out                             ; 4.19         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |LightBoard                                                                                                                             ; 25775 (8808)        ; 30821 (24582)             ; 131072            ; 0          ; 25   ; 0            ; |LightBoard                                                                                                                                                                                                                                                                                                                                            ; LightBoard                        ; work         ;
;    |packet:sendpacket|                                                                                                                  ; 16593 (16593)       ; 5674 (5674)               ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|packet:sendpacket                                                                                                                                                                                                                                                                                                                          ; packet                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 283 (2)             ; 475 (2)                   ; 131072            ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 281 (0)             ; 473 (0)                   ; 131072            ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 281 (67)            ; 473 (98)                  ; 131072            ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 21 (0)              ; 4 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_gk84:auto_generated|                                                                                         ; 21 (0)              ; 4 (4)                     ; 131072            ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gk84:auto_generated                                                                                                                                                 ; altsyncram_gk84                   ; work         ;
;                   |decode_tma:decode2|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gk84:auto_generated|decode_tma:decode2                                                                                                                              ; decode_tma                        ; work         ;
;                   |mux_6hb:mux3|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gk84:auto_generated|mux_6hb:mux3                                                                                                                                    ; mux_6hb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 112 (112)           ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)               ; 21 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (6)              ; 95 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 17 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_85j:auto_generated|                                                                                             ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                      ; cntr_85j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; cntr_49i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gk84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 1            ; 131072       ; 1            ; 131072 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LightBoard|S                                                                                                                                                ;
+---------+---------+-------+--------+-------+--------+--------+---------+--------+---------+--------+---------+--------+---------+-------+--------+--------+---------+--------+
; Name    ; S.SHIFT ; S.SET ; S.SETX ; S.QGO ; S.QGOX ; S.RECQ ; S.RECQX ; S.TIME ; S.TIMEX ; S.QNUM ; S.QNUMX ; S.RECA ; S.RECAX ; S.VAL ; S.VALX ; S.ADDR ; S.ADDRX ; S.HOME ;
+---------+---------+-------+--------+-------+--------+--------+---------+--------+---------+--------+---------+--------+---------+-------+--------+--------+---------+--------+
; S.HOME  ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 0      ;
; S.ADDRX ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 1       ; 1      ;
; S.ADDR  ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 1      ; 0       ; 1      ;
; S.VALX  ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 1      ; 0      ; 0       ; 1      ;
; S.VAL   ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 1     ; 0      ; 0      ; 0       ; 1      ;
; S.RECAX ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 1       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.RECA  ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 1      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.QNUMX ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 1       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.QNUM  ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 1      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.TIMEX ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 1       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.TIME  ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 1      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.RECQX ; 0       ; 0     ; 0      ; 0     ; 0      ; 0      ; 1       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.RECQ  ; 0       ; 0     ; 0      ; 0     ; 0      ; 1      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.QGOX  ; 0       ; 0     ; 0      ; 0     ; 1      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.QGO   ; 0       ; 0     ; 0      ; 1     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.SETX  ; 0       ; 0     ; 1      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.SET   ; 0       ; 1     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
; S.SHIFT ; 1       ; 0     ; 0      ; 0     ; 0      ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0      ; 0       ; 0     ; 0      ; 0      ; 0       ; 1      ;
+---------+---------+-------+--------+-------+--------+--------+---------+--------+---------+--------+---------+--------+---------+-------+--------+--------+---------+--------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |LightBoard|packet:sendpacket|S                  ;
+---------+--------+---------+--------+--------+---------+---------+
; Name    ; S.DONE ; S.MARK2 ; S.NEXT ; S.DATA ; S.MARK1 ; S.BREAK ;
+---------+--------+---------+--------+--------+---------+---------+
; S.BREAK ; 0      ; 0       ; 0      ; 0      ; 0       ; 0       ;
; S.MARK1 ; 0      ; 0       ; 0      ; 0      ; 1       ; 1       ;
; S.DATA  ; 0      ; 0       ; 0      ; 1      ; 0       ; 1       ;
; S.NEXT  ; 0      ; 0       ; 1      ; 0      ; 0       ; 1       ;
; S.MARK2 ; 0      ; 1       ; 0      ; 0      ; 0       ; 1       ;
; S.DONE  ; 1      ; 0       ; 0      ; 0      ; 0       ; 1       ;
+---------+--------+---------+--------+--------+---------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[1..10,2222,2231..2233,2242..2244,2253..2255,2264..2266,2275..2277,2286..2288,2297..2299,2308..2310,2319..2321,2330..2332,2341..2343,2352..2354,2363..2365,2374..2376,2385..2387,2396..2398,2407..2409,2418..2420,2429..2431,2440..2442,2451..2453,2462..2464,2473..2475,2484..2486,2495..2497,2506..2508,2517..2519,2528..2530,2539..2541,2550..2552,2561..2563,2572..2574,2583..2585,2594..2596,2605..2607,2616..2618,2627..2629,2638..2640,2649..2651,2660..2662,2671..2673,2682..2684,2693..2695,2704..2706,2715..2717,2726..2728,2737..2739,2748..2750,2759..2761,2770..2772,2781..2783,2792..2794,2803..2805,2814..2816,2825..2827,2836..2838,2847..2849,2858..2860,2869..2871,2880..2882,2891..2893,2902..2904,2913..2915,2924..2926,2935..2937,2946..2948,2957..2959,2968..2970,2979..2981,2990..2992,3001..3003,3012..3014,3023..3025,3034..3036,3045..3047,3056..3058,3067..3069,3078..3080,3089..3091,3100..3102,3111..3113,3122..3124,3133..3135,3144..3146,3155..3157,3166..3168,3177..3179,3188..3190,3199..3201,3210..3212,3221..3223,3232..3234,3243..3245,3254..3256,3265..3267,3276..3278,3287..3289,3298..3300,3309..3311,3320..3322,3331..3333,3342..3344,3353..3355,3364..3366,3375..3377,3386..3388,3397..3399,3408..3410,3419..3421,3430..3432,3441..3443,3452..3454,3463..3465,3474..3476,3485..3487,3496..3498,3507..3509,3518..3520,3529..3531,3540..3542,3551..3553,3562..3564,3573..3575,3584..3586,3595..3597,3606..3608,3617..3619,3628..3630,3639..3641,3650..3652,3661..3663,3672..3674,3683..3685,3694..3696,3705..3707,3716..3718,3727..3729,3738..3740,3749..3751,3760..3762,3771..3773,3782..3784,3793..3795,3804..3806,3815..3817,3826..3828,3837..3839,3848..3850,3859..3861,3870..3872,3881..3883,3892..3894,3903..3905,3914..3916,3925..3927,3936..3938,3947..3949,3958..3960,3969..3971,3980..3982,3991..3993,4002..4004,4013..4015,4024..4026,4035..4037,4046..4048,4057..4059,4068..4070,4079..4081,4090..4092,4101..4103,4112..4114,4123..4125,4134..4136,4145..4147,4156..4158,4167..4169,4178..4180,4189..4191,4200..4202,4211..4213,4222..4224,4233..4235,4244..4246,4255..4257,4266..4268,4277..4279,4288..4290,4299..4301,4310..4312,4321..4323,4332..4334,4343..4345,4354..4356,4365..4367,4376..4378,4387..4389,4398..4400,4409..4411,4420..4422,4431..4433,4442..4444,4453..4455,4464..4466,4475..4477,4486..4488,4497..4499,4508..4510,4519..4521,4530..4532,4541..4543,4552..4554,4563..4565,4574..4576,4585..4587,4596..4598,4607..4609,4618..4620,4629..4631,4640..4642,4651..4653,4662..4664,4673..4675,4684..4686,4695..4697,4706..4708,4717..4719,4728..4730,4739..4741,4750..4752,4761..4763,4772..4774,4783..4785,4794..4796,4805..4807,4816..4818,4827..4829,4838..4840,4849..4851,4860..4862,4871..4873,4882..4884,4893..4895,4904..4906,4915..4917,4926..4928,4937..4939,4948..4950,4959..4961,4970..4972,4981..4983,4992..4994,5003..5005,5014..5016,5025..5027,5036..5038,5047..5049,5058..5060,5069..5071,5080..5082,5091..5093,5102..5104,5113..5115,5124..5126,5135..5137,5146..5148,5157..5159,5168..5170,5179..5181,5190..5192,5201..5203,5212..5214,5223..5225,5234..5236,5245..5247,5256..5258,5267..5269,5278..5280,5289..5291,5300..5302,5311..5313,5322..5324,5333..5335,5344..5346,5355..5357,5366..5368,5377..5379,5388..5390,5399..5401,5410..5412,5421..5423,5432..5434,5443..5445,5454..5456,5465..5467,5476..5478,5487..5489,5498..5500,5509..5511,5520..5522,5531..5533,5542..5544,5553..5555,5564..5566,5575..5577,5586..5588,5597..5599,5608..5610,5619..5621,5630..5642] ; Merged with data[0]                                                                                                                                                                                 ;
; data[11,20..22,31..33,42..44,53..55,64..66,75..77,86..88,97..99,108..110,119..121,130..132,141..143,152..154,163..165,174..176,185..187,196..198,207..209,218..220,229..231,240..242,251..253,262..264,273..275,284..286,295..297,306..308,317..319,328..330,339..341,350..352,361..363,372..374,383..385,394..396,405..407,416..418,427..429,438..440,449..451,460..462,471..473,482..484,493..495,504..506,515..517,526..528,537..539,548..550,559..561,570..572,581..583,592..594,603..605,614..616,625..627,636..638,647..649,658..660,669..671,680..682,691..693,702..704,713..715,724..726,735..737,746..748,757..759,768..770,779..781,790..792,801..803,812..814,823..825,834..836,845..847,856..858,867..869,878..880,889..891,900..902,911..913,922..924,933..935,944..946,955..957,966..968,977..979,988..990,999,1001,1010..1012,1021..1023,1032..1034,1043..1045,1054..1056,1065..1067,1076..1078,1087..1089,1098..1100,1109..1111,1120..1122,1131..1133,1142..1144,1153..1155,1164..1166,1175..1177,1186..1188,1197..1199,1208..1210,1219..1221,1230..1232,1241..1243,1252..1254,1263..1265,1274..1276,1285..1287,1296..1298,1307..1309,1318..1320,1329..1331,1340..1342,1351..1353,1362..1364,1373..1375,1384..1386,1395..1397,1406..1408,1417..1419,1428..1430,1439..1441,1450..1452,1461..1463,1472..1474,1483..1485,1494..1496,1505..1507,1516..1518,1527..1529,1538..1540,1549..1551,1560..1562,1571..1573,1582..1584,1593..1595,1604..1606,1615..1617,1626..1628,1637..1639,1648..1650,1659..1661,1670..1672,1681..1683,1692..1694,1703..1705,1714..1716,1725..1727,1736..1738,1747..1749,1758..1760,1769..1771,1780..1782,1791..1793,1802..1804,1813..1815,1824..1826,1835..1837,1846..1848,1857..1859,1868..1870,1879..1881,1890..1892,1901..1903,1912..1914,1923..1925,1934..1936,1945..1947,1956..1958,1967..1969,1978..1980,1989..1991,2000..2002,2011..2013,2022..2024,2033..2035,2044..2046,2055..2057,2066..2068,2077..2079,2088..2090,2099..2101,2110..2112,2121..2123,2132..2134,2143..2145,2154..2156,2165..2167,2176..2178,2187..2189,2198..2200,2209..2211,2220,2221]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with data[1000]                                                                                                                                                                              ;
; q0[1..10,2222,2231..2233,2242..2244,2253..2255,2264..2266,2275..2277,2286..2288,2297..2299,2308..2310,2319..2321,2330..2332,2341..2343,2352..2354,2363..2365,2374..2376,2385..2387,2396..2398,2407..2409,2418..2420,2429..2431,2440..2442,2451..2453,2462..2464,2473..2475,2484..2486,2495..2497,2506..2508,2517..2519,2528..2530,2539..2541,2550..2552,2561..2563,2572..2574,2583..2585,2594..2596,2605..2607,2616..2618,2627..2629,2638..2640,2649..2651,2660..2662,2671..2673,2682..2684,2693..2695,2704..2706,2715..2717,2726..2728,2737..2739,2748..2750,2759..2761,2770..2772,2781..2783,2792..2794,2803..2805,2814..2816,2825..2827,2836..2838,2847..2849,2858..2860,2869..2871,2880..2882,2891..2893,2902..2904,2913..2915,2924..2926,2935..2937,2946..2948,2957..2959,2968..2970,2979..2981,2990..2992,3001..3003,3012..3014,3023..3025,3034..3036,3045..3047,3056..3058,3067..3069,3078..3080,3089..3091,3100..3102,3111..3113,3122..3124,3133..3135,3144..3146,3155..3157,3166..3168,3177..3179,3188..3190,3199..3201,3210..3212,3221..3223,3232..3234,3243..3245,3254..3256,3265..3267,3276..3278,3287..3289,3298..3300,3309..3311,3320..3322,3331..3333,3342..3344,3353..3355,3364..3366,3375..3377,3386..3388,3397..3399,3408..3410,3419..3421,3430..3432,3441..3443,3452..3454,3463..3465,3474..3476,3485..3487,3496..3498,3507..3509,3518..3520,3529..3531,3540..3542,3551..3553,3562..3564,3573..3575,3584..3586,3595..3597,3606..3608,3617..3619,3628..3630,3639..3641,3650..3652,3661..3663,3672..3674,3683..3685,3694..3696,3705..3707,3716..3718,3727..3729,3738..3740,3749..3751,3760..3762,3771..3773,3782..3784,3793..3795,3804..3806,3815..3817,3826..3828,3837..3839,3848..3850,3859..3861,3870..3872,3881..3883,3892..3894,3903..3905,3914..3916,3925..3927,3936..3938,3947..3949,3958..3960,3969..3971,3980..3982,3991..3993,4002..4004,4013..4015,4024..4026,4035..4037,4046..4048,4057..4059,4068..4070,4079..4081,4090..4092,4101..4103,4112..4114,4123..4125,4134..4136,4145..4147,4156..4158,4167..4169,4178..4180,4189..4191,4200..4202,4211..4213,4222..4224,4233..4235,4244..4246,4255..4257,4266..4268,4277..4279,4288..4290,4299..4301,4310..4312,4321..4323,4332..4334,4343..4345,4354..4356,4365..4367,4376..4378,4387..4389,4398..4400,4409..4411,4420..4422,4431..4433,4442..4444,4453..4455,4464..4466,4475..4477,4486..4488,4497..4499,4508..4510,4519..4521,4530..4532,4541..4543,4552..4554,4563..4565,4574..4576,4585..4587,4596..4598,4607..4609,4618..4620,4629..4631,4640..4642,4651..4653,4662..4664,4673..4675,4684..4686,4695..4697,4706..4708,4717..4719,4728..4730,4739..4741,4750..4752,4761..4763,4772..4774,4783..4785,4794..4796,4805..4807,4816..4818,4827..4829,4838..4840,4849..4851,4860..4862,4871..4873,4882..4884,4893..4895,4904..4906,4915..4917,4926..4928,4937..4939,4948..4950,4959..4961,4970..4972,4981..4983,4992..4994,5003..5005,5014..5016,5025..5027,5036..5038,5047..5049,5058..5060,5069..5071,5080..5082,5091..5093,5102..5104,5113..5115,5124..5126,5135..5137,5146..5148,5157..5159,5168..5170,5179..5181,5190..5192,5201..5203,5212..5214,5223..5225,5234..5236,5245..5247,5256..5258,5267..5269,5278..5280,5289..5291,5300..5302,5311..5313,5322..5324,5333..5335,5344..5346,5355..5357,5366..5368,5377..5379,5388..5390,5399..5401,5410..5412,5421..5423,5432..5434,5443..5445,5454..5456,5465..5467,5476..5478,5487..5489,5498..5500,5509..5511,5520..5522,5531..5533,5542..5544,5553..5555,5564..5566,5575..5577,5586..5588,5597..5599,5608..5610,5619..5621,5630..5642]   ; Merged with q0[0]                                                                                                                                                                                   ;
; q1[1..10,2222,2231..2233,2242..2244,2253..2255,2264..2266,2275..2277,2286..2288,2297..2299,2308..2310,2319..2321,2330..2332,2341..2343,2352..2354,2363..2365,2374..2376,2385..2387,2396..2398,2407..2409,2418..2420,2429..2431,2440..2442,2451..2453,2462..2464,2473..2475,2484..2486,2495..2497,2506..2508,2517..2519,2528..2530,2539..2541,2550..2552,2561..2563,2572..2574,2583..2585,2594..2596,2605..2607,2616..2618,2627..2629,2638..2640,2649..2651,2660..2662,2671..2673,2682..2684,2693..2695,2704..2706,2715..2717,2726..2728,2737..2739,2748..2750,2759..2761,2770..2772,2781..2783,2792..2794,2803..2805,2814..2816,2825..2827,2836..2838,2847..2849,2858..2860,2869..2871,2880..2882,2891..2893,2902..2904,2913..2915,2924..2926,2935..2937,2946..2948,2957..2959,2968..2970,2979..2981,2990..2992,3001..3003,3012..3014,3023..3025,3034..3036,3045..3047,3056..3058,3067..3069,3078..3080,3089..3091,3100..3102,3111..3113,3122..3124,3133..3135,3144..3146,3155..3157,3166..3168,3177..3179,3188..3190,3199..3201,3210..3212,3221..3223,3232..3234,3243..3245,3254..3256,3265..3267,3276..3278,3287..3289,3298..3300,3309..3311,3320..3322,3331..3333,3342..3344,3353..3355,3364..3366,3375..3377,3386..3388,3397..3399,3408..3410,3419..3421,3430..3432,3441..3443,3452..3454,3463..3465,3474..3476,3485..3487,3496..3498,3507..3509,3518..3520,3529..3531,3540..3542,3551..3553,3562..3564,3573..3575,3584..3586,3595..3597,3606..3608,3617..3619,3628..3630,3639..3641,3650..3652,3661..3663,3672..3674,3683..3685,3694..3696,3705..3707,3716..3718,3727..3729,3738..3740,3749..3751,3760..3762,3771..3773,3782..3784,3793..3795,3804..3806,3815..3817,3826..3828,3837..3839,3848..3850,3859..3861,3870..3872,3881..3883,3892..3894,3903..3905,3914..3916,3925..3927,3936..3938,3947..3949,3958..3960,3969..3971,3980..3982,3991..3993,4002..4004,4013..4015,4024..4026,4035..4037,4046..4048,4057..4059,4068..4070,4079..4081,4090..4092,4101..4103,4112..4114,4123..4125,4134..4136,4145..4147,4156..4158,4167..4169,4178..4180,4189..4191,4200..4202,4211..4213,4222..4224,4233..4235,4244..4246,4255..4257,4266..4268,4277..4279,4288..4290,4299..4301,4310..4312,4321..4323,4332..4334,4343..4345,4354..4356,4365..4367,4376..4378,4387..4389,4398..4400,4409..4411,4420..4422,4431..4433,4442..4444,4453..4455,4464..4466,4475..4477,4486..4488,4497..4499,4508..4510,4519..4521,4530..4532,4541..4543,4552..4554,4563..4565,4574..4576,4585..4587,4596..4598,4607..4609,4618..4620,4629..4631,4640..4642,4651..4653,4662..4664,4673..4675,4684..4686,4695..4697,4706..4708,4717..4719,4728..4730,4739..4741,4750..4752,4761..4763,4772..4774,4783..4785,4794..4796,4805..4807,4816..4818,4827..4829,4838..4840,4849..4851,4860..4862,4871..4873,4882..4884,4893..4895,4904..4906,4915..4917,4926..4928,4937..4939,4948..4950,4959..4961,4970..4972,4981..4983,4992..4994,5003..5005,5014..5016,5025..5027,5036..5038,5047..5049,5058..5060,5069..5071,5080..5082,5091..5093,5102..5104,5113..5115,5124..5126,5135..5137,5146..5148,5157..5159,5168..5170,5179..5181,5190..5192,5201..5203,5212..5214,5223..5225,5234..5236,5245..5247,5256..5258,5267..5269,5278..5280,5289..5291,5300..5302,5311..5313,5322..5324,5333..5335,5344..5346,5355..5357,5366..5368,5377..5379,5388..5390,5399..5401,5410..5412,5421..5423,5432..5434,5443..5445,5454..5456,5465..5467,5476..5478,5487..5489,5498..5500,5509..5511,5520..5522,5531..5533,5542..5544,5553..5555,5564..5566,5575..5577,5586..5588,5597..5599,5608..5610,5619..5621,5630..5642]   ; Merged with q1[0]                                                                                                                                                                                   ;
; q2[1..10,2222,2231..2233,2242..2244,2253..2255,2264..2266,2275..2277,2286..2288,2297..2299,2308..2310,2319..2321,2330..2332,2341..2343,2352..2354,2363..2365,2374..2376,2385..2387,2396..2398,2407..2409,2418..2420,2429..2431,2440..2442,2451..2453,2462..2464,2473..2475,2484..2486,2495..2497,2506..2508,2517..2519,2528..2530,2539..2541,2550..2552,2561..2563,2572..2574,2583..2585,2594..2596,2605..2607,2616..2618,2627..2629,2638..2640,2649..2651,2660..2662,2671..2673,2682..2684,2693..2695,2704..2706,2715..2717,2726..2728,2737..2739,2748..2750,2759..2761,2770..2772,2781..2783,2792..2794,2803..2805,2814..2816,2825..2827,2836..2838,2847..2849,2858..2860,2869..2871,2880..2882,2891..2893,2902..2904,2913..2915,2924..2926,2935..2937,2946..2948,2957..2959,2968..2970,2979..2981,2990..2992,3001..3003,3012..3014,3023..3025,3034..3036,3045..3047,3056..3058,3067..3069,3078..3080,3089..3091,3100..3102,3111..3113,3122..3124,3133..3135,3144..3146,3155..3157,3166..3168,3177..3179,3188..3190,3199..3201,3210..3212,3221..3223,3232..3234,3243..3245,3254..3256,3265..3267,3276..3278,3287..3289,3298..3300,3309..3311,3320..3322,3331..3333,3342..3344,3353..3355,3364..3366,3375..3377,3386..3388,3397..3399,3408..3410,3419..3421,3430..3432,3441..3443,3452..3454,3463..3465,3474..3476,3485..3487,3496..3498,3507..3509,3518..3520,3529..3531,3540..3542,3551..3553,3562..3564,3573..3575,3584..3586,3595..3597,3606..3608,3617..3619,3628..3630,3639..3641,3650..3652,3661..3663,3672..3674,3683..3685,3694..3696,3705..3707,3716..3718,3727..3729,3738..3740,3749..3751,3760..3762,3771..3773,3782..3784,3793..3795,3804..3806,3815..3817,3826..3828,3837..3839,3848..3850,3859..3861,3870..3872,3881..3883,3892..3894,3903..3905,3914..3916,3925..3927,3936..3938,3947..3949,3958..3960,3969..3971,3980..3982,3991..3993,4002..4004,4013..4015,4024..4026,4035..4037,4046..4048,4057..4059,4068..4070,4079..4081,4090..4092,4101..4103,4112..4114,4123..4125,4134..4136,4145..4147,4156..4158,4167..4169,4178..4180,4189..4191,4200..4202,4211..4213,4222..4224,4233..4235,4244..4246,4255..4257,4266..4268,4277..4279,4288..4290,4299..4301,4310..4312,4321..4323,4332..4334,4343..4345,4354..4356,4365..4367,4376..4378,4387..4389,4398..4400,4409..4411,4420..4422,4431..4433,4442..4444,4453..4455,4464..4466,4475..4477,4486..4488,4497..4499,4508..4510,4519..4521,4530..4532,4541..4543,4552..4554,4563..4565,4574..4576,4585..4587,4596..4598,4607..4609,4618..4620,4629..4631,4640..4642,4651..4653,4662..4664,4673..4675,4684..4686,4695..4697,4706..4708,4717..4719,4728..4730,4739..4741,4750..4752,4761..4763,4772..4774,4783..4785,4794..4796,4805..4807,4816..4818,4827..4829,4838..4840,4849..4851,4860..4862,4871..4873,4882..4884,4893..4895,4904..4906,4915..4917,4926..4928,4937..4939,4948..4950,4959..4961,4970..4972,4981..4983,4992..4994,5003..5005,5014..5016,5025..5027,5036..5038,5047..5049,5058..5060,5069..5071,5080..5082,5091..5093,5102..5104,5113..5115,5124..5126,5135..5137,5146..5148,5157..5159,5168..5170,5179..5181,5190..5192,5201..5203,5212..5214,5223..5225,5234..5236,5245..5247,5256..5258,5267..5269,5278..5280,5289..5291,5300..5302,5311..5313,5322..5324,5333..5335,5344..5346,5355..5357,5366..5368,5377..5379,5388..5390,5399..5401,5410..5412,5421..5423,5432..5434,5443..5445,5454..5456,5465..5467,5476..5478,5487..5489,5498..5500,5509..5511,5520..5522,5531..5533,5542..5544,5553..5555,5564..5566,5575..5577,5586..5588,5597..5599,5608..5610,5619..5621,5630..5642]   ; Merged with q2[0]                                                                                                                                                                                   ;
; q3[1..10,2222,2231..2233,2242..2244,2253..2255,2264..2266,2275..2277,2286..2288,2297..2299,2308..2310,2319..2321,2330..2332,2341..2343,2352..2354,2363..2365,2374..2376,2385..2387,2396..2398,2407..2409,2418..2420,2429..2431,2440..2442,2451..2453,2462..2464,2473..2475,2484..2486,2495..2497,2506..2508,2517..2519,2528..2530,2539..2541,2550..2552,2561..2563,2572..2574,2583..2585,2594..2596,2605..2607,2616..2618,2627..2629,2638..2640,2649..2651,2660..2662,2671..2673,2682..2684,2693..2695,2704..2706,2715..2717,2726..2728,2737..2739,2748..2750,2759..2761,2770..2772,2781..2783,2792..2794,2803..2805,2814..2816,2825..2827,2836..2838,2847..2849,2858..2860,2869..2871,2880..2882,2891..2893,2902..2904,2913..2915,2924..2926,2935..2937,2946..2948,2957..2959,2968..2970,2979..2981,2990..2992,3001..3003,3012..3014,3023..3025,3034..3036,3045..3047,3056..3058,3067..3069,3078..3080,3089..3091,3100..3102,3111..3113,3122..3124,3133..3135,3144..3146,3155..3157,3166..3168,3177..3179,3188..3190,3199..3201,3210..3212,3221..3223,3232..3234,3243..3245,3254..3256,3265..3267,3276..3278,3287..3289,3298..3300,3309..3311,3320..3322,3331..3333,3342..3344,3353..3355,3364..3366,3375..3377,3386..3388,3397..3399,3408..3410,3419..3421,3430..3432,3441..3443,3452..3454,3463..3465,3474..3476,3485..3487,3496..3498,3507..3509,3518..3520,3529..3531,3540..3542,3551..3553,3562..3564,3573..3575,3584..3586,3595..3597,3606..3608,3617..3619,3628..3630,3639..3641,3650..3652,3661..3663,3672..3674,3683..3685,3694..3696,3705..3707,3716..3718,3727..3729,3738..3740,3749..3751,3760..3762,3771..3773,3782..3784,3793..3795,3804..3806,3815..3817,3826..3828,3837..3839,3848..3850,3859..3861,3870..3872,3881..3883,3892..3894,3903..3905,3914..3916,3925..3927,3936..3938,3947..3949,3958..3960,3969..3971,3980..3982,3991..3993,4002..4004,4013..4015,4024..4026,4035..4037,4046..4048,4057..4059,4068..4070,4079..4081,4090..4092,4101..4103,4112..4114,4123..4125,4134..4136,4145..4147,4156..4158,4167..4169,4178..4180,4189..4191,4200..4202,4211..4213,4222..4224,4233..4235,4244..4246,4255..4257,4266..4268,4277..4279,4288..4290,4299..4301,4310..4312,4321..4323,4332..4334,4343..4345,4354..4356,4365..4367,4376..4378,4387..4389,4398..4400,4409..4411,4420..4422,4431..4433,4442..4444,4453..4455,4464..4466,4475..4477,4486..4488,4497..4499,4508..4510,4519..4521,4530..4532,4541..4543,4552..4554,4563..4565,4574..4576,4585..4587,4596..4598,4607..4609,4618..4620,4629..4631,4640..4642,4651..4653,4662..4664,4673..4675,4684..4686,4695..4697,4706..4708,4717..4719,4728..4730,4739..4741,4750..4752,4761..4763,4772..4774,4783..4785,4794..4796,4805..4807,4816..4818,4827..4829,4838..4840,4849..4851,4860..4862,4871..4873,4882..4884,4893..4895,4904..4906,4915..4917,4926..4928,4937..4939,4948..4950,4959..4961,4970..4972,4981..4983,4992..4994,5003..5005,5014..5016,5025..5027,5036..5038,5047..5049,5058..5060,5069..5071,5080..5082,5091..5093,5102..5104,5113..5115,5124..5126,5135..5137,5146..5148,5157..5159,5168..5170,5179..5181,5190..5192,5201..5203,5212..5214,5223..5225,5234..5236,5245..5247,5256..5258,5267..5269,5278..5280,5289..5291,5300..5302,5311..5313,5322..5324,5333..5335,5344..5346,5355..5357,5366..5368,5377..5379,5388..5390,5399..5401,5410..5412,5421..5423,5432..5434,5443..5445,5454..5456,5465..5467,5476..5478,5487..5489,5498..5500,5509..5511,5520..5522,5531..5533,5542..5544,5553..5555,5564..5566,5575..5577,5586..5588,5597..5599,5608..5610,5619..5621,5630..5642]   ; Merged with q3[0]                                                                                                                                                                                   ;
; q4[1..10,2222,2231..2233,2242..2244,2253..2255,2264..2266,2275..2277,2286..2288,2297..2299,2308..2310,2319..2321,2330..2332,2341..2343,2352..2354,2363..2365,2374..2376,2385..2387,2396..2398,2407..2409,2418..2420,2429..2431,2440..2442,2451..2453,2462..2464,2473..2475,2484..2486,2495..2497,2506..2508,2517..2519,2528..2530,2539..2541,2550..2552,2561..2563,2572..2574,2583..2585,2594..2596,2605..2607,2616..2618,2627..2629,2638..2640,2649..2651,2660..2662,2671..2673,2682..2684,2693..2695,2704..2706,2715..2717,2726..2728,2737..2739,2748..2750,2759..2761,2770..2772,2781..2783,2792..2794,2803..2805,2814..2816,2825..2827,2836..2838,2847..2849,2858..2860,2869..2871,2880..2882,2891..2893,2902..2904,2913..2915,2924..2926,2935..2937,2946..2948,2957..2959,2968..2970,2979..2981,2990..2992,3001..3003,3012..3014,3023..3025,3034..3036,3045..3047,3056..3058,3067..3069,3078..3080,3089..3091,3100..3102,3111..3113,3122..3124,3133..3135,3144..3146,3155..3157,3166..3168,3177..3179,3188..3190,3199..3201,3210..3212,3221..3223,3232..3234,3243..3245,3254..3256,3265..3267,3276..3278,3287..3289,3298..3300,3309..3311,3320..3322,3331..3333,3342..3344,3353..3355,3364..3366,3375..3377,3386..3388,3397..3399,3408..3410,3419..3421,3430..3432,3441..3443,3452..3454,3463..3465,3474..3476,3485..3487,3496..3498,3507..3509,3518..3520,3529..3531,3540..3542,3551..3553,3562..3564,3573..3575,3584..3586,3595..3597,3606..3608,3617..3619,3628..3630,3639..3641,3650..3652,3661..3663,3672..3674,3683..3685,3694..3696,3705..3707,3716..3718,3727..3729,3738..3740,3749..3751,3760..3762,3771..3773,3782..3784,3793..3795,3804..3806,3815..3817,3826..3828,3837..3839,3848..3850,3859..3861,3870..3872,3881..3883,3892..3894,3903..3905,3914..3916,3925..3927,3936..3938,3947..3949,3958..3960,3969..3971,3980..3982,3991..3993,4002..4004,4013..4015,4024..4026,4035..4037,4046..4048,4057..4059,4068..4070,4079..4081,4090..4092,4101..4103,4112..4114,4123..4125,4134..4136,4145..4147,4156..4158,4167..4169,4178..4180,4189..4191,4200..4202,4211..4213,4222..4224,4233..4235,4244..4246,4255..4257,4266..4268,4277..4279,4288..4290,4299..4301,4310..4312,4321..4323,4332..4334,4343..4345,4354..4356,4365..4367,4376..4378,4387..4389,4398..4400,4409..4411,4420..4422,4431..4433,4442..4444,4453..4455,4464..4466,4475..4477,4486..4488,4497..4499,4508..4510,4519..4521,4530..4532,4541..4543,4552..4554,4563..4565,4574..4576,4585..4587,4596..4598,4607..4609,4618..4620,4629..4631,4640..4642,4651..4653,4662..4664,4673..4675,4684..4686,4695..4697,4706..4708,4717..4719,4728..4730,4739..4741,4750..4752,4761..4763,4772..4774,4783..4785,4794..4796,4805..4807,4816..4818,4827..4829,4838..4840,4849..4851,4860..4862,4871..4873,4882..4884,4893..4895,4904..4906,4915..4917,4926..4928,4937..4939,4948..4950,4959..4961,4970..4972,4981..4983,4992..4994,5003..5005,5014..5016,5025..5027,5036..5038,5047..5049,5058..5060,5069..5071,5080..5082,5091..5093,5102..5104,5113..5115,5124..5126,5135..5137,5146..5148,5157..5159,5168..5170,5179..5181,5190..5192,5201..5203,5212..5214,5223..5225,5234..5236,5245..5247,5256..5258,5267..5269,5278..5280,5289..5291,5300..5302,5311..5313,5322..5324,5333..5335,5344..5346,5355..5357,5366..5368,5377..5379,5388..5390,5399..5401,5410..5412,5421..5423,5432..5434,5443..5445,5454..5456,5465..5467,5476..5478,5487..5489,5498..5500,5509..5511,5520..5522,5531..5533,5542..5544,5553..5555,5564..5566,5575..5577,5586..5588,5597..5599,5608..5610,5619..5621,5630..5642]   ; Merged with q4[0]                                                                                                                                                                                   ;
; q0[11,20..22,31..33,42..44,53..55,64..66,75..77,86..88,97..99,108..110,119..121,130..132,141..143,152..154,163..165,174..176,185..187,196..198,207..209,218..220,229..231,240..242,251..253,262..264,273..275,284..286,295..297,306..308,317..319,328..330,339..341,350..352,361..363,372..374,383..385,394..396,405..407,416..418,427..429,438..440,449..451,460..462,471..473,482..484,493..495,504..506,515..517,526..528,537..539,548..550,559..561,570..572,581..583,592..594,603..605,614..616,625..627,636..638,647..649,658..660,669..671,680..682,691..693,702..704,713..715,724..726,735..737,746..748,757..759,768..770,779..781,790..792,801..803,812..814,823..825,834..836,845..847,856..858,867..869,878..880,889..891,900..902,911..913,922..924,933..935,944..946,955..957,966..968,977..979,988..990,999,1001,1010..1012,1021..1023,1032..1034,1043..1045,1054..1056,1065..1067,1076..1078,1087..1089,1098..1100,1109..1111,1120..1122,1131..1133,1142..1144,1153..1155,1164..1166,1175..1177,1186..1188,1197..1199,1208..1210,1219..1221,1230..1232,1241..1243,1252..1254,1263..1265,1274..1276,1285..1287,1296..1298,1307..1309,1318..1320,1329..1331,1340..1342,1351..1353,1362..1364,1373..1375,1384..1386,1395..1397,1406..1408,1417..1419,1428..1430,1439..1441,1450..1452,1461..1463,1472..1474,1483..1485,1494..1496,1505..1507,1516..1518,1527..1529,1538..1540,1549..1551,1560..1562,1571..1573,1582..1584,1593..1595,1604..1606,1615..1617,1626..1628,1637..1639,1648..1650,1659..1661,1670..1672,1681..1683,1692..1694,1703..1705,1714..1716,1725..1727,1736..1738,1747..1749,1758..1760,1769..1771,1780..1782,1791..1793,1802..1804,1813..1815,1824..1826,1835..1837,1846..1848,1857..1859,1868..1870,1879..1881,1890..1892,1901..1903,1912..1914,1923..1925,1934..1936,1945..1947,1956..1958,1967..1969,1978..1980,1989..1991,2000..2002,2011..2013,2022..2024,2033..2035,2044..2046,2055..2057,2066..2068,2077..2079,2088..2090,2099..2101,2110..2112,2121..2123,2132..2134,2143..2145,2154..2156,2165..2167,2176..2178,2187..2189,2198..2200,2209..2211,2220,2221]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged with q0[1000]                                                                                                                                                                                ;
; q1[11,20..22,31..33,42..44,53..55,64..66,75..77,86..88,97..99,108..110,119..121,130..132,141..143,152..154,163..165,174..176,185..187,196..198,207..209,218..220,229..231,240..242,251..253,262..264,273..275,284..286,295..297,306..308,317..319,328..330,339..341,350..352,361..363,372..374,383..385,394..396,405..407,416..418,427..429,438..440,449..451,460..462,471..473,482..484,493..495,504..506,515..517,526..528,537..539,548..550,559..561,570..572,581..583,592..594,603..605,614..616,625..627,636..638,647..649,658..660,669..671,680..682,691..693,702..704,713..715,724..726,735..737,746..748,757..759,768..770,779..781,790..792,801..803,812..814,823..825,834..836,845..847,856..858,867..869,878..880,889..891,900..902,911..913,922..924,933..935,944..946,955..957,966..968,977..979,988..990,999,1001,1010..1012,1021..1023,1032..1034,1043..1045,1054..1056,1065..1067,1076..1078,1087..1089,1098..1100,1109..1111,1120..1122,1131..1133,1142..1144,1153..1155,1164..1166,1175..1177,1186..1188,1197..1199,1208..1210,1219..1221,1230..1232,1241..1243,1252..1254,1263..1265,1274..1276,1285..1287,1296..1298,1307..1309,1318..1320,1329..1331,1340..1342,1351..1353,1362..1364,1373..1375,1384..1386,1395..1397,1406..1408,1417..1419,1428..1430,1439..1441,1450..1452,1461..1463,1472..1474,1483..1485,1494..1496,1505..1507,1516..1518,1527..1529,1538..1540,1549..1551,1560..1562,1571..1573,1582..1584,1593..1595,1604..1606,1615..1617,1626..1628,1637..1639,1648..1650,1659..1661,1670..1672,1681..1683,1692..1694,1703..1705,1714..1716,1725..1727,1736..1738,1747..1749,1758..1760,1769..1771,1780..1782,1791..1793,1802..1804,1813..1815,1824..1826,1835..1837,1846..1848,1857..1859,1868..1870,1879..1881,1890..1892,1901..1903,1912..1914,1923..1925,1934..1936,1945..1947,1956..1958,1967..1969,1978..1980,1989..1991,2000..2002,2011..2013,2022..2024,2033..2035,2044..2046,2055..2057,2066..2068,2077..2079,2088..2090,2099..2101,2110..2112,2121..2123,2132..2134,2143..2145,2154..2156,2165..2167,2176..2178,2187..2189,2198..2200,2209..2211,2220,2221]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged with q1[1000]                                                                                                                                                                                ;
; q2[11,20..22,31..33,42..44,53..55,64..66,75..77,86..88,97..99,108..110,119..121,130..132,141..143,152..154,163..165,174..176,185..187,196..198,207..209,218..220,229..231,240..242,251..253,262..264,273..275,284..286,295..297,306..308,317..319,328..330,339..341,350..352,361..363,372..374,383..385,394..396,405..407,416..418,427..429,438..440,449..451,460..462,471..473,482..484,493..495,504..506,515..517,526..528,537..539,548..550,559..561,570..572,581..583,592..594,603..605,614..616,625..627,636..638,647..649,658..660,669..671,680..682,691..693,702..704,713..715,724..726,735..737,746..748,757..759,768..770,779..781,790..792,801..803,812..814,823..825,834..836,845..847,856..858,867..869,878..880,889..891,900..902,911..913,922..924,933..935,944..946,955..957,966..968,977..979,988..990,999,1001,1010..1012,1021..1023,1032..1034,1043..1045,1054..1056,1065..1067,1076..1078,1087..1089,1098..1100,1109..1111,1120..1122,1131..1133,1142..1144,1153..1155,1164..1166,1175..1177,1186..1188,1197..1199,1208..1210,1219..1221,1230..1232,1241..1243,1252..1254,1263..1265,1274..1276,1285..1287,1296..1298,1307..1309,1318..1320,1329..1331,1340..1342,1351..1353,1362..1364,1373..1375,1384..1386,1395..1397,1406..1408,1417..1419,1428..1430,1439..1441,1450..1452,1461..1463,1472..1474,1483..1485,1494..1496,1505..1507,1516..1518,1527..1529,1538..1540,1549..1551,1560..1562,1571..1573,1582..1584,1593..1595,1604..1606,1615..1617,1626..1628,1637..1639,1648..1650,1659..1661,1670..1672,1681..1683,1692..1694,1703..1705,1714..1716,1725..1727,1736..1738,1747..1749,1758..1760,1769..1771,1780..1782,1791..1793,1802..1804,1813..1815,1824..1826,1835..1837,1846..1848,1857..1859,1868..1870,1879..1881,1890..1892,1901..1903,1912..1914,1923..1925,1934..1936,1945..1947,1956..1958,1967..1969,1978..1980,1989..1991,2000..2002,2011..2013,2022..2024,2033..2035,2044..2046,2055..2057,2066..2068,2077..2079,2088..2090,2099..2101,2110..2112,2121..2123,2132..2134,2143..2145,2154..2156,2165..2167,2176..2178,2187..2189,2198..2200,2209..2211,2220,2221]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged with q2[1000]                                                                                                                                                                                ;
; q3[11,20..22,31..33,42..44,53..55,64..66,75..77,86..88,97..99,108..110,119..121,130..132,141..143,152..154,163..165,174..176,185..187,196..198,207..209,218..220,229..231,240..242,251..253,262..264,273..275,284..286,295..297,306..308,317..319,328..330,339..341,350..352,361..363,372..374,383..385,394..396,405..407,416..418,427..429,438..440,449..451,460..462,471..473,482..484,493..495,504..506,515..517,526..528,537..539,548..550,559..561,570..572,581..583,592..594,603..605,614..616,625..627,636..638,647..649,658..660,669..671,680..682,691..693,702..704,713..715,724..726,735..737,746..748,757..759,768..770,779..781,790..792,801..803,812..814,823..825,834..836,845..847,856..858,867..869,878..880,889..891,900..902,911..913,922..924,933..935,944..946,955..957,966..968,977..979,988..990,999,1001,1010..1012,1021..1023,1032..1034,1043..1045,1054..1056,1065..1067,1076..1078,1087..1089,1098..1100,1109..1111,1120..1122,1131..1133,1142..1144,1153..1155,1164..1166,1175..1177,1186..1188,1197..1199,1208..1210,1219..1221,1230..1232,1241..1243,1252..1254,1263..1265,1274..1276,1285..1287,1296..1298,1307..1309,1318..1320,1329..1331,1340..1342,1351..1353,1362..1364,1373..1375,1384..1386,1395..1397,1406..1408,1417..1419,1428..1430,1439..1441,1450..1452,1461..1463,1472..1474,1483..1485,1494..1496,1505..1507,1516..1518,1527..1529,1538..1540,1549..1551,1560..1562,1571..1573,1582..1584,1593..1595,1604..1606,1615..1617,1626..1628,1637..1639,1648..1650,1659..1661,1670..1672,1681..1683,1692..1694,1703..1705,1714..1716,1725..1727,1736..1738,1747..1749,1758..1760,1769..1771,1780..1782,1791..1793,1802..1804,1813..1815,1824..1826,1835..1837,1846..1848,1857..1859,1868..1870,1879..1881,1890..1892,1901..1903,1912..1914,1923..1925,1934..1936,1945..1947,1956..1958,1967..1969,1978..1980,1989..1991,2000..2002,2011..2013,2022..2024,2033..2035,2044..2046,2055..2057,2066..2068,2077..2079,2088..2090,2099..2101,2110..2112,2121..2123,2132..2134,2143..2145,2154..2156,2165..2167,2176..2178,2187..2189,2198..2200,2209..2211,2220,2221]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged with q3[1000]                                                                                                                                                                                ;
; q4[11,20..22,31..33,42..44,53..55,64..66,75..77,86..88,97..99,108..110,119..121,130..132,141..143,152..154,163..165,174..176,185..187,196..198,207..209,218..220,229..231,240..242,251..253,262..264,273..275,284..286,295..297,306..308,317..319,328..330,339..341,350..352,361..363,372..374,383..385,394..396,405..407,416..418,427..429,438..440,449..451,460..462,471..473,482..484,493..495,504..506,515..517,526..528,537..539,548..550,559..561,570..572,581..583,592..594,603..605,614..616,625..627,636..638,647..649,658..660,669..671,680..682,691..693,702..704,713..715,724..726,735..737,746..748,757..759,768..770,779..781,790..792,801..803,812..814,823..825,834..836,845..847,856..858,867..869,878..880,889..891,900..902,911..913,922..924,933..935,944..946,955..957,966..968,977..979,988..990,999,1001,1010..1012,1021..1023,1032..1034,1043..1045,1054..1056,1065..1067,1076..1078,1087..1089,1098..1100,1109..1111,1120..1122,1131..1133,1142..1144,1153..1155,1164..1166,1175..1177,1186..1188,1197..1199,1208..1210,1219..1221,1230..1232,1241..1243,1252..1254,1263..1265,1274..1276,1285..1287,1296..1298,1307..1309,1318..1320,1329..1331,1340..1342,1351..1353,1362..1364,1373..1375,1384..1386,1395..1397,1406..1408,1417..1419,1428..1430,1439..1441,1450..1452,1461..1463,1472..1474,1483..1485,1494..1496,1505..1507,1516..1518,1527..1529,1538..1540,1549..1551,1560..1562,1571..1573,1582..1584,1593..1595,1604..1606,1615..1617,1626..1628,1637..1639,1648..1650,1659..1661,1670..1672,1681..1683,1692..1694,1703..1705,1714..1716,1725..1727,1736..1738,1747..1749,1758..1760,1769..1771,1780..1782,1791..1793,1802..1804,1813..1815,1824..1826,1835..1837,1846..1848,1857..1859,1868..1870,1879..1881,1890..1892,1901..1903,1912..1914,1923..1925,1934..1936,1945..1947,1956..1958,1967..1969,1978..1980,1989..1991,2000..2002,2011..2013,2022..2024,2033..2035,2044..2046,2055..2057,2066..2068,2077..2079,2088..2090,2099..2101,2110..2112,2121..2123,2132..2134,2143..2145,2154..2156,2165..2167,2176..2178,2187..2189,2198..2200,2209..2211,2220,2221]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged with q4[1000]                                                                                                                                                                                ;
; S~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; S~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; S~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; S~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; S~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; packet:sendpacket|S~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; packet:sendpacket|S~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; packet:sendpacket|S~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 9326                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[15] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[16] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[16]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 30821 ;
; Number of registers using Synchronous Clear  ; 161   ;
; Number of registers using Synchronous Load   ; 4255  ;
; Number of registers using Asynchronous Clear ; 30458 ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30599 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; data[1000]                                                                                                                                                                                                                                                                                                                      ; 1212    ;
; q4[1000]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; q0[1000]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; q2[1000]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; q1[1000]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; q3[1000]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[17]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5629]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5618]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5607]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5595]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5584]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5574]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5563]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5551]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5540]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5530]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5519]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5508]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5496]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5486]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5475]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5463]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5452]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5442]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5431]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5419]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5408]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5398]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5387]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5376]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5364]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5354]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5343]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5332]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5320]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5310]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5299]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5287]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5276]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5266]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5255]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5243]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5232]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5222]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5211]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5199]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5188]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5178]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5167]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5156]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5144]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5134]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5123]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5112]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5100]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5090]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5079]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5067]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5056]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5046]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5035]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5024]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5012]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[5002]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4991]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4980]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4968]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4958]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4947]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4935]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4924]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4914]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4903]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4891]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4880]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4870]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4859]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4847]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4836]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4826]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4815]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4804]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4792]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4782]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4771]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4759]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4748]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4738]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4727]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4715]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4704]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4694]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4683]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4672]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4660]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4650]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4639]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4628]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4616]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4606]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4595]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4584]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4572]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4562]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4551]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4539]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4528]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4518]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4507]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4495]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4484]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4474]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4463]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4452]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4440]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4430]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4419]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4408]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4396]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4386]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4375]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4363]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4352]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4342]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4331]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4320]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4308]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4298]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4287]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4276]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4264]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4254]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4243]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4231]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4220]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4210]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4199]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4187]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4176]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4166]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4155]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4143]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4132]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4122]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4111]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4100]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4088]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4078]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4067]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4055]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4044]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4034]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4023]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4011]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[4000]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3990]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3979]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3968]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3956]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3946]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3935]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3924]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3912]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3902]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3891]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3879]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3868]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3858]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3847]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3835]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3824]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3814]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3803]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3791]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3780]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3770]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3759]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3748]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3736]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3726]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3715]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3704]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3692]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3682]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3671]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3659]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3648]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3638]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3627]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3616]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3604]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3594]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3583]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3572]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3560]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3550]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3539]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3528]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3516]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3506]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3495]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3483]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3472]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3462]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3451]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3439]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3428]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3418]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3407]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3396]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3384]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3374]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3363]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3351]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3340]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3330]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3319]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3307]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3296]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3286]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3275]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3264]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3252]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3242]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3231]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3220]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3208]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3198]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3187]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3176]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3164]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3154]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3143]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3131]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3120]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3110]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3099]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3087]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3076]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3066]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3055]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3044]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3032]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3022]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3011]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[3000]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2988]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2978]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2967]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2955]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2944]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2934]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2923]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2912]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2900]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2890]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2879]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2868]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2856]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2846]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2835]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2823]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2812]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2802]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2791]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2779]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2768]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2758]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2747]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2735]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2724]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2714]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2703]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2692]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2680]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2670]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2659]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2647]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2636]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2626]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2615]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2603]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2592]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2582]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2571]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2560]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2548]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2538]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2527]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2516]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2504]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2494]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2483]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2471]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2460]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2450]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2439]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2427]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2416]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2406]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2395]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2383]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2372]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2362]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2351]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2340]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2328]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2318]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2307]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2296]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2284]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2274]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2263]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2251]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2240]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2230]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2219]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2208]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2196]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2186]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2175]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2164]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2152]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2142]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2131]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2119]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2108]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2098]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2087]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2075]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2064]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2054]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2043]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2031]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2020]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[2010]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1999]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1988]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1976]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1966]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1955]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1943]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1932]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1922]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1911]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1899]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1888]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1878]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1867]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1856]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1844]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1834]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1823]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1812]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1800]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1790]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1779]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1768]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1756]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1746]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1735]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1723]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1712]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1702]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1691]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1679]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1668]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1658]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1647]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1636]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1624]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1614]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1603]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1592]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1580]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1570]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1559]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1547]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1536]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1526]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1515]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1504]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1492]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1482]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1471]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1460]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1448]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1438]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1427]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1416]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1404]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1394]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1383]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1371]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1360]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1350]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1339]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1327]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1316]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1306]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1295]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1284]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1272]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1262]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1251]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1239]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1228]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1218]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1207]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1195]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1184]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1174]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1163]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1152]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1140]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1130]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1119]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1108]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1096]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1086]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1075]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1063]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1052]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1042]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1031]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1019]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[1008]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[998]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[987]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[976]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[965]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[954]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[943]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[932]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[921]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[910]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[899]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[888]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[877]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[866]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[855]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[844]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[833]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[822]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[811]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[800]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[789]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[778]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[767]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[756]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[745]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[734]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[723]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[711]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[694]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[683]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[672]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[668]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[657]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[646]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[628]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[624]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[613]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[602]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[591]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[580]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[568]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[557]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[540]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[536]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[525]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[514]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[503]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[492]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[481]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[470]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[459]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[448]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[437]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[426]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[415]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[404]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[393]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[382]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[371]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[359]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[342]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[331]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[320]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[316]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[305]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[294]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[276]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[272]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[261]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[250]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[239]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[228]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[217]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[206]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[195]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[183]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[166]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[155]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[144]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[140]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[129]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[118]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[107]                                                                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[95]                                                                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[78]                                                                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[68]                                                                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[63]                                                                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[51]                                                                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[40]                                                                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[30]                                                                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|data[19]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5642 bits ; 11284 LEs     ; 5642 LEs             ; 5642 LEs               ; Yes        ; |LightBoard|packet:sendpacket|sends[5641]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 4089 bits ; 8178 LEs      ; 0 LEs                ; 8178 LEs               ; Yes        ; |LightBoard|q0[5629]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4089 bits ; 8178 LEs      ; 0 LEs                ; 8178 LEs               ; Yes        ; |LightBoard|q1[5629]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4089 bits ; 8178 LEs      ; 0 LEs                ; 8178 LEs               ; Yes        ; |LightBoard|q2[5629]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4089 bits ; 8178 LEs      ; 0 LEs                ; 8178 LEs               ; Yes        ; |LightBoard|q3[5629]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4089 bits ; 8178 LEs      ; 0 LEs                ; 8178 LEs               ; Yes        ; |LightBoard|q4[5629]                                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |LightBoard|packet:sendpacket|count[15]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |LightBoard|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |LightBoard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |LightBoard ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; HOME           ; 00000 ; Unsigned Binary                                   ;
; ADDRX          ; 00001 ; Unsigned Binary                                   ;
; ADDR           ; 00010 ; Unsigned Binary                                   ;
; VALX           ; 00011 ; Unsigned Binary                                   ;
; VAL            ; 00100 ; Unsigned Binary                                   ;
; RECAX          ; 00101 ; Unsigned Binary                                   ;
; RECA           ; 00110 ; Unsigned Binary                                   ;
; QNUMX          ; 00111 ; Unsigned Binary                                   ;
; QNUM           ; 01000 ; Unsigned Binary                                   ;
; TIMEX          ; 01001 ; Unsigned Binary                                   ;
; TIME           ; 01010 ; Unsigned Binary                                   ;
; RECQX          ; 01011 ; Unsigned Binary                                   ;
; RECQ           ; 01100 ; Unsigned Binary                                   ;
; QGOX           ; 01101 ; Unsigned Binary                                   ;
; QGO            ; 01110 ; Unsigned Binary                                   ;
; SETX           ; 01111 ; Unsigned Binary                                   ;
; SET            ; 10000 ; Unsigned Binary                                   ;
; SHIFT          ; 10001 ; Unsigned Binary                                   ;
; ERROR          ; 11111 ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: packet:sendpacket ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; BREAK          ; 000   ; Unsigned Binary                       ;
; MARK1          ; 001   ; Unsigned Binary                       ;
; DATA           ; 010   ; Unsigned Binary                       ;
; NEXT           ; 011   ; Unsigned Binary                       ;
; MARK2          ; 100   ; Unsigned Binary                       ;
; DONE           ; 101   ; Unsigned Binary                       ;
; ERROR          ; 111   ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                       ;
+-------------------------------------------------+------------------------------------+----------------+
; Parameter Name                                  ; Value                              ; Type           ;
+-------------------------------------------------+------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                      ; String         ;
; sld_node_info                                   ; 805334528                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                  ; Signed Integer ;
; sld_data_bits                                   ; 1                                  ; Untyped        ;
; sld_trigger_bits                                ; 1                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                  ; Untyped        ;
; sld_sample_depth                                ; 131072                             ; Untyped        ;
; sld_segment_size                                ; 131072                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                               ; Untyped        ;
; sld_state_bits                                  ; 11                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                               ; String         ;
; sld_inversion_mask_length                       ; 34                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd          ; String         ;
; sld_state_flow_use_generated                    ; 0                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 1                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "packet:sendpacket"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 1                ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 30256                       ;
;     CLR               ; 43                          ;
;     ENA               ; 20                          ;
;     ENA CLR           ; 26088                       ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA CLR SLD       ; 4089                        ;
; arriav_lcell_comb     ; 25402                       ;
;     arith             ; 24                          ;
;         1 data inputs ; 24                          ;
;     normal            ; 25378                       ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 8206                        ;
;         4 data inputs ; 11681                       ;
;         5 data inputs ; 283                         ;
;         6 data inputs ; 5195                        ;
; boundary_port         ; 25                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.57                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 475                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 69                                                     ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 58                                                     ;
;     ENA CLR SCLR      ; 52                                                     ;
;     ENA SCLR          ; 30                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 48                                                     ;
;     SCLR              ; 17                                                     ;
;     SCLR SLD          ; 6                                                      ;
;     plain             ; 53                                                     ;
; arriav_lcell_comb     ; 283                                                    ;
;     arith             ; 110                                                    ;
;         0 data inputs ; 3                                                      ;
;         1 data inputs ; 106                                                    ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 173                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 18                                                     ;
;         2 data inputs ; 6                                                      ;
;         3 data inputs ; 10                                                     ;
;         4 data inputs ; 19                                                     ;
;         5 data inputs ; 61                                                     ;
;         6 data inputs ; 57                                                     ;
; boundary_port         ; 89                                                     ;
; stratixv_ram_block    ; 16                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.50                                                   ;
; Average LUT depth     ; 1.81                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 90                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:01:12     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; packet:sendpacket|pos               ; N/A     ;
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; packet:sendpacket|pos               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Dec  4 14:53:57 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LightBoard -c LightBoard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 20 processors detected
Warning (10229): Verilog HDL Expression warning at LightBoard.v(74): truncated literal to match 5 bits File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file lightboard.v
    Info (12023): Found entity 1: LightBoard File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 1
Warning (10229): Verilog HDL Expression warning at Packet.v(26): truncated literal to match 3 bits File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file packet.v
    Info (12023): Found entity 1: packet File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 1
Info (12127): Elaborating entity "LightBoard" for the top level hierarchy
Warning (10858): Verilog HDL warning at LightBoard.v(19): object shifted used but never assigned File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at LightBoard.v(31): object "t0" assigned a value but never read File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 31
Warning (10036): Verilog HDL or VHDL warning at LightBoard.v(34): object "t1" assigned a value but never read File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at LightBoard.v(37): object "t2" assigned a value but never read File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at LightBoard.v(40): object "t3" assigned a value but never read File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at LightBoard.v(43): object "t4" assigned a value but never read File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 43
Info (10264): Verilog HDL Case Statement information at LightBoard.v(213): all case item expressions in this case statement are onehot File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 213
Warning (10030): Net "shifted" at LightBoard.v(19) has no driver or initial value, using a default initial value '0' File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 19
Info (12128): Elaborating entity "packet" for hierarchy "packet:sendpacket" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 869
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gk84.tdf
    Info (12023): Found entity 1: altsyncram_gk84 File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/altsyncram_gk84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/decode_tma.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf
    Info (12023): Found entity 1: mux_6hb File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/mux_6hb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/mux_glc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/cntr_85j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.12.04.14:54:46 Progress: Loading sld48c515c5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld48c515c5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/db/ip/sld48c515c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 213
Info (13000): Registers with preset signals will power-up high File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 213
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13000): Registers with preset signals will power-up high File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 213
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13000): Registers with preset signals will power-up high File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 213
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13000): Registers with preset signals will power-up high File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 213
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13000): Registers with preset signals will power-up high File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 213
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "packet:sendpacket|sends[0]" is converted into an equivalent circuit using register "packet:sendpacket|sends[0]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5642]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5642]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5641]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5641]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5640]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5640]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5639]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5639]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5638]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5638]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5637]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5637]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5636]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5636]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5635]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5635]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5634]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5634]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5633]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5633]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5632]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5632]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5631]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5631]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5630]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5630]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5629]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5629]~synth" and latch "packet:sendpacket|sends[5629]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5628]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5628]~synth" and latch "packet:sendpacket|sends[5628]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5627]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5627]~synth" and latch "packet:sendpacket|sends[5627]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5626]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5626]~synth" and latch "packet:sendpacket|sends[5626]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5625]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5625]~synth" and latch "packet:sendpacket|sends[5625]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5624]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5624]~synth" and latch "packet:sendpacket|sends[5624]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5623]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5623]~synth" and latch "packet:sendpacket|sends[5623]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5622]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5622]~synth" and latch "packet:sendpacket|sends[5622]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5621]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5621]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5620]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5620]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5619]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5619]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5618]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5618]~synth" and latch "packet:sendpacket|sends[5618]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5617]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5617]~synth" and latch "packet:sendpacket|sends[5617]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5616]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5616]~synth" and latch "packet:sendpacket|sends[5616]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5615]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5615]~synth" and latch "packet:sendpacket|sends[5615]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5614]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5614]~synth" and latch "packet:sendpacket|sends[5614]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5613]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5613]~synth" and latch "packet:sendpacket|sends[5613]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5612]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5612]~synth" and latch "packet:sendpacket|sends[5612]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5611]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5611]~synth" and latch "packet:sendpacket|sends[5611]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5610]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5610]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5609]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5609]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5608]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5608]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5607]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5607]~synth" and latch "packet:sendpacket|sends[5607]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5606]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5606]~synth" and latch "packet:sendpacket|sends[5606]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5605]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5605]~synth" and latch "packet:sendpacket|sends[5605]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5604]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5604]~synth" and latch "packet:sendpacket|sends[5604]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5603]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5603]~synth" and latch "packet:sendpacket|sends[5603]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5602]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5602]~synth" and latch "packet:sendpacket|sends[5602]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5601]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5601]~synth" and latch "packet:sendpacket|sends[5601]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5600]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5600]~synth" and latch "packet:sendpacket|sends[5600]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5599]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5599]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5598]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5598]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5597]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5597]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5596]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5596]~synth" and latch "packet:sendpacket|sends[5596]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5595]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5595]~synth" and latch "packet:sendpacket|sends[5595]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5594]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5594]~synth" and latch "packet:sendpacket|sends[5594]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5593]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5593]~synth" and latch "packet:sendpacket|sends[5593]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5592]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5592]~synth" and latch "packet:sendpacket|sends[5592]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5591]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5591]~synth" and latch "packet:sendpacket|sends[5591]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5590]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5590]~synth" and latch "packet:sendpacket|sends[5590]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5589]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5589]~synth" and latch "packet:sendpacket|sends[5589]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5588]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5588]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5587]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5587]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5586]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5586]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5585]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5585]~synth" and latch "packet:sendpacket|sends[5585]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5584]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5584]~synth" and latch "packet:sendpacket|sends[5584]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5583]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5583]~synth" and latch "packet:sendpacket|sends[5583]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5582]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5582]~synth" and latch "packet:sendpacket|sends[5582]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5581]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5581]~synth" and latch "packet:sendpacket|sends[5581]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5580]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5580]~synth" and latch "packet:sendpacket|sends[5580]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5579]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5579]~synth" and latch "packet:sendpacket|sends[5579]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5578]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5578]~synth" and latch "packet:sendpacket|sends[5578]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5577]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5577]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5576]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5576]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5575]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5575]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5574]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5574]~synth" and latch "packet:sendpacket|sends[5574]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5573]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5573]~synth" and latch "packet:sendpacket|sends[5573]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5572]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5572]~synth" and latch "packet:sendpacket|sends[5572]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5571]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5571]~synth" and latch "packet:sendpacket|sends[5571]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5570]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5570]~synth" and latch "packet:sendpacket|sends[5570]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5569]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5569]~synth" and latch "packet:sendpacket|sends[5569]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5568]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5568]~synth" and latch "packet:sendpacket|sends[5568]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5567]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5567]~synth" and latch "packet:sendpacket|sends[5567]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5566]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5566]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5565]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5565]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5564]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5564]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5563]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5563]~synth" and latch "packet:sendpacket|sends[5563]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5562]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5562]~synth" and latch "packet:sendpacket|sends[5562]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5561]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5561]~synth" and latch "packet:sendpacket|sends[5561]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5560]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5560]~synth" and latch "packet:sendpacket|sends[5560]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5559]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5559]~synth" and latch "packet:sendpacket|sends[5559]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5558]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5558]~synth" and latch "packet:sendpacket|sends[5558]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5557]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5557]~synth" and latch "packet:sendpacket|sends[5557]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5556]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5556]~synth" and latch "packet:sendpacket|sends[5556]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5555]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5555]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5554]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5554]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5553]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5553]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5552]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5552]~synth" and latch "packet:sendpacket|sends[5552]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5551]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5551]~synth" and latch "packet:sendpacket|sends[5551]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5550]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5550]~synth" and latch "packet:sendpacket|sends[5550]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5549]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5549]~synth" and latch "packet:sendpacket|sends[5549]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5548]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5548]~synth" and latch "packet:sendpacket|sends[5548]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5547]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5547]~synth" and latch "packet:sendpacket|sends[5547]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5546]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5546]~synth" and latch "packet:sendpacket|sends[5546]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5545]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5545]~synth" and latch "packet:sendpacket|sends[5545]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5544]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5544]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5543]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5543]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5542]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5542]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5541]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5541]~synth" and latch "packet:sendpacket|sends[5541]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5540]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5540]~synth" and latch "packet:sendpacket|sends[5540]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5539]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5539]~synth" and latch "packet:sendpacket|sends[5539]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5538]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5538]~synth" and latch "packet:sendpacket|sends[5538]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5537]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5537]~synth" and latch "packet:sendpacket|sends[5537]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5536]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5536]~synth" and latch "packet:sendpacket|sends[5536]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5535]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5535]~synth" and latch "packet:sendpacket|sends[5535]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5534]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5534]~synth" and latch "packet:sendpacket|sends[5534]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5533]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5533]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5532]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5532]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5531]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5531]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5530]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5530]~synth" and latch "packet:sendpacket|sends[5530]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5529]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5529]~synth" and latch "packet:sendpacket|sends[5529]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5528]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5528]~synth" and latch "packet:sendpacket|sends[5528]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5527]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5527]~synth" and latch "packet:sendpacket|sends[5527]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5526]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5526]~synth" and latch "packet:sendpacket|sends[5526]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5525]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5525]~synth" and latch "packet:sendpacket|sends[5525]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5524]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5524]~synth" and latch "packet:sendpacket|sends[5524]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5523]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5523]~synth" and latch "packet:sendpacket|sends[5523]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5522]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5522]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5521]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5521]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5520]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5520]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5519]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5519]~synth" and latch "packet:sendpacket|sends[5519]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5518]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5518]~synth" and latch "packet:sendpacket|sends[5518]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5517]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5517]~synth" and latch "packet:sendpacket|sends[5517]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5516]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5516]~synth" and latch "packet:sendpacket|sends[5516]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5515]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5515]~synth" and latch "packet:sendpacket|sends[5515]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5514]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5514]~synth" and latch "packet:sendpacket|sends[5514]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5513]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5513]~synth" and latch "packet:sendpacket|sends[5513]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5512]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5512]~synth" and latch "packet:sendpacket|sends[5512]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5511]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5511]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5510]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5510]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5509]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5509]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5508]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5508]~synth" and latch "packet:sendpacket|sends[5508]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5507]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5507]~synth" and latch "packet:sendpacket|sends[5507]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5506]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5506]~synth" and latch "packet:sendpacket|sends[5506]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5505]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5505]~synth" and latch "packet:sendpacket|sends[5505]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5504]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5504]~synth" and latch "packet:sendpacket|sends[5504]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5503]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5503]~synth" and latch "packet:sendpacket|sends[5503]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5502]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5502]~synth" and latch "packet:sendpacket|sends[5502]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5501]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5501]~synth" and latch "packet:sendpacket|sends[5501]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5500]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5500]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5499]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5499]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5498]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5498]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5497]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5497]~synth" and latch "packet:sendpacket|sends[5497]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5496]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5496]~synth" and latch "packet:sendpacket|sends[5496]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5495]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5495]~synth" and latch "packet:sendpacket|sends[5495]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5494]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5494]~synth" and latch "packet:sendpacket|sends[5494]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5493]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5493]~synth" and latch "packet:sendpacket|sends[5493]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5492]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5492]~synth" and latch "packet:sendpacket|sends[5492]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5491]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5491]~synth" and latch "packet:sendpacket|sends[5491]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5490]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5490]~synth" and latch "packet:sendpacket|sends[5490]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5489]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5489]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5488]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5488]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5487]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5487]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5486]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5486]~synth" and latch "packet:sendpacket|sends[5486]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5485]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5485]~synth" and latch "packet:sendpacket|sends[5485]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5484]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5484]~synth" and latch "packet:sendpacket|sends[5484]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5483]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5483]~synth" and latch "packet:sendpacket|sends[5483]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5482]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5482]~synth" and latch "packet:sendpacket|sends[5482]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5481]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5481]~synth" and latch "packet:sendpacket|sends[5481]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5480]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5480]~synth" and latch "packet:sendpacket|sends[5480]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5479]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5479]~synth" and latch "packet:sendpacket|sends[5479]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5478]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5478]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5477]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5477]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5476]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5476]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5475]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5475]~synth" and latch "packet:sendpacket|sends[5475]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5474]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5474]~synth" and latch "packet:sendpacket|sends[5474]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5473]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5473]~synth" and latch "packet:sendpacket|sends[5473]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5472]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5472]~synth" and latch "packet:sendpacket|sends[5472]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5471]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5471]~synth" and latch "packet:sendpacket|sends[5471]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5470]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5470]~synth" and latch "packet:sendpacket|sends[5470]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5469]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5469]~synth" and latch "packet:sendpacket|sends[5469]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5468]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5468]~synth" and latch "packet:sendpacket|sends[5468]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5467]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5467]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5466]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5466]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5465]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5465]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5464]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5464]~synth" and latch "packet:sendpacket|sends[5464]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5463]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5463]~synth" and latch "packet:sendpacket|sends[5463]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5462]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5462]~synth" and latch "packet:sendpacket|sends[5462]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5461]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5461]~synth" and latch "packet:sendpacket|sends[5461]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5460]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5460]~synth" and latch "packet:sendpacket|sends[5460]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5459]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5459]~synth" and latch "packet:sendpacket|sends[5459]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5458]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5458]~synth" and latch "packet:sendpacket|sends[5458]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5457]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5457]~synth" and latch "packet:sendpacket|sends[5457]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5456]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5456]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5455]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5455]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5454]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5454]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5453]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5453]~synth" and latch "packet:sendpacket|sends[5453]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5452]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5452]~synth" and latch "packet:sendpacket|sends[5452]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5451]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5451]~synth" and latch "packet:sendpacket|sends[5451]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5450]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5450]~synth" and latch "packet:sendpacket|sends[5450]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5449]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5449]~synth" and latch "packet:sendpacket|sends[5449]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5448]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5448]~synth" and latch "packet:sendpacket|sends[5448]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5447]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5447]~synth" and latch "packet:sendpacket|sends[5447]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5446]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5446]~synth" and latch "packet:sendpacket|sends[5446]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5445]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5445]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5444]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5444]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5443]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5443]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5442]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5442]~synth" and latch "packet:sendpacket|sends[5442]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5441]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5441]~synth" and latch "packet:sendpacket|sends[5441]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5440]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5440]~synth" and latch "packet:sendpacket|sends[5440]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5439]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5439]~synth" and latch "packet:sendpacket|sends[5439]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5438]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5438]~synth" and latch "packet:sendpacket|sends[5438]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5437]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5437]~synth" and latch "packet:sendpacket|sends[5437]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5436]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5436]~synth" and latch "packet:sendpacket|sends[5436]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5435]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5435]~synth" and latch "packet:sendpacket|sends[5435]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5434]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5434]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5433]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5433]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5432]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5432]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5431]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5431]~synth" and latch "packet:sendpacket|sends[5431]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5430]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5430]~synth" and latch "packet:sendpacket|sends[5430]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5429]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5429]~synth" and latch "packet:sendpacket|sends[5429]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5428]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5428]~synth" and latch "packet:sendpacket|sends[5428]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5427]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5427]~synth" and latch "packet:sendpacket|sends[5427]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5426]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5426]~synth" and latch "packet:sendpacket|sends[5426]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5425]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5425]~synth" and latch "packet:sendpacket|sends[5425]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5424]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5424]~synth" and latch "packet:sendpacket|sends[5424]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5423]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5423]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5422]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5422]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5421]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5421]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5420]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5420]~synth" and latch "packet:sendpacket|sends[5420]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5419]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5419]~synth" and latch "packet:sendpacket|sends[5419]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5418]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5418]~synth" and latch "packet:sendpacket|sends[5418]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5417]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5417]~synth" and latch "packet:sendpacket|sends[5417]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5416]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5416]~synth" and latch "packet:sendpacket|sends[5416]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5415]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5415]~synth" and latch "packet:sendpacket|sends[5415]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5414]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5414]~synth" and latch "packet:sendpacket|sends[5414]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5413]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5413]~synth" and latch "packet:sendpacket|sends[5413]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5412]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5412]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5411]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5411]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5410]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5410]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5409]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5409]~synth" and latch "packet:sendpacket|sends[5409]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5408]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5408]~synth" and latch "packet:sendpacket|sends[5408]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5407]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5407]~synth" and latch "packet:sendpacket|sends[5407]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5406]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5406]~synth" and latch "packet:sendpacket|sends[5406]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5405]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5405]~synth" and latch "packet:sendpacket|sends[5405]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5404]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5404]~synth" and latch "packet:sendpacket|sends[5404]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5403]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5403]~synth" and latch "packet:sendpacket|sends[5403]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5402]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5402]~synth" and latch "packet:sendpacket|sends[5402]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5401]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5401]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5400]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5400]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5399]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5399]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5398]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5398]~synth" and latch "packet:sendpacket|sends[5398]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5397]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5397]~synth" and latch "packet:sendpacket|sends[5397]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5396]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5396]~synth" and latch "packet:sendpacket|sends[5396]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5395]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5395]~synth" and latch "packet:sendpacket|sends[5395]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5394]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5394]~synth" and latch "packet:sendpacket|sends[5394]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5393]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5393]~synth" and latch "packet:sendpacket|sends[5393]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5392]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5392]~synth" and latch "packet:sendpacket|sends[5392]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5391]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5391]~synth" and latch "packet:sendpacket|sends[5391]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5390]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5390]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5389]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5389]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5388]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5388]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5387]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5387]~synth" and latch "packet:sendpacket|sends[5387]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5386]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5386]~synth" and latch "packet:sendpacket|sends[5386]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5385]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5385]~synth" and latch "packet:sendpacket|sends[5385]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5384]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5384]~synth" and latch "packet:sendpacket|sends[5384]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5383]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5383]~synth" and latch "packet:sendpacket|sends[5383]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5382]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5382]~synth" and latch "packet:sendpacket|sends[5382]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5381]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5381]~synth" and latch "packet:sendpacket|sends[5381]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5380]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5380]~synth" and latch "packet:sendpacket|sends[5380]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5379]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5379]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5378]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5378]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5377]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5377]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5376]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5376]~synth" and latch "packet:sendpacket|sends[5376]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5375]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5375]~synth" and latch "packet:sendpacket|sends[5375]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5374]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5374]~synth" and latch "packet:sendpacket|sends[5374]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5373]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5373]~synth" and latch "packet:sendpacket|sends[5373]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5372]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5372]~synth" and latch "packet:sendpacket|sends[5372]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5371]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5371]~synth" and latch "packet:sendpacket|sends[5371]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5370]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5370]~synth" and latch "packet:sendpacket|sends[5370]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5369]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5369]~synth" and latch "packet:sendpacket|sends[5369]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5368]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5368]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5367]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5367]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5366]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5366]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5365]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5365]~synth" and latch "packet:sendpacket|sends[5365]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5364]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5364]~synth" and latch "packet:sendpacket|sends[5364]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5363]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5363]~synth" and latch "packet:sendpacket|sends[5363]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5362]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5362]~synth" and latch "packet:sendpacket|sends[5362]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5361]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5361]~synth" and latch "packet:sendpacket|sends[5361]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5360]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5360]~synth" and latch "packet:sendpacket|sends[5360]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5359]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5359]~synth" and latch "packet:sendpacket|sends[5359]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5358]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5358]~synth" and latch "packet:sendpacket|sends[5358]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5357]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5357]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5356]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5356]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5355]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5355]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5354]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5354]~synth" and latch "packet:sendpacket|sends[5354]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5353]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5353]~synth" and latch "packet:sendpacket|sends[5353]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5352]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5352]~synth" and latch "packet:sendpacket|sends[5352]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5351]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5351]~synth" and latch "packet:sendpacket|sends[5351]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5350]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5350]~synth" and latch "packet:sendpacket|sends[5350]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5349]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5349]~synth" and latch "packet:sendpacket|sends[5349]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5348]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5348]~synth" and latch "packet:sendpacket|sends[5348]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5347]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5347]~synth" and latch "packet:sendpacket|sends[5347]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5346]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5346]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5345]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5345]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5344]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5344]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5343]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5343]~synth" and latch "packet:sendpacket|sends[5343]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5342]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5342]~synth" and latch "packet:sendpacket|sends[5342]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5341]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5341]~synth" and latch "packet:sendpacket|sends[5341]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5340]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5340]~synth" and latch "packet:sendpacket|sends[5340]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5339]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5339]~synth" and latch "packet:sendpacket|sends[5339]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5338]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5338]~synth" and latch "packet:sendpacket|sends[5338]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5337]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5337]~synth" and latch "packet:sendpacket|sends[5337]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5336]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5336]~synth" and latch "packet:sendpacket|sends[5336]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5335]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5335]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5334]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5334]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5333]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5333]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5332]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5332]~synth" and latch "packet:sendpacket|sends[5332]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5331]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5331]~synth" and latch "packet:sendpacket|sends[5331]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5330]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5330]~synth" and latch "packet:sendpacket|sends[5330]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5329]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5329]~synth" and latch "packet:sendpacket|sends[5329]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5328]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5328]~synth" and latch "packet:sendpacket|sends[5328]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5327]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5327]~synth" and latch "packet:sendpacket|sends[5327]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5326]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5326]~synth" and latch "packet:sendpacket|sends[5326]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5325]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5325]~synth" and latch "packet:sendpacket|sends[5325]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5324]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5324]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5323]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5323]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5322]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5322]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5321]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5321]~synth" and latch "packet:sendpacket|sends[5321]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5320]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5320]~synth" and latch "packet:sendpacket|sends[5320]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5319]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5319]~synth" and latch "packet:sendpacket|sends[5319]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5318]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5318]~synth" and latch "packet:sendpacket|sends[5318]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5317]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5317]~synth" and latch "packet:sendpacket|sends[5317]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5316]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5316]~synth" and latch "packet:sendpacket|sends[5316]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5315]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5315]~synth" and latch "packet:sendpacket|sends[5315]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5314]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5314]~synth" and latch "packet:sendpacket|sends[5314]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5313]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5313]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5312]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5312]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5311]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5311]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5310]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5310]~synth" and latch "packet:sendpacket|sends[5310]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5309]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5309]~synth" and latch "packet:sendpacket|sends[5309]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5308]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5308]~synth" and latch "packet:sendpacket|sends[5308]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5307]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5307]~synth" and latch "packet:sendpacket|sends[5307]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5306]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5306]~synth" and latch "packet:sendpacket|sends[5306]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5305]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5305]~synth" and latch "packet:sendpacket|sends[5305]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5304]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5304]~synth" and latch "packet:sendpacket|sends[5304]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5303]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5303]~synth" and latch "packet:sendpacket|sends[5303]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5302]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5302]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5301]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5301]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5300]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5300]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5299]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5299]~synth" and latch "packet:sendpacket|sends[5299]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5298]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5298]~synth" and latch "packet:sendpacket|sends[5298]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5297]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5297]~synth" and latch "packet:sendpacket|sends[5297]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5296]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5296]~synth" and latch "packet:sendpacket|sends[5296]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5295]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5295]~synth" and latch "packet:sendpacket|sends[5295]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5294]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5294]~synth" and latch "packet:sendpacket|sends[5294]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5293]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5293]~synth" and latch "packet:sendpacket|sends[5293]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5292]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5292]~synth" and latch "packet:sendpacket|sends[5292]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5291]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5291]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5290]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5290]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5289]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5289]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5288]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5288]~synth" and latch "packet:sendpacket|sends[5288]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5287]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5287]~synth" and latch "packet:sendpacket|sends[5287]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5286]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5286]~synth" and latch "packet:sendpacket|sends[5286]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5285]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5285]~synth" and latch "packet:sendpacket|sends[5285]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5284]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5284]~synth" and latch "packet:sendpacket|sends[5284]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5283]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5283]~synth" and latch "packet:sendpacket|sends[5283]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5282]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5282]~synth" and latch "packet:sendpacket|sends[5282]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5281]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5281]~synth" and latch "packet:sendpacket|sends[5281]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5280]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5280]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5279]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5279]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5278]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5278]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5277]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5277]~synth" and latch "packet:sendpacket|sends[5277]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5276]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5276]~synth" and latch "packet:sendpacket|sends[5276]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5275]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5275]~synth" and latch "packet:sendpacket|sends[5275]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5274]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5274]~synth" and latch "packet:sendpacket|sends[5274]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5273]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5273]~synth" and latch "packet:sendpacket|sends[5273]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5272]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5272]~synth" and latch "packet:sendpacket|sends[5272]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5271]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5271]~synth" and latch "packet:sendpacket|sends[5271]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5270]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5270]~synth" and latch "packet:sendpacket|sends[5270]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5269]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5269]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5268]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5268]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5267]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5267]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5266]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5266]~synth" and latch "packet:sendpacket|sends[5266]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5265]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5265]~synth" and latch "packet:sendpacket|sends[5265]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5264]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5264]~synth" and latch "packet:sendpacket|sends[5264]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5263]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5263]~synth" and latch "packet:sendpacket|sends[5263]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5262]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5262]~synth" and latch "packet:sendpacket|sends[5262]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5261]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5261]~synth" and latch "packet:sendpacket|sends[5261]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5260]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5260]~synth" and latch "packet:sendpacket|sends[5260]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5259]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5259]~synth" and latch "packet:sendpacket|sends[5259]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5258]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5258]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5257]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5257]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5256]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5256]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5255]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5255]~synth" and latch "packet:sendpacket|sends[5255]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5254]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5254]~synth" and latch "packet:sendpacket|sends[5254]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5253]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5253]~synth" and latch "packet:sendpacket|sends[5253]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5252]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5252]~synth" and latch "packet:sendpacket|sends[5252]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5251]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5251]~synth" and latch "packet:sendpacket|sends[5251]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5250]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5250]~synth" and latch "packet:sendpacket|sends[5250]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5249]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5249]~synth" and latch "packet:sendpacket|sends[5249]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5248]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5248]~synth" and latch "packet:sendpacket|sends[5248]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5247]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5247]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5246]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5246]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5245]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5245]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5244]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5244]~synth" and latch "packet:sendpacket|sends[5244]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5243]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5243]~synth" and latch "packet:sendpacket|sends[5243]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5242]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5242]~synth" and latch "packet:sendpacket|sends[5242]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5241]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5241]~synth" and latch "packet:sendpacket|sends[5241]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5240]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5240]~synth" and latch "packet:sendpacket|sends[5240]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5239]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5239]~synth" and latch "packet:sendpacket|sends[5239]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5238]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5238]~synth" and latch "packet:sendpacket|sends[5238]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5237]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5237]~synth" and latch "packet:sendpacket|sends[5237]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5236]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5236]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5235]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5235]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5234]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5234]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5233]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5233]~synth" and latch "packet:sendpacket|sends[5233]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5232]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5232]~synth" and latch "packet:sendpacket|sends[5232]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5231]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5231]~synth" and latch "packet:sendpacket|sends[5231]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5230]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5230]~synth" and latch "packet:sendpacket|sends[5230]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5229]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5229]~synth" and latch "packet:sendpacket|sends[5229]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5228]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5228]~synth" and latch "packet:sendpacket|sends[5228]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5227]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5227]~synth" and latch "packet:sendpacket|sends[5227]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5226]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5226]~synth" and latch "packet:sendpacket|sends[5226]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5225]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5225]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5224]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5224]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5223]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5223]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5222]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5222]~synth" and latch "packet:sendpacket|sends[5222]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5221]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5221]~synth" and latch "packet:sendpacket|sends[5221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5220]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5220]~synth" and latch "packet:sendpacket|sends[5220]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5219]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5219]~synth" and latch "packet:sendpacket|sends[5219]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5218]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5218]~synth" and latch "packet:sendpacket|sends[5218]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5217]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5217]~synth" and latch "packet:sendpacket|sends[5217]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5216]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5216]~synth" and latch "packet:sendpacket|sends[5216]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5215]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5215]~synth" and latch "packet:sendpacket|sends[5215]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5214]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5214]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5213]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5213]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5212]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5212]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5211]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5211]~synth" and latch "packet:sendpacket|sends[5211]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5210]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5210]~synth" and latch "packet:sendpacket|sends[5210]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5209]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5209]~synth" and latch "packet:sendpacket|sends[5209]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5208]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5208]~synth" and latch "packet:sendpacket|sends[5208]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5207]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5207]~synth" and latch "packet:sendpacket|sends[5207]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5206]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5206]~synth" and latch "packet:sendpacket|sends[5206]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5205]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5205]~synth" and latch "packet:sendpacket|sends[5205]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5204]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5204]~synth" and latch "packet:sendpacket|sends[5204]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5203]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5203]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5202]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5202]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5201]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5201]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5200]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5200]~synth" and latch "packet:sendpacket|sends[5200]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5199]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5199]~synth" and latch "packet:sendpacket|sends[5199]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5198]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5198]~synth" and latch "packet:sendpacket|sends[5198]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5197]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5197]~synth" and latch "packet:sendpacket|sends[5197]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5196]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5196]~synth" and latch "packet:sendpacket|sends[5196]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5195]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5195]~synth" and latch "packet:sendpacket|sends[5195]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5194]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5194]~synth" and latch "packet:sendpacket|sends[5194]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5193]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5193]~synth" and latch "packet:sendpacket|sends[5193]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5192]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5192]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5191]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5191]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5190]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5190]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5189]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5189]~synth" and latch "packet:sendpacket|sends[5189]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5188]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5188]~synth" and latch "packet:sendpacket|sends[5188]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5187]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5187]~synth" and latch "packet:sendpacket|sends[5187]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5186]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5186]~synth" and latch "packet:sendpacket|sends[5186]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5185]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5185]~synth" and latch "packet:sendpacket|sends[5185]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5184]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5184]~synth" and latch "packet:sendpacket|sends[5184]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5183]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5183]~synth" and latch "packet:sendpacket|sends[5183]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5182]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5182]~synth" and latch "packet:sendpacket|sends[5182]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5181]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5181]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5180]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5180]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5179]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5179]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5178]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5178]~synth" and latch "packet:sendpacket|sends[5178]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5177]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5177]~synth" and latch "packet:sendpacket|sends[5177]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5176]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5176]~synth" and latch "packet:sendpacket|sends[5176]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5175]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5175]~synth" and latch "packet:sendpacket|sends[5175]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5174]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5174]~synth" and latch "packet:sendpacket|sends[5174]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5173]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5173]~synth" and latch "packet:sendpacket|sends[5173]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5172]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5172]~synth" and latch "packet:sendpacket|sends[5172]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5171]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5171]~synth" and latch "packet:sendpacket|sends[5171]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5170]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5170]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5169]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5169]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5168]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5168]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5167]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5167]~synth" and latch "packet:sendpacket|sends[5167]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5166]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5166]~synth" and latch "packet:sendpacket|sends[5166]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5165]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5165]~synth" and latch "packet:sendpacket|sends[5165]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5164]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5164]~synth" and latch "packet:sendpacket|sends[5164]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5163]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5163]~synth" and latch "packet:sendpacket|sends[5163]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5162]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5162]~synth" and latch "packet:sendpacket|sends[5162]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5161]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5161]~synth" and latch "packet:sendpacket|sends[5161]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5160]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5160]~synth" and latch "packet:sendpacket|sends[5160]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5159]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5159]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5158]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5158]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5157]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5157]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5156]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5156]~synth" and latch "packet:sendpacket|sends[5156]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5155]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5155]~synth" and latch "packet:sendpacket|sends[5155]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5154]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5154]~synth" and latch "packet:sendpacket|sends[5154]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5153]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5153]~synth" and latch "packet:sendpacket|sends[5153]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5152]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5152]~synth" and latch "packet:sendpacket|sends[5152]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5151]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5151]~synth" and latch "packet:sendpacket|sends[5151]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5150]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5150]~synth" and latch "packet:sendpacket|sends[5150]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5149]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5149]~synth" and latch "packet:sendpacket|sends[5149]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5148]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5148]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5147]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5147]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5146]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5146]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5145]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5145]~synth" and latch "packet:sendpacket|sends[5145]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5144]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5144]~synth" and latch "packet:sendpacket|sends[5144]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5143]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5143]~synth" and latch "packet:sendpacket|sends[5143]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5142]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5142]~synth" and latch "packet:sendpacket|sends[5142]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5141]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5141]~synth" and latch "packet:sendpacket|sends[5141]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5140]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5140]~synth" and latch "packet:sendpacket|sends[5140]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5139]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5139]~synth" and latch "packet:sendpacket|sends[5139]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5138]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5138]~synth" and latch "packet:sendpacket|sends[5138]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5137]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5137]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5136]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5136]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5135]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5135]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5134]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5134]~synth" and latch "packet:sendpacket|sends[5134]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5133]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5133]~synth" and latch "packet:sendpacket|sends[5133]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5132]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5132]~synth" and latch "packet:sendpacket|sends[5132]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5131]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5131]~synth" and latch "packet:sendpacket|sends[5131]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5130]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5130]~synth" and latch "packet:sendpacket|sends[5130]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5129]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5129]~synth" and latch "packet:sendpacket|sends[5129]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5128]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5128]~synth" and latch "packet:sendpacket|sends[5128]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5127]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5127]~synth" and latch "packet:sendpacket|sends[5127]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5126]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5126]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5125]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5125]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5124]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5124]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5123]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5123]~synth" and latch "packet:sendpacket|sends[5123]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5122]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5122]~synth" and latch "packet:sendpacket|sends[5122]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5121]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5121]~synth" and latch "packet:sendpacket|sends[5121]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5120]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5120]~synth" and latch "packet:sendpacket|sends[5120]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5119]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5119]~synth" and latch "packet:sendpacket|sends[5119]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5118]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5118]~synth" and latch "packet:sendpacket|sends[5118]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5117]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5117]~synth" and latch "packet:sendpacket|sends[5117]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5116]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5116]~synth" and latch "packet:sendpacket|sends[5116]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5115]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5115]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5114]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5114]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5113]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5113]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5112]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5112]~synth" and latch "packet:sendpacket|sends[5112]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5111]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5111]~synth" and latch "packet:sendpacket|sends[5111]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5110]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5110]~synth" and latch "packet:sendpacket|sends[5110]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5109]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5109]~synth" and latch "packet:sendpacket|sends[5109]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5108]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5108]~synth" and latch "packet:sendpacket|sends[5108]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5107]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5107]~synth" and latch "packet:sendpacket|sends[5107]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5106]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5106]~synth" and latch "packet:sendpacket|sends[5106]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5105]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5105]~synth" and latch "packet:sendpacket|sends[5105]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5104]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5104]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5103]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5103]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5102]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5102]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5101]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5101]~synth" and latch "packet:sendpacket|sends[5101]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5100]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5100]~synth" and latch "packet:sendpacket|sends[5100]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5099]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5099]~synth" and latch "packet:sendpacket|sends[5099]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5098]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5098]~synth" and latch "packet:sendpacket|sends[5098]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5097]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5097]~synth" and latch "packet:sendpacket|sends[5097]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5096]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5096]~synth" and latch "packet:sendpacket|sends[5096]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5095]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5095]~synth" and latch "packet:sendpacket|sends[5095]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5094]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5094]~synth" and latch "packet:sendpacket|sends[5094]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5093]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5093]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5092]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5092]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5091]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5091]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5090]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5090]~synth" and latch "packet:sendpacket|sends[5090]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5089]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5089]~synth" and latch "packet:sendpacket|sends[5089]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5088]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5088]~synth" and latch "packet:sendpacket|sends[5088]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5087]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5087]~synth" and latch "packet:sendpacket|sends[5087]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5086]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5086]~synth" and latch "packet:sendpacket|sends[5086]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5085]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5085]~synth" and latch "packet:sendpacket|sends[5085]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5084]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5084]~synth" and latch "packet:sendpacket|sends[5084]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5083]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5083]~synth" and latch "packet:sendpacket|sends[5083]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5082]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5082]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5081]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5081]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5080]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5080]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5079]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5079]~synth" and latch "packet:sendpacket|sends[5079]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5078]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5078]~synth" and latch "packet:sendpacket|sends[5078]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5077]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5077]~synth" and latch "packet:sendpacket|sends[5077]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5076]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5076]~synth" and latch "packet:sendpacket|sends[5076]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5075]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5075]~synth" and latch "packet:sendpacket|sends[5075]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5074]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5074]~synth" and latch "packet:sendpacket|sends[5074]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5073]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5073]~synth" and latch "packet:sendpacket|sends[5073]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5072]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5072]~synth" and latch "packet:sendpacket|sends[5072]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5071]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5071]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5070]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5070]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5069]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5069]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5068]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5068]~synth" and latch "packet:sendpacket|sends[5068]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5067]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5067]~synth" and latch "packet:sendpacket|sends[5067]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5066]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5066]~synth" and latch "packet:sendpacket|sends[5066]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5065]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5065]~synth" and latch "packet:sendpacket|sends[5065]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5064]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5064]~synth" and latch "packet:sendpacket|sends[5064]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5063]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5063]~synth" and latch "packet:sendpacket|sends[5063]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5062]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5062]~synth" and latch "packet:sendpacket|sends[5062]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5061]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5061]~synth" and latch "packet:sendpacket|sends[5061]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5060]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5060]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5059]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5059]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5058]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5058]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5057]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5057]~synth" and latch "packet:sendpacket|sends[5057]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5056]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5056]~synth" and latch "packet:sendpacket|sends[5056]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5055]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5055]~synth" and latch "packet:sendpacket|sends[5055]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5054]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5054]~synth" and latch "packet:sendpacket|sends[5054]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5053]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5053]~synth" and latch "packet:sendpacket|sends[5053]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5052]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5052]~synth" and latch "packet:sendpacket|sends[5052]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5051]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5051]~synth" and latch "packet:sendpacket|sends[5051]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5050]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5050]~synth" and latch "packet:sendpacket|sends[5050]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5049]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5049]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5048]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5048]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5047]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5047]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5046]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5046]~synth" and latch "packet:sendpacket|sends[5046]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5045]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5045]~synth" and latch "packet:sendpacket|sends[5045]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5044]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5044]~synth" and latch "packet:sendpacket|sends[5044]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5043]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5043]~synth" and latch "packet:sendpacket|sends[5043]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5042]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5042]~synth" and latch "packet:sendpacket|sends[5042]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5041]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5041]~synth" and latch "packet:sendpacket|sends[5041]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5040]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5040]~synth" and latch "packet:sendpacket|sends[5040]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5039]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5039]~synth" and latch "packet:sendpacket|sends[5039]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5038]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5038]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5037]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5037]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5036]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5036]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5035]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5035]~synth" and latch "packet:sendpacket|sends[5035]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5034]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5034]~synth" and latch "packet:sendpacket|sends[5034]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5033]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5033]~synth" and latch "packet:sendpacket|sends[5033]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5032]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5032]~synth" and latch "packet:sendpacket|sends[5032]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5031]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5031]~synth" and latch "packet:sendpacket|sends[5031]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5030]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5030]~synth" and latch "packet:sendpacket|sends[5030]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5029]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5029]~synth" and latch "packet:sendpacket|sends[5029]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5028]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5028]~synth" and latch "packet:sendpacket|sends[5028]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5027]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5027]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5026]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5026]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5025]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5025]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5024]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5024]~synth" and latch "packet:sendpacket|sends[5024]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5023]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5023]~synth" and latch "packet:sendpacket|sends[5023]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5022]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5022]~synth" and latch "packet:sendpacket|sends[5022]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5021]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5021]~synth" and latch "packet:sendpacket|sends[5021]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5020]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5020]~synth" and latch "packet:sendpacket|sends[5020]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5019]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5019]~synth" and latch "packet:sendpacket|sends[5019]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5018]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5018]~synth" and latch "packet:sendpacket|sends[5018]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5017]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5017]~synth" and latch "packet:sendpacket|sends[5017]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5016]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5016]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5015]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5015]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5014]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5014]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5013]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5013]~synth" and latch "packet:sendpacket|sends[5013]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5012]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5012]~synth" and latch "packet:sendpacket|sends[5012]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5011]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5011]~synth" and latch "packet:sendpacket|sends[5011]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5010]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5010]~synth" and latch "packet:sendpacket|sends[5010]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5009]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5009]~synth" and latch "packet:sendpacket|sends[5009]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5008]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5008]~synth" and latch "packet:sendpacket|sends[5008]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5007]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5007]~synth" and latch "packet:sendpacket|sends[5007]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5006]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5006]~synth" and latch "packet:sendpacket|sends[5006]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5005]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5005]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5004]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5004]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5003]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5003]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5002]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5002]~synth" and latch "packet:sendpacket|sends[5002]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5001]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5001]~synth" and latch "packet:sendpacket|sends[5001]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5000]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5000]~synth" and latch "packet:sendpacket|sends[5000]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4999]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4999]~synth" and latch "packet:sendpacket|sends[4999]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4998]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4998]~synth" and latch "packet:sendpacket|sends[4998]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4997]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4997]~synth" and latch "packet:sendpacket|sends[4997]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4996]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4996]~synth" and latch "packet:sendpacket|sends[4996]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4995]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4995]~synth" and latch "packet:sendpacket|sends[4995]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4994]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4994]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4993]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4993]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4992]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4992]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4991]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4991]~synth" and latch "packet:sendpacket|sends[4991]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4990]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4990]~synth" and latch "packet:sendpacket|sends[4990]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4989]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4989]~synth" and latch "packet:sendpacket|sends[4989]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4988]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4988]~synth" and latch "packet:sendpacket|sends[4988]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4987]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4987]~synth" and latch "packet:sendpacket|sends[4987]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4986]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4986]~synth" and latch "packet:sendpacket|sends[4986]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4985]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4985]~synth" and latch "packet:sendpacket|sends[4985]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4984]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4984]~synth" and latch "packet:sendpacket|sends[4984]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4983]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4983]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4982]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4982]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4981]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4981]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4980]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4980]~synth" and latch "packet:sendpacket|sends[4980]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4979]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4979]~synth" and latch "packet:sendpacket|sends[4979]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4978]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4978]~synth" and latch "packet:sendpacket|sends[4978]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4977]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4977]~synth" and latch "packet:sendpacket|sends[4977]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4976]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4976]~synth" and latch "packet:sendpacket|sends[4976]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4975]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4975]~synth" and latch "packet:sendpacket|sends[4975]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4974]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4974]~synth" and latch "packet:sendpacket|sends[4974]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4973]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4973]~synth" and latch "packet:sendpacket|sends[4973]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4972]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4972]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4971]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4971]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4970]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4970]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4969]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4969]~synth" and latch "packet:sendpacket|sends[4969]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4968]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4968]~synth" and latch "packet:sendpacket|sends[4968]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4967]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4967]~synth" and latch "packet:sendpacket|sends[4967]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4966]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4966]~synth" and latch "packet:sendpacket|sends[4966]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4965]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4965]~synth" and latch "packet:sendpacket|sends[4965]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4964]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4964]~synth" and latch "packet:sendpacket|sends[4964]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4963]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4963]~synth" and latch "packet:sendpacket|sends[4963]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4962]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4962]~synth" and latch "packet:sendpacket|sends[4962]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4961]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4961]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4960]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4960]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4959]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4959]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4958]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4958]~synth" and latch "packet:sendpacket|sends[4958]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4957]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4957]~synth" and latch "packet:sendpacket|sends[4957]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4956]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4956]~synth" and latch "packet:sendpacket|sends[4956]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4955]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4955]~synth" and latch "packet:sendpacket|sends[4955]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4954]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4954]~synth" and latch "packet:sendpacket|sends[4954]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4953]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4953]~synth" and latch "packet:sendpacket|sends[4953]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4952]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4952]~synth" and latch "packet:sendpacket|sends[4952]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4951]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4951]~synth" and latch "packet:sendpacket|sends[4951]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4950]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4950]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4949]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4949]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4948]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4948]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4947]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4947]~synth" and latch "packet:sendpacket|sends[4947]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4946]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4946]~synth" and latch "packet:sendpacket|sends[4946]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4945]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4945]~synth" and latch "packet:sendpacket|sends[4945]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4944]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4944]~synth" and latch "packet:sendpacket|sends[4944]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4943]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4943]~synth" and latch "packet:sendpacket|sends[4943]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4942]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4942]~synth" and latch "packet:sendpacket|sends[4942]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4941]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4941]~synth" and latch "packet:sendpacket|sends[4941]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4940]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4940]~synth" and latch "packet:sendpacket|sends[4940]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4939]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4939]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4938]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4938]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4937]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4937]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4936]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4936]~synth" and latch "packet:sendpacket|sends[4936]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4935]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4935]~synth" and latch "packet:sendpacket|sends[4935]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4934]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4934]~synth" and latch "packet:sendpacket|sends[4934]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4933]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4933]~synth" and latch "packet:sendpacket|sends[4933]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4932]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4932]~synth" and latch "packet:sendpacket|sends[4932]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4931]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4931]~synth" and latch "packet:sendpacket|sends[4931]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4930]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4930]~synth" and latch "packet:sendpacket|sends[4930]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4929]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4929]~synth" and latch "packet:sendpacket|sends[4929]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4928]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4928]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4927]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4927]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4926]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4926]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4925]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4925]~synth" and latch "packet:sendpacket|sends[4925]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4924]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4924]~synth" and latch "packet:sendpacket|sends[4924]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4923]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4923]~synth" and latch "packet:sendpacket|sends[4923]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4922]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4922]~synth" and latch "packet:sendpacket|sends[4922]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4921]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4921]~synth" and latch "packet:sendpacket|sends[4921]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4920]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4920]~synth" and latch "packet:sendpacket|sends[4920]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4919]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4919]~synth" and latch "packet:sendpacket|sends[4919]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4918]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4918]~synth" and latch "packet:sendpacket|sends[4918]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4917]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4917]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4916]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4916]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4915]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4915]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4914]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4914]~synth" and latch "packet:sendpacket|sends[4914]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4913]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4913]~synth" and latch "packet:sendpacket|sends[4913]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4912]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4912]~synth" and latch "packet:sendpacket|sends[4912]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4911]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4911]~synth" and latch "packet:sendpacket|sends[4911]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4910]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4910]~synth" and latch "packet:sendpacket|sends[4910]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4909]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4909]~synth" and latch "packet:sendpacket|sends[4909]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4908]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4908]~synth" and latch "packet:sendpacket|sends[4908]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4907]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4907]~synth" and latch "packet:sendpacket|sends[4907]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4906]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4906]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4905]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4905]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4904]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4904]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4903]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4903]~synth" and latch "packet:sendpacket|sends[4903]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4902]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4902]~synth" and latch "packet:sendpacket|sends[4902]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4901]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4901]~synth" and latch "packet:sendpacket|sends[4901]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4900]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4900]~synth" and latch "packet:sendpacket|sends[4900]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4899]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4899]~synth" and latch "packet:sendpacket|sends[4899]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4898]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4898]~synth" and latch "packet:sendpacket|sends[4898]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4897]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4897]~synth" and latch "packet:sendpacket|sends[4897]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4896]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4896]~synth" and latch "packet:sendpacket|sends[4896]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4895]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4895]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4894]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4894]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4893]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4893]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4892]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4892]~synth" and latch "packet:sendpacket|sends[4892]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4891]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4891]~synth" and latch "packet:sendpacket|sends[4891]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4890]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4890]~synth" and latch "packet:sendpacket|sends[4890]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4889]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4889]~synth" and latch "packet:sendpacket|sends[4889]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4888]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4888]~synth" and latch "packet:sendpacket|sends[4888]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4887]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4887]~synth" and latch "packet:sendpacket|sends[4887]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4886]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4886]~synth" and latch "packet:sendpacket|sends[4886]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4885]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4885]~synth" and latch "packet:sendpacket|sends[4885]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4884]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4884]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4883]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4883]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4882]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4882]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4881]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4881]~synth" and latch "packet:sendpacket|sends[4881]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4880]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4880]~synth" and latch "packet:sendpacket|sends[4880]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4879]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4879]~synth" and latch "packet:sendpacket|sends[4879]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4878]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4878]~synth" and latch "packet:sendpacket|sends[4878]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4877]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4877]~synth" and latch "packet:sendpacket|sends[4877]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4876]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4876]~synth" and latch "packet:sendpacket|sends[4876]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4875]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4875]~synth" and latch "packet:sendpacket|sends[4875]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4874]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4874]~synth" and latch "packet:sendpacket|sends[4874]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4873]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4873]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4872]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4872]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4871]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4871]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4870]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4870]~synth" and latch "packet:sendpacket|sends[4870]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4869]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4869]~synth" and latch "packet:sendpacket|sends[4869]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4868]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4868]~synth" and latch "packet:sendpacket|sends[4868]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4867]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4867]~synth" and latch "packet:sendpacket|sends[4867]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4866]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4866]~synth" and latch "packet:sendpacket|sends[4866]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4865]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4865]~synth" and latch "packet:sendpacket|sends[4865]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4864]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4864]~synth" and latch "packet:sendpacket|sends[4864]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4863]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4863]~synth" and latch "packet:sendpacket|sends[4863]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4862]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4862]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4861]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4861]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4860]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4860]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4859]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4859]~synth" and latch "packet:sendpacket|sends[4859]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4858]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4858]~synth" and latch "packet:sendpacket|sends[4858]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4857]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4857]~synth" and latch "packet:sendpacket|sends[4857]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4856]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4856]~synth" and latch "packet:sendpacket|sends[4856]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4855]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4855]~synth" and latch "packet:sendpacket|sends[4855]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4854]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4854]~synth" and latch "packet:sendpacket|sends[4854]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4853]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4853]~synth" and latch "packet:sendpacket|sends[4853]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4852]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4852]~synth" and latch "packet:sendpacket|sends[4852]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4851]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4851]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4850]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4850]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4849]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4849]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4848]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4848]~synth" and latch "packet:sendpacket|sends[4848]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4847]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4847]~synth" and latch "packet:sendpacket|sends[4847]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4846]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4846]~synth" and latch "packet:sendpacket|sends[4846]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4845]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4845]~synth" and latch "packet:sendpacket|sends[4845]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4844]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4844]~synth" and latch "packet:sendpacket|sends[4844]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4843]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4843]~synth" and latch "packet:sendpacket|sends[4843]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4842]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4842]~synth" and latch "packet:sendpacket|sends[4842]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4841]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4841]~synth" and latch "packet:sendpacket|sends[4841]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4840]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4840]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4839]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4839]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4838]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4838]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4837]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4837]~synth" and latch "packet:sendpacket|sends[4837]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4836]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4836]~synth" and latch "packet:sendpacket|sends[4836]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4835]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4835]~synth" and latch "packet:sendpacket|sends[4835]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4834]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4834]~synth" and latch "packet:sendpacket|sends[4834]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4833]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4833]~synth" and latch "packet:sendpacket|sends[4833]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4832]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4832]~synth" and latch "packet:sendpacket|sends[4832]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4831]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4831]~synth" and latch "packet:sendpacket|sends[4831]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4830]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4830]~synth" and latch "packet:sendpacket|sends[4830]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4829]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4829]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4828]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4828]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4827]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4827]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4826]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4826]~synth" and latch "packet:sendpacket|sends[4826]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4825]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4825]~synth" and latch "packet:sendpacket|sends[4825]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4824]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4824]~synth" and latch "packet:sendpacket|sends[4824]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4823]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4823]~synth" and latch "packet:sendpacket|sends[4823]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4822]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4822]~synth" and latch "packet:sendpacket|sends[4822]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4821]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4821]~synth" and latch "packet:sendpacket|sends[4821]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4820]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4820]~synth" and latch "packet:sendpacket|sends[4820]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4819]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4819]~synth" and latch "packet:sendpacket|sends[4819]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4818]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4818]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4817]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4817]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4816]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4816]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4815]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4815]~synth" and latch "packet:sendpacket|sends[4815]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4814]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4814]~synth" and latch "packet:sendpacket|sends[4814]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4813]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4813]~synth" and latch "packet:sendpacket|sends[4813]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4812]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4812]~synth" and latch "packet:sendpacket|sends[4812]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4811]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4811]~synth" and latch "packet:sendpacket|sends[4811]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4810]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4810]~synth" and latch "packet:sendpacket|sends[4810]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4809]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4809]~synth" and latch "packet:sendpacket|sends[4809]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4808]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4808]~synth" and latch "packet:sendpacket|sends[4808]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4807]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4807]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4806]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4806]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4805]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4805]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4804]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4804]~synth" and latch "packet:sendpacket|sends[4804]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4803]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4803]~synth" and latch "packet:sendpacket|sends[4803]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4802]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4802]~synth" and latch "packet:sendpacket|sends[4802]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4801]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4801]~synth" and latch "packet:sendpacket|sends[4801]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4800]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4800]~synth" and latch "packet:sendpacket|sends[4800]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4799]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4799]~synth" and latch "packet:sendpacket|sends[4799]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4798]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4798]~synth" and latch "packet:sendpacket|sends[4798]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4797]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4797]~synth" and latch "packet:sendpacket|sends[4797]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4796]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4796]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4795]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4795]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4794]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4794]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4793]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4793]~synth" and latch "packet:sendpacket|sends[4793]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4792]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4792]~synth" and latch "packet:sendpacket|sends[4792]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4791]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4791]~synth" and latch "packet:sendpacket|sends[4791]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4790]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4790]~synth" and latch "packet:sendpacket|sends[4790]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4789]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4789]~synth" and latch "packet:sendpacket|sends[4789]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4788]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4788]~synth" and latch "packet:sendpacket|sends[4788]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4787]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4787]~synth" and latch "packet:sendpacket|sends[4787]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4786]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4786]~synth" and latch "packet:sendpacket|sends[4786]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4785]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4785]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4784]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4784]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4783]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4783]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4782]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4782]~synth" and latch "packet:sendpacket|sends[4782]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4781]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4781]~synth" and latch "packet:sendpacket|sends[4781]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4780]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4780]~synth" and latch "packet:sendpacket|sends[4780]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4779]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4779]~synth" and latch "packet:sendpacket|sends[4779]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4778]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4778]~synth" and latch "packet:sendpacket|sends[4778]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4777]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4777]~synth" and latch "packet:sendpacket|sends[4777]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4776]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4776]~synth" and latch "packet:sendpacket|sends[4776]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4775]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4775]~synth" and latch "packet:sendpacket|sends[4775]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4774]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4774]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4773]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4773]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4772]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4772]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4771]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4771]~synth" and latch "packet:sendpacket|sends[4771]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4770]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4770]~synth" and latch "packet:sendpacket|sends[4770]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4769]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4769]~synth" and latch "packet:sendpacket|sends[4769]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4768]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4768]~synth" and latch "packet:sendpacket|sends[4768]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4767]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4767]~synth" and latch "packet:sendpacket|sends[4767]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4766]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4766]~synth" and latch "packet:sendpacket|sends[4766]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4765]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4765]~synth" and latch "packet:sendpacket|sends[4765]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4764]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4764]~synth" and latch "packet:sendpacket|sends[4764]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4763]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4763]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4762]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4762]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4761]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4761]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4760]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4760]~synth" and latch "packet:sendpacket|sends[4760]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4759]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4759]~synth" and latch "packet:sendpacket|sends[4759]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4758]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4758]~synth" and latch "packet:sendpacket|sends[4758]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4757]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4757]~synth" and latch "packet:sendpacket|sends[4757]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4756]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4756]~synth" and latch "packet:sendpacket|sends[4756]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4755]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4755]~synth" and latch "packet:sendpacket|sends[4755]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4754]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4754]~synth" and latch "packet:sendpacket|sends[4754]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4753]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4753]~synth" and latch "packet:sendpacket|sends[4753]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4752]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4752]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4751]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4751]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4750]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4750]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4749]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4749]~synth" and latch "packet:sendpacket|sends[4749]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4748]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4748]~synth" and latch "packet:sendpacket|sends[4748]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4747]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4747]~synth" and latch "packet:sendpacket|sends[4747]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4746]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4746]~synth" and latch "packet:sendpacket|sends[4746]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4745]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4745]~synth" and latch "packet:sendpacket|sends[4745]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4744]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4744]~synth" and latch "packet:sendpacket|sends[4744]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4743]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4743]~synth" and latch "packet:sendpacket|sends[4743]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4742]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4742]~synth" and latch "packet:sendpacket|sends[4742]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4741]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4741]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4740]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4740]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4739]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4739]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4738]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4738]~synth" and latch "packet:sendpacket|sends[4738]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4737]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4737]~synth" and latch "packet:sendpacket|sends[4737]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4736]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4736]~synth" and latch "packet:sendpacket|sends[4736]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4735]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4735]~synth" and latch "packet:sendpacket|sends[4735]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4734]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4734]~synth" and latch "packet:sendpacket|sends[4734]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4733]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4733]~synth" and latch "packet:sendpacket|sends[4733]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4732]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4732]~synth" and latch "packet:sendpacket|sends[4732]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4731]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4731]~synth" and latch "packet:sendpacket|sends[4731]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4730]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4730]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4729]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4729]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4728]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4728]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4727]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4727]~synth" and latch "packet:sendpacket|sends[4727]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4726]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4726]~synth" and latch "packet:sendpacket|sends[4726]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4725]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4725]~synth" and latch "packet:sendpacket|sends[4725]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4724]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4724]~synth" and latch "packet:sendpacket|sends[4724]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4723]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4723]~synth" and latch "packet:sendpacket|sends[4723]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4722]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4722]~synth" and latch "packet:sendpacket|sends[4722]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4721]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4721]~synth" and latch "packet:sendpacket|sends[4721]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4720]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4720]~synth" and latch "packet:sendpacket|sends[4720]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4719]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4719]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4718]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4718]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4717]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4717]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4716]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4716]~synth" and latch "packet:sendpacket|sends[4716]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4715]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4715]~synth" and latch "packet:sendpacket|sends[4715]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4714]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4714]~synth" and latch "packet:sendpacket|sends[4714]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4713]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4713]~synth" and latch "packet:sendpacket|sends[4713]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4712]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4712]~synth" and latch "packet:sendpacket|sends[4712]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4711]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4711]~synth" and latch "packet:sendpacket|sends[4711]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4710]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4710]~synth" and latch "packet:sendpacket|sends[4710]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4709]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4709]~synth" and latch "packet:sendpacket|sends[4709]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4708]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4708]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4707]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4707]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4706]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4706]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4705]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4705]~synth" and latch "packet:sendpacket|sends[4705]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4704]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4704]~synth" and latch "packet:sendpacket|sends[4704]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4703]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4703]~synth" and latch "packet:sendpacket|sends[4703]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4702]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4702]~synth" and latch "packet:sendpacket|sends[4702]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4701]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4701]~synth" and latch "packet:sendpacket|sends[4701]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4700]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4700]~synth" and latch "packet:sendpacket|sends[4700]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4699]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4699]~synth" and latch "packet:sendpacket|sends[4699]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4698]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4698]~synth" and latch "packet:sendpacket|sends[4698]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4697]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4697]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4696]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4696]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4695]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4695]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4694]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4694]~synth" and latch "packet:sendpacket|sends[4694]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4693]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4693]~synth" and latch "packet:sendpacket|sends[4693]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4692]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4692]~synth" and latch "packet:sendpacket|sends[4692]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4691]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4691]~synth" and latch "packet:sendpacket|sends[4691]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4690]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4690]~synth" and latch "packet:sendpacket|sends[4690]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4689]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4689]~synth" and latch "packet:sendpacket|sends[4689]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4688]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4688]~synth" and latch "packet:sendpacket|sends[4688]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4687]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4687]~synth" and latch "packet:sendpacket|sends[4687]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4686]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4686]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4685]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4685]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4684]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4684]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4683]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4683]~synth" and latch "packet:sendpacket|sends[4683]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4682]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4682]~synth" and latch "packet:sendpacket|sends[4682]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4681]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4681]~synth" and latch "packet:sendpacket|sends[4681]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4680]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4680]~synth" and latch "packet:sendpacket|sends[4680]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4679]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4679]~synth" and latch "packet:sendpacket|sends[4679]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4678]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4678]~synth" and latch "packet:sendpacket|sends[4678]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4677]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4677]~synth" and latch "packet:sendpacket|sends[4677]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4676]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4676]~synth" and latch "packet:sendpacket|sends[4676]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4675]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4675]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4674]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4674]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4673]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4673]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4672]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4672]~synth" and latch "packet:sendpacket|sends[4672]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4671]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4671]~synth" and latch "packet:sendpacket|sends[4671]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4670]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4670]~synth" and latch "packet:sendpacket|sends[4670]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4669]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4669]~synth" and latch "packet:sendpacket|sends[4669]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4668]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4668]~synth" and latch "packet:sendpacket|sends[4668]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4667]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4667]~synth" and latch "packet:sendpacket|sends[4667]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4666]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4666]~synth" and latch "packet:sendpacket|sends[4666]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4665]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4665]~synth" and latch "packet:sendpacket|sends[4665]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4664]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4664]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4663]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4663]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4662]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4662]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4661]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4661]~synth" and latch "packet:sendpacket|sends[4661]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4660]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4660]~synth" and latch "packet:sendpacket|sends[4660]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4659]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4659]~synth" and latch "packet:sendpacket|sends[4659]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4658]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4658]~synth" and latch "packet:sendpacket|sends[4658]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4657]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4657]~synth" and latch "packet:sendpacket|sends[4657]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4656]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4656]~synth" and latch "packet:sendpacket|sends[4656]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4655]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4655]~synth" and latch "packet:sendpacket|sends[4655]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4654]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4654]~synth" and latch "packet:sendpacket|sends[4654]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4653]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4653]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4652]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4652]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4651]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4651]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4650]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4650]~synth" and latch "packet:sendpacket|sends[4650]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4649]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4649]~synth" and latch "packet:sendpacket|sends[4649]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4648]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4648]~synth" and latch "packet:sendpacket|sends[4648]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4647]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4647]~synth" and latch "packet:sendpacket|sends[4647]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4646]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4646]~synth" and latch "packet:sendpacket|sends[4646]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4645]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4645]~synth" and latch "packet:sendpacket|sends[4645]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4644]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4644]~synth" and latch "packet:sendpacket|sends[4644]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4643]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4643]~synth" and latch "packet:sendpacket|sends[4643]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4642]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4642]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4641]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4641]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4640]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4640]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4639]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4639]~synth" and latch "packet:sendpacket|sends[4639]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4638]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4638]~synth" and latch "packet:sendpacket|sends[4638]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4637]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4637]~synth" and latch "packet:sendpacket|sends[4637]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4636]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4636]~synth" and latch "packet:sendpacket|sends[4636]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4635]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4635]~synth" and latch "packet:sendpacket|sends[4635]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4634]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4634]~synth" and latch "packet:sendpacket|sends[4634]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4633]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4633]~synth" and latch "packet:sendpacket|sends[4633]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4632]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4632]~synth" and latch "packet:sendpacket|sends[4632]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4631]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4631]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4630]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4630]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4629]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4629]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4628]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4628]~synth" and latch "packet:sendpacket|sends[4628]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4627]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4627]~synth" and latch "packet:sendpacket|sends[4627]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4626]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4626]~synth" and latch "packet:sendpacket|sends[4626]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4625]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4625]~synth" and latch "packet:sendpacket|sends[4625]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4624]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4624]~synth" and latch "packet:sendpacket|sends[4624]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4623]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4623]~synth" and latch "packet:sendpacket|sends[4623]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4622]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4622]~synth" and latch "packet:sendpacket|sends[4622]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4621]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4621]~synth" and latch "packet:sendpacket|sends[4621]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4620]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4620]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4619]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4619]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4618]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4618]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4617]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4617]~synth" and latch "packet:sendpacket|sends[4617]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4616]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4616]~synth" and latch "packet:sendpacket|sends[4616]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4615]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4615]~synth" and latch "packet:sendpacket|sends[4615]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4614]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4614]~synth" and latch "packet:sendpacket|sends[4614]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4613]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4613]~synth" and latch "packet:sendpacket|sends[4613]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4612]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4612]~synth" and latch "packet:sendpacket|sends[4612]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4611]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4611]~synth" and latch "packet:sendpacket|sends[4611]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4610]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4610]~synth" and latch "packet:sendpacket|sends[4610]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4609]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4609]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4608]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4608]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4607]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4607]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4606]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4606]~synth" and latch "packet:sendpacket|sends[4606]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4605]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4605]~synth" and latch "packet:sendpacket|sends[4605]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4604]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4604]~synth" and latch "packet:sendpacket|sends[4604]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4603]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4603]~synth" and latch "packet:sendpacket|sends[4603]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4602]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4602]~synth" and latch "packet:sendpacket|sends[4602]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4601]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4601]~synth" and latch "packet:sendpacket|sends[4601]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4600]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4600]~synth" and latch "packet:sendpacket|sends[4600]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4599]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4599]~synth" and latch "packet:sendpacket|sends[4599]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4598]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4598]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4597]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4597]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4596]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4596]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4595]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4595]~synth" and latch "packet:sendpacket|sends[4595]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4594]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4594]~synth" and latch "packet:sendpacket|sends[4594]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4593]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4593]~synth" and latch "packet:sendpacket|sends[4593]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4592]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4592]~synth" and latch "packet:sendpacket|sends[4592]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4591]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4591]~synth" and latch "packet:sendpacket|sends[4591]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4590]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4590]~synth" and latch "packet:sendpacket|sends[4590]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4589]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4589]~synth" and latch "packet:sendpacket|sends[4589]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4588]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4588]~synth" and latch "packet:sendpacket|sends[4588]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4587]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4587]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4586]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4586]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4585]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4585]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4584]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4584]~synth" and latch "packet:sendpacket|sends[4584]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4583]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4583]~synth" and latch "packet:sendpacket|sends[4583]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4582]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4582]~synth" and latch "packet:sendpacket|sends[4582]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4581]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4581]~synth" and latch "packet:sendpacket|sends[4581]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4580]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4580]~synth" and latch "packet:sendpacket|sends[4580]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4579]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4579]~synth" and latch "packet:sendpacket|sends[4579]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4578]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4578]~synth" and latch "packet:sendpacket|sends[4578]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4577]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4577]~synth" and latch "packet:sendpacket|sends[4577]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4576]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4576]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4575]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4575]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4574]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4574]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4573]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4573]~synth" and latch "packet:sendpacket|sends[4573]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4572]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4572]~synth" and latch "packet:sendpacket|sends[4572]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4571]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4571]~synth" and latch "packet:sendpacket|sends[4571]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4570]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4570]~synth" and latch "packet:sendpacket|sends[4570]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4569]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4569]~synth" and latch "packet:sendpacket|sends[4569]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4568]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4568]~synth" and latch "packet:sendpacket|sends[4568]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4567]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4567]~synth" and latch "packet:sendpacket|sends[4567]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4566]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4566]~synth" and latch "packet:sendpacket|sends[4566]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4565]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4565]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4564]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4564]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4563]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4563]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4562]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4562]~synth" and latch "packet:sendpacket|sends[4562]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4561]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4561]~synth" and latch "packet:sendpacket|sends[4561]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4560]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4560]~synth" and latch "packet:sendpacket|sends[4560]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4559]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4559]~synth" and latch "packet:sendpacket|sends[4559]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4558]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4558]~synth" and latch "packet:sendpacket|sends[4558]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4557]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4557]~synth" and latch "packet:sendpacket|sends[4557]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4556]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4556]~synth" and latch "packet:sendpacket|sends[4556]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4555]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4555]~synth" and latch "packet:sendpacket|sends[4555]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4554]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4554]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4553]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4553]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4552]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4552]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4551]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4551]~synth" and latch "packet:sendpacket|sends[4551]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4550]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4550]~synth" and latch "packet:sendpacket|sends[4550]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4549]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4549]~synth" and latch "packet:sendpacket|sends[4549]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4548]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4548]~synth" and latch "packet:sendpacket|sends[4548]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4547]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4547]~synth" and latch "packet:sendpacket|sends[4547]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4546]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4546]~synth" and latch "packet:sendpacket|sends[4546]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4545]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4545]~synth" and latch "packet:sendpacket|sends[4545]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4544]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4544]~synth" and latch "packet:sendpacket|sends[4544]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4543]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4543]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4542]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4542]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4541]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4541]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4540]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4540]~synth" and latch "packet:sendpacket|sends[4540]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4539]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4539]~synth" and latch "packet:sendpacket|sends[4539]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4538]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4538]~synth" and latch "packet:sendpacket|sends[4538]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4537]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4537]~synth" and latch "packet:sendpacket|sends[4537]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4536]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4536]~synth" and latch "packet:sendpacket|sends[4536]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4535]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4535]~synth" and latch "packet:sendpacket|sends[4535]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4534]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4534]~synth" and latch "packet:sendpacket|sends[4534]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4533]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4533]~synth" and latch "packet:sendpacket|sends[4533]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4532]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4532]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4531]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4531]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4530]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4530]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4529]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4529]~synth" and latch "packet:sendpacket|sends[4529]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4528]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4528]~synth" and latch "packet:sendpacket|sends[4528]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4527]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4527]~synth" and latch "packet:sendpacket|sends[4527]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4526]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4526]~synth" and latch "packet:sendpacket|sends[4526]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4525]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4525]~synth" and latch "packet:sendpacket|sends[4525]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4524]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4524]~synth" and latch "packet:sendpacket|sends[4524]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4523]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4523]~synth" and latch "packet:sendpacket|sends[4523]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4522]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4522]~synth" and latch "packet:sendpacket|sends[4522]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4521]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4521]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4520]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4520]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4519]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4519]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4518]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4518]~synth" and latch "packet:sendpacket|sends[4518]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4517]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4517]~synth" and latch "packet:sendpacket|sends[4517]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4516]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4516]~synth" and latch "packet:sendpacket|sends[4516]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4515]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4515]~synth" and latch "packet:sendpacket|sends[4515]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4514]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4514]~synth" and latch "packet:sendpacket|sends[4514]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4513]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4513]~synth" and latch "packet:sendpacket|sends[4513]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4512]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4512]~synth" and latch "packet:sendpacket|sends[4512]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4511]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4511]~synth" and latch "packet:sendpacket|sends[4511]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4510]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4510]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4509]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4509]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4508]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4508]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4507]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4507]~synth" and latch "packet:sendpacket|sends[4507]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4506]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4506]~synth" and latch "packet:sendpacket|sends[4506]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4505]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4505]~synth" and latch "packet:sendpacket|sends[4505]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4504]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4504]~synth" and latch "packet:sendpacket|sends[4504]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4503]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4503]~synth" and latch "packet:sendpacket|sends[4503]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4502]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4502]~synth" and latch "packet:sendpacket|sends[4502]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4501]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4501]~synth" and latch "packet:sendpacket|sends[4501]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4500]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4500]~synth" and latch "packet:sendpacket|sends[4500]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4499]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4499]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4498]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4498]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4497]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4497]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4496]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4496]~synth" and latch "packet:sendpacket|sends[4496]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4495]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4495]~synth" and latch "packet:sendpacket|sends[4495]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4494]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4494]~synth" and latch "packet:sendpacket|sends[4494]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4493]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4493]~synth" and latch "packet:sendpacket|sends[4493]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4492]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4492]~synth" and latch "packet:sendpacket|sends[4492]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4491]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4491]~synth" and latch "packet:sendpacket|sends[4491]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4490]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4490]~synth" and latch "packet:sendpacket|sends[4490]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4489]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4489]~synth" and latch "packet:sendpacket|sends[4489]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4488]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4488]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4487]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4487]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4486]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4486]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4485]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4485]~synth" and latch "packet:sendpacket|sends[4485]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4484]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4484]~synth" and latch "packet:sendpacket|sends[4484]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4483]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4483]~synth" and latch "packet:sendpacket|sends[4483]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4482]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4482]~synth" and latch "packet:sendpacket|sends[4482]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4481]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4481]~synth" and latch "packet:sendpacket|sends[4481]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4480]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4480]~synth" and latch "packet:sendpacket|sends[4480]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4479]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4479]~synth" and latch "packet:sendpacket|sends[4479]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4478]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4478]~synth" and latch "packet:sendpacket|sends[4478]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4477]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4477]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4476]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4476]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4475]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4475]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4474]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4474]~synth" and latch "packet:sendpacket|sends[4474]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4473]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4473]~synth" and latch "packet:sendpacket|sends[4473]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4472]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4472]~synth" and latch "packet:sendpacket|sends[4472]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4471]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4471]~synth" and latch "packet:sendpacket|sends[4471]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4470]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4470]~synth" and latch "packet:sendpacket|sends[4470]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4469]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4469]~synth" and latch "packet:sendpacket|sends[4469]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4468]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4468]~synth" and latch "packet:sendpacket|sends[4468]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4467]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4467]~synth" and latch "packet:sendpacket|sends[4467]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4466]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4466]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4465]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4465]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4464]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4464]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4463]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4463]~synth" and latch "packet:sendpacket|sends[4463]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4462]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4462]~synth" and latch "packet:sendpacket|sends[4462]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4461]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4461]~synth" and latch "packet:sendpacket|sends[4461]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4460]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4460]~synth" and latch "packet:sendpacket|sends[4460]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4459]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4459]~synth" and latch "packet:sendpacket|sends[4459]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4458]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4458]~synth" and latch "packet:sendpacket|sends[4458]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4457]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4457]~synth" and latch "packet:sendpacket|sends[4457]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4456]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4456]~synth" and latch "packet:sendpacket|sends[4456]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4455]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4455]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4454]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4454]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4453]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4453]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4452]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4452]~synth" and latch "packet:sendpacket|sends[4452]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4451]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4451]~synth" and latch "packet:sendpacket|sends[4451]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4450]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4450]~synth" and latch "packet:sendpacket|sends[4450]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4449]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4449]~synth" and latch "packet:sendpacket|sends[4449]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4448]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4448]~synth" and latch "packet:sendpacket|sends[4448]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4447]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4447]~synth" and latch "packet:sendpacket|sends[4447]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4446]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4446]~synth" and latch "packet:sendpacket|sends[4446]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4445]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4445]~synth" and latch "packet:sendpacket|sends[4445]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4444]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4444]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4443]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4443]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4442]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4442]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4441]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4441]~synth" and latch "packet:sendpacket|sends[4441]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4440]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4440]~synth" and latch "packet:sendpacket|sends[4440]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4439]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4439]~synth" and latch "packet:sendpacket|sends[4439]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4438]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4438]~synth" and latch "packet:sendpacket|sends[4438]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4437]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4437]~synth" and latch "packet:sendpacket|sends[4437]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4436]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4436]~synth" and latch "packet:sendpacket|sends[4436]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4435]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4435]~synth" and latch "packet:sendpacket|sends[4435]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4434]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4434]~synth" and latch "packet:sendpacket|sends[4434]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4433]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4433]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4432]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4432]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4431]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4431]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4430]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4430]~synth" and latch "packet:sendpacket|sends[4430]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4429]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4429]~synth" and latch "packet:sendpacket|sends[4429]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4428]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4428]~synth" and latch "packet:sendpacket|sends[4428]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4427]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4427]~synth" and latch "packet:sendpacket|sends[4427]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4426]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4426]~synth" and latch "packet:sendpacket|sends[4426]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4425]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4425]~synth" and latch "packet:sendpacket|sends[4425]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4424]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4424]~synth" and latch "packet:sendpacket|sends[4424]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4423]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4423]~synth" and latch "packet:sendpacket|sends[4423]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4422]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4422]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4421]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4421]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4420]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4420]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4419]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4419]~synth" and latch "packet:sendpacket|sends[4419]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4418]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4418]~synth" and latch "packet:sendpacket|sends[4418]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4417]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4417]~synth" and latch "packet:sendpacket|sends[4417]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4416]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4416]~synth" and latch "packet:sendpacket|sends[4416]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4415]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4415]~synth" and latch "packet:sendpacket|sends[4415]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4414]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4414]~synth" and latch "packet:sendpacket|sends[4414]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4413]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4413]~synth" and latch "packet:sendpacket|sends[4413]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4412]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4412]~synth" and latch "packet:sendpacket|sends[4412]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4411]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4411]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4410]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4410]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4409]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4409]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4408]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4408]~synth" and latch "packet:sendpacket|sends[4408]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4407]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4407]~synth" and latch "packet:sendpacket|sends[4407]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4406]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4406]~synth" and latch "packet:sendpacket|sends[4406]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4405]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4405]~synth" and latch "packet:sendpacket|sends[4405]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4404]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4404]~synth" and latch "packet:sendpacket|sends[4404]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4403]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4403]~synth" and latch "packet:sendpacket|sends[4403]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4402]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4402]~synth" and latch "packet:sendpacket|sends[4402]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4401]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4401]~synth" and latch "packet:sendpacket|sends[4401]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4400]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4400]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4399]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4399]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4398]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4398]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4397]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4397]~synth" and latch "packet:sendpacket|sends[4397]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4396]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4396]~synth" and latch "packet:sendpacket|sends[4396]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4395]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4395]~synth" and latch "packet:sendpacket|sends[4395]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4394]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4394]~synth" and latch "packet:sendpacket|sends[4394]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4393]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4393]~synth" and latch "packet:sendpacket|sends[4393]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4392]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4392]~synth" and latch "packet:sendpacket|sends[4392]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4391]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4391]~synth" and latch "packet:sendpacket|sends[4391]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4390]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4390]~synth" and latch "packet:sendpacket|sends[4390]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4389]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4389]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4388]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4388]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4387]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4387]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4386]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4386]~synth" and latch "packet:sendpacket|sends[4386]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4385]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4385]~synth" and latch "packet:sendpacket|sends[4385]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4384]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4384]~synth" and latch "packet:sendpacket|sends[4384]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4383]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4383]~synth" and latch "packet:sendpacket|sends[4383]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4382]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4382]~synth" and latch "packet:sendpacket|sends[4382]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4381]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4381]~synth" and latch "packet:sendpacket|sends[4381]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4380]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4380]~synth" and latch "packet:sendpacket|sends[4380]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4379]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4379]~synth" and latch "packet:sendpacket|sends[4379]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4378]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4378]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4377]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4377]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4376]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4376]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4375]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4375]~synth" and latch "packet:sendpacket|sends[4375]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4374]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4374]~synth" and latch "packet:sendpacket|sends[4374]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4373]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4373]~synth" and latch "packet:sendpacket|sends[4373]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4372]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4372]~synth" and latch "packet:sendpacket|sends[4372]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4371]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4371]~synth" and latch "packet:sendpacket|sends[4371]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4370]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4370]~synth" and latch "packet:sendpacket|sends[4370]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4369]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4369]~synth" and latch "packet:sendpacket|sends[4369]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4368]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4368]~synth" and latch "packet:sendpacket|sends[4368]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4367]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4367]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4366]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4366]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4365]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4365]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4364]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4364]~synth" and latch "packet:sendpacket|sends[4364]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4363]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4363]~synth" and latch "packet:sendpacket|sends[4363]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4362]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4362]~synth" and latch "packet:sendpacket|sends[4362]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4361]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4361]~synth" and latch "packet:sendpacket|sends[4361]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4360]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4360]~synth" and latch "packet:sendpacket|sends[4360]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4359]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4359]~synth" and latch "packet:sendpacket|sends[4359]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4358]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4358]~synth" and latch "packet:sendpacket|sends[4358]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4357]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4357]~synth" and latch "packet:sendpacket|sends[4357]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4356]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4356]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4355]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4355]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4354]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4354]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4353]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4353]~synth" and latch "packet:sendpacket|sends[4353]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4352]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4352]~synth" and latch "packet:sendpacket|sends[4352]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4351]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4351]~synth" and latch "packet:sendpacket|sends[4351]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4350]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4350]~synth" and latch "packet:sendpacket|sends[4350]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4349]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4349]~synth" and latch "packet:sendpacket|sends[4349]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4348]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4348]~synth" and latch "packet:sendpacket|sends[4348]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4347]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4347]~synth" and latch "packet:sendpacket|sends[4347]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4346]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4346]~synth" and latch "packet:sendpacket|sends[4346]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4345]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4345]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4344]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4344]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4343]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4343]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4342]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4342]~synth" and latch "packet:sendpacket|sends[4342]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4341]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4341]~synth" and latch "packet:sendpacket|sends[4341]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4340]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4340]~synth" and latch "packet:sendpacket|sends[4340]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4339]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4339]~synth" and latch "packet:sendpacket|sends[4339]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4338]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4338]~synth" and latch "packet:sendpacket|sends[4338]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4337]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4337]~synth" and latch "packet:sendpacket|sends[4337]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4336]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4336]~synth" and latch "packet:sendpacket|sends[4336]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4335]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4335]~synth" and latch "packet:sendpacket|sends[4335]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4334]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4334]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4333]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4333]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4332]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4332]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4331]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4331]~synth" and latch "packet:sendpacket|sends[4331]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4330]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4330]~synth" and latch "packet:sendpacket|sends[4330]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4329]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4329]~synth" and latch "packet:sendpacket|sends[4329]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4328]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4328]~synth" and latch "packet:sendpacket|sends[4328]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4327]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4327]~synth" and latch "packet:sendpacket|sends[4327]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4326]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4326]~synth" and latch "packet:sendpacket|sends[4326]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4325]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4325]~synth" and latch "packet:sendpacket|sends[4325]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4324]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4324]~synth" and latch "packet:sendpacket|sends[4324]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4323]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4323]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4322]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4322]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4321]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4321]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4320]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4320]~synth" and latch "packet:sendpacket|sends[4320]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4319]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4319]~synth" and latch "packet:sendpacket|sends[4319]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4318]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4318]~synth" and latch "packet:sendpacket|sends[4318]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4317]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4317]~synth" and latch "packet:sendpacket|sends[4317]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4316]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4316]~synth" and latch "packet:sendpacket|sends[4316]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4315]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4315]~synth" and latch "packet:sendpacket|sends[4315]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4314]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4314]~synth" and latch "packet:sendpacket|sends[4314]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4313]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4313]~synth" and latch "packet:sendpacket|sends[4313]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4312]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4312]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4311]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4311]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4310]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4310]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4309]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4309]~synth" and latch "packet:sendpacket|sends[4309]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4308]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4308]~synth" and latch "packet:sendpacket|sends[4308]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4307]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4307]~synth" and latch "packet:sendpacket|sends[4307]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4306]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4306]~synth" and latch "packet:sendpacket|sends[4306]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4305]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4305]~synth" and latch "packet:sendpacket|sends[4305]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4304]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4304]~synth" and latch "packet:sendpacket|sends[4304]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4303]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4303]~synth" and latch "packet:sendpacket|sends[4303]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4302]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4302]~synth" and latch "packet:sendpacket|sends[4302]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4301]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4301]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4300]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4300]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4299]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4299]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4298]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4298]~synth" and latch "packet:sendpacket|sends[4298]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4297]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4297]~synth" and latch "packet:sendpacket|sends[4297]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4296]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4296]~synth" and latch "packet:sendpacket|sends[4296]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4295]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4295]~synth" and latch "packet:sendpacket|sends[4295]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4294]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4294]~synth" and latch "packet:sendpacket|sends[4294]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4293]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4293]~synth" and latch "packet:sendpacket|sends[4293]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4292]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4292]~synth" and latch "packet:sendpacket|sends[4292]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4291]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4291]~synth" and latch "packet:sendpacket|sends[4291]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4290]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4290]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4289]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4289]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4288]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4288]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4287]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4287]~synth" and latch "packet:sendpacket|sends[4287]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4286]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4286]~synth" and latch "packet:sendpacket|sends[4286]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4285]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4285]~synth" and latch "packet:sendpacket|sends[4285]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4284]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4284]~synth" and latch "packet:sendpacket|sends[4284]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4283]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4283]~synth" and latch "packet:sendpacket|sends[4283]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4282]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4282]~synth" and latch "packet:sendpacket|sends[4282]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4281]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4281]~synth" and latch "packet:sendpacket|sends[4281]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4280]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4280]~synth" and latch "packet:sendpacket|sends[4280]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4279]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4279]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4278]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4278]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4277]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4277]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4276]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4276]~synth" and latch "packet:sendpacket|sends[4276]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4275]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4275]~synth" and latch "packet:sendpacket|sends[4275]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4274]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4274]~synth" and latch "packet:sendpacket|sends[4274]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4273]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4273]~synth" and latch "packet:sendpacket|sends[4273]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4272]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4272]~synth" and latch "packet:sendpacket|sends[4272]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4271]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4271]~synth" and latch "packet:sendpacket|sends[4271]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4270]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4270]~synth" and latch "packet:sendpacket|sends[4270]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4269]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4269]~synth" and latch "packet:sendpacket|sends[4269]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4268]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4268]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4267]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4267]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4266]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4266]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4265]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4265]~synth" and latch "packet:sendpacket|sends[4265]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4264]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4264]~synth" and latch "packet:sendpacket|sends[4264]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4263]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4263]~synth" and latch "packet:sendpacket|sends[4263]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4262]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4262]~synth" and latch "packet:sendpacket|sends[4262]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4261]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4261]~synth" and latch "packet:sendpacket|sends[4261]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4260]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4260]~synth" and latch "packet:sendpacket|sends[4260]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4259]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4259]~synth" and latch "packet:sendpacket|sends[4259]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4258]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4258]~synth" and latch "packet:sendpacket|sends[4258]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4257]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4257]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4256]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4256]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4255]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4255]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4254]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4254]~synth" and latch "packet:sendpacket|sends[4254]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4253]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4253]~synth" and latch "packet:sendpacket|sends[4253]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4252]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4252]~synth" and latch "packet:sendpacket|sends[4252]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4251]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4251]~synth" and latch "packet:sendpacket|sends[4251]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4250]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4250]~synth" and latch "packet:sendpacket|sends[4250]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4249]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4249]~synth" and latch "packet:sendpacket|sends[4249]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4248]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4248]~synth" and latch "packet:sendpacket|sends[4248]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4247]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4247]~synth" and latch "packet:sendpacket|sends[4247]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4246]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4246]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4245]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4245]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4244]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4244]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4243]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4243]~synth" and latch "packet:sendpacket|sends[4243]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4242]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4242]~synth" and latch "packet:sendpacket|sends[4242]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4241]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4241]~synth" and latch "packet:sendpacket|sends[4241]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4240]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4240]~synth" and latch "packet:sendpacket|sends[4240]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4239]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4239]~synth" and latch "packet:sendpacket|sends[4239]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4238]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4238]~synth" and latch "packet:sendpacket|sends[4238]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4237]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4237]~synth" and latch "packet:sendpacket|sends[4237]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4236]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4236]~synth" and latch "packet:sendpacket|sends[4236]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4235]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4235]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4234]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4234]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4233]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4233]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4232]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4232]~synth" and latch "packet:sendpacket|sends[4232]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4231]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4231]~synth" and latch "packet:sendpacket|sends[4231]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4230]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4230]~synth" and latch "packet:sendpacket|sends[4230]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4229]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4229]~synth" and latch "packet:sendpacket|sends[4229]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4228]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4228]~synth" and latch "packet:sendpacket|sends[4228]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4227]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4227]~synth" and latch "packet:sendpacket|sends[4227]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4226]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4226]~synth" and latch "packet:sendpacket|sends[4226]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4225]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4225]~synth" and latch "packet:sendpacket|sends[4225]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4224]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4224]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4223]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4223]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4222]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4222]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4221]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4221]~synth" and latch "packet:sendpacket|sends[4221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4220]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4220]~synth" and latch "packet:sendpacket|sends[4220]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4219]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4219]~synth" and latch "packet:sendpacket|sends[4219]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4218]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4218]~synth" and latch "packet:sendpacket|sends[4218]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4217]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4217]~synth" and latch "packet:sendpacket|sends[4217]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4216]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4216]~synth" and latch "packet:sendpacket|sends[4216]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4215]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4215]~synth" and latch "packet:sendpacket|sends[4215]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4214]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4214]~synth" and latch "packet:sendpacket|sends[4214]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4213]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4213]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4212]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4212]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4211]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4211]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4210]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4210]~synth" and latch "packet:sendpacket|sends[4210]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4209]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4209]~synth" and latch "packet:sendpacket|sends[4209]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4208]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4208]~synth" and latch "packet:sendpacket|sends[4208]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4207]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4207]~synth" and latch "packet:sendpacket|sends[4207]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4206]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4206]~synth" and latch "packet:sendpacket|sends[4206]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4205]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4205]~synth" and latch "packet:sendpacket|sends[4205]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4204]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4204]~synth" and latch "packet:sendpacket|sends[4204]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4203]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4203]~synth" and latch "packet:sendpacket|sends[4203]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4202]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4202]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4201]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4201]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4200]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4200]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4199]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4199]~synth" and latch "packet:sendpacket|sends[4199]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4198]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4198]~synth" and latch "packet:sendpacket|sends[4198]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4197]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4197]~synth" and latch "packet:sendpacket|sends[4197]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4196]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4196]~synth" and latch "packet:sendpacket|sends[4196]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4195]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4195]~synth" and latch "packet:sendpacket|sends[4195]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4194]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4194]~synth" and latch "packet:sendpacket|sends[4194]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4193]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4193]~synth" and latch "packet:sendpacket|sends[4193]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4192]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4192]~synth" and latch "packet:sendpacket|sends[4192]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4191]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4191]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4190]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4190]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4189]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4189]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4188]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4188]~synth" and latch "packet:sendpacket|sends[4188]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4187]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4187]~synth" and latch "packet:sendpacket|sends[4187]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4186]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4186]~synth" and latch "packet:sendpacket|sends[4186]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4185]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4185]~synth" and latch "packet:sendpacket|sends[4185]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4184]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4184]~synth" and latch "packet:sendpacket|sends[4184]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4183]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4183]~synth" and latch "packet:sendpacket|sends[4183]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4182]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4182]~synth" and latch "packet:sendpacket|sends[4182]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4181]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4181]~synth" and latch "packet:sendpacket|sends[4181]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4180]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4180]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4179]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4179]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4178]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4178]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4177]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4177]~synth" and latch "packet:sendpacket|sends[4177]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4176]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4176]~synth" and latch "packet:sendpacket|sends[4176]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4175]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4175]~synth" and latch "packet:sendpacket|sends[4175]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4174]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4174]~synth" and latch "packet:sendpacket|sends[4174]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4173]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4173]~synth" and latch "packet:sendpacket|sends[4173]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4172]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4172]~synth" and latch "packet:sendpacket|sends[4172]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4171]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4171]~synth" and latch "packet:sendpacket|sends[4171]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4170]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4170]~synth" and latch "packet:sendpacket|sends[4170]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4169]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4169]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4168]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4168]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4167]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4167]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4166]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4166]~synth" and latch "packet:sendpacket|sends[4166]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4165]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4165]~synth" and latch "packet:sendpacket|sends[4165]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4164]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4164]~synth" and latch "packet:sendpacket|sends[4164]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4163]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4163]~synth" and latch "packet:sendpacket|sends[4163]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4162]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4162]~synth" and latch "packet:sendpacket|sends[4162]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4161]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4161]~synth" and latch "packet:sendpacket|sends[4161]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4160]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4160]~synth" and latch "packet:sendpacket|sends[4160]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4159]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4159]~synth" and latch "packet:sendpacket|sends[4159]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4158]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4158]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4157]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4157]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4156]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4156]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4155]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4155]~synth" and latch "packet:sendpacket|sends[4155]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4154]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4154]~synth" and latch "packet:sendpacket|sends[4154]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4153]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4153]~synth" and latch "packet:sendpacket|sends[4153]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4152]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4152]~synth" and latch "packet:sendpacket|sends[4152]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4151]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4151]~synth" and latch "packet:sendpacket|sends[4151]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4150]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4150]~synth" and latch "packet:sendpacket|sends[4150]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4149]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4149]~synth" and latch "packet:sendpacket|sends[4149]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4148]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4148]~synth" and latch "packet:sendpacket|sends[4148]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4147]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4147]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4146]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4146]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4145]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4145]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4144]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4144]~synth" and latch "packet:sendpacket|sends[4144]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4143]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4143]~synth" and latch "packet:sendpacket|sends[4143]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4142]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4142]~synth" and latch "packet:sendpacket|sends[4142]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4141]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4141]~synth" and latch "packet:sendpacket|sends[4141]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4140]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4140]~synth" and latch "packet:sendpacket|sends[4140]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4139]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4139]~synth" and latch "packet:sendpacket|sends[4139]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4138]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4138]~synth" and latch "packet:sendpacket|sends[4138]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4137]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4137]~synth" and latch "packet:sendpacket|sends[4137]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4136]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4136]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4135]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4135]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4134]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4134]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4133]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4133]~synth" and latch "packet:sendpacket|sends[4133]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4132]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4132]~synth" and latch "packet:sendpacket|sends[4132]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4131]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4131]~synth" and latch "packet:sendpacket|sends[4131]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4130]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4130]~synth" and latch "packet:sendpacket|sends[4130]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4129]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4129]~synth" and latch "packet:sendpacket|sends[4129]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4128]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4128]~synth" and latch "packet:sendpacket|sends[4128]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4127]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4127]~synth" and latch "packet:sendpacket|sends[4127]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4126]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4126]~synth" and latch "packet:sendpacket|sends[4126]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4125]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4125]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4124]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4124]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4123]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4123]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4122]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4122]~synth" and latch "packet:sendpacket|sends[4122]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4121]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4121]~synth" and latch "packet:sendpacket|sends[4121]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4120]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4120]~synth" and latch "packet:sendpacket|sends[4120]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4119]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4119]~synth" and latch "packet:sendpacket|sends[4119]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4118]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4118]~synth" and latch "packet:sendpacket|sends[4118]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4117]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4117]~synth" and latch "packet:sendpacket|sends[4117]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4116]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4116]~synth" and latch "packet:sendpacket|sends[4116]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4115]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4115]~synth" and latch "packet:sendpacket|sends[4115]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4114]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4114]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4113]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4113]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4112]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4112]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4111]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4111]~synth" and latch "packet:sendpacket|sends[4111]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4110]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4110]~synth" and latch "packet:sendpacket|sends[4110]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4109]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4109]~synth" and latch "packet:sendpacket|sends[4109]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4108]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4108]~synth" and latch "packet:sendpacket|sends[4108]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4107]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4107]~synth" and latch "packet:sendpacket|sends[4107]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4106]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4106]~synth" and latch "packet:sendpacket|sends[4106]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4105]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4105]~synth" and latch "packet:sendpacket|sends[4105]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4104]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4104]~synth" and latch "packet:sendpacket|sends[4104]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4103]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4103]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4102]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4102]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4101]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4101]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4100]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4100]~synth" and latch "packet:sendpacket|sends[4100]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4099]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4099]~synth" and latch "packet:sendpacket|sends[4099]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4098]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4098]~synth" and latch "packet:sendpacket|sends[4098]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4097]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4097]~synth" and latch "packet:sendpacket|sends[4097]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4096]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4096]~synth" and latch "packet:sendpacket|sends[4096]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4095]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4095]~synth" and latch "packet:sendpacket|sends[4095]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4094]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4094]~synth" and latch "packet:sendpacket|sends[4094]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4093]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4093]~synth" and latch "packet:sendpacket|sends[4093]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4092]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4092]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4091]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4091]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4090]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4090]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4089]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4089]~synth" and latch "packet:sendpacket|sends[4089]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4088]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4088]~synth" and latch "packet:sendpacket|sends[4088]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4087]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4087]~synth" and latch "packet:sendpacket|sends[4087]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4086]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4086]~synth" and latch "packet:sendpacket|sends[4086]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4085]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4085]~synth" and latch "packet:sendpacket|sends[4085]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4084]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4084]~synth" and latch "packet:sendpacket|sends[4084]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4083]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4083]~synth" and latch "packet:sendpacket|sends[4083]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4082]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4082]~synth" and latch "packet:sendpacket|sends[4082]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4081]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4081]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4080]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4080]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4079]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4079]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4078]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4078]~synth" and latch "packet:sendpacket|sends[4078]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4077]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4077]~synth" and latch "packet:sendpacket|sends[4077]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4076]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4076]~synth" and latch "packet:sendpacket|sends[4076]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4075]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4075]~synth" and latch "packet:sendpacket|sends[4075]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4074]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4074]~synth" and latch "packet:sendpacket|sends[4074]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4073]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4073]~synth" and latch "packet:sendpacket|sends[4073]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4072]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4072]~synth" and latch "packet:sendpacket|sends[4072]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4071]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4071]~synth" and latch "packet:sendpacket|sends[4071]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4070]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4070]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4069]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4069]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4068]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4068]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4067]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4067]~synth" and latch "packet:sendpacket|sends[4067]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4066]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4066]~synth" and latch "packet:sendpacket|sends[4066]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4065]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4065]~synth" and latch "packet:sendpacket|sends[4065]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4064]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4064]~synth" and latch "packet:sendpacket|sends[4064]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4063]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4063]~synth" and latch "packet:sendpacket|sends[4063]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4062]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4062]~synth" and latch "packet:sendpacket|sends[4062]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4061]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4061]~synth" and latch "packet:sendpacket|sends[4061]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4060]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4060]~synth" and latch "packet:sendpacket|sends[4060]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4059]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4059]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4058]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4058]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4057]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4057]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4056]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4056]~synth" and latch "packet:sendpacket|sends[4056]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4055]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4055]~synth" and latch "packet:sendpacket|sends[4055]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4054]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4054]~synth" and latch "packet:sendpacket|sends[4054]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4053]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4053]~synth" and latch "packet:sendpacket|sends[4053]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4052]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4052]~synth" and latch "packet:sendpacket|sends[4052]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4051]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4051]~synth" and latch "packet:sendpacket|sends[4051]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4050]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4050]~synth" and latch "packet:sendpacket|sends[4050]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4049]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4049]~synth" and latch "packet:sendpacket|sends[4049]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4048]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4048]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4047]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4047]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4046]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4046]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4045]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4045]~synth" and latch "packet:sendpacket|sends[4045]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4044]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4044]~synth" and latch "packet:sendpacket|sends[4044]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4043]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4043]~synth" and latch "packet:sendpacket|sends[4043]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4042]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4042]~synth" and latch "packet:sendpacket|sends[4042]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4041]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4041]~synth" and latch "packet:sendpacket|sends[4041]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4040]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4040]~synth" and latch "packet:sendpacket|sends[4040]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4039]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4039]~synth" and latch "packet:sendpacket|sends[4039]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4038]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4038]~synth" and latch "packet:sendpacket|sends[4038]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4037]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4037]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4036]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4036]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4035]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4035]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4034]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4034]~synth" and latch "packet:sendpacket|sends[4034]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4033]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4033]~synth" and latch "packet:sendpacket|sends[4033]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4032]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4032]~synth" and latch "packet:sendpacket|sends[4032]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4031]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4031]~synth" and latch "packet:sendpacket|sends[4031]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4030]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4030]~synth" and latch "packet:sendpacket|sends[4030]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4029]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4029]~synth" and latch "packet:sendpacket|sends[4029]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4028]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4028]~synth" and latch "packet:sendpacket|sends[4028]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4027]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4027]~synth" and latch "packet:sendpacket|sends[4027]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4026]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4026]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4025]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4025]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4024]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4024]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4023]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4023]~synth" and latch "packet:sendpacket|sends[4023]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4022]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4022]~synth" and latch "packet:sendpacket|sends[4022]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4021]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4021]~synth" and latch "packet:sendpacket|sends[4021]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4020]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4020]~synth" and latch "packet:sendpacket|sends[4020]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4019]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4019]~synth" and latch "packet:sendpacket|sends[4019]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4018]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4018]~synth" and latch "packet:sendpacket|sends[4018]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4017]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4017]~synth" and latch "packet:sendpacket|sends[4017]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4016]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4016]~synth" and latch "packet:sendpacket|sends[4016]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4015]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4015]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4014]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4014]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4013]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4013]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4012]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4012]~synth" and latch "packet:sendpacket|sends[4012]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4011]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4011]~synth" and latch "packet:sendpacket|sends[4011]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4010]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4010]~synth" and latch "packet:sendpacket|sends[4010]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4009]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4009]~synth" and latch "packet:sendpacket|sends[4009]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4008]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4008]~synth" and latch "packet:sendpacket|sends[4008]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4007]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4007]~synth" and latch "packet:sendpacket|sends[4007]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4006]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4006]~synth" and latch "packet:sendpacket|sends[4006]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4005]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4005]~synth" and latch "packet:sendpacket|sends[4005]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4004]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4004]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4003]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4003]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4002]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4002]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4001]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4001]~synth" and latch "packet:sendpacket|sends[4001]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4000]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4000]~synth" and latch "packet:sendpacket|sends[4000]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3999]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3999]~synth" and latch "packet:sendpacket|sends[3999]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3998]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3998]~synth" and latch "packet:sendpacket|sends[3998]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3997]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3997]~synth" and latch "packet:sendpacket|sends[3997]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3996]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3996]~synth" and latch "packet:sendpacket|sends[3996]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3995]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3995]~synth" and latch "packet:sendpacket|sends[3995]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3994]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3994]~synth" and latch "packet:sendpacket|sends[3994]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3993]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3993]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3992]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3992]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3991]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3991]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3990]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3990]~synth" and latch "packet:sendpacket|sends[3990]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3989]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3989]~synth" and latch "packet:sendpacket|sends[3989]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3988]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3988]~synth" and latch "packet:sendpacket|sends[3988]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3987]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3987]~synth" and latch "packet:sendpacket|sends[3987]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3986]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3986]~synth" and latch "packet:sendpacket|sends[3986]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3985]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3985]~synth" and latch "packet:sendpacket|sends[3985]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3984]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3984]~synth" and latch "packet:sendpacket|sends[3984]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3983]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3983]~synth" and latch "packet:sendpacket|sends[3983]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3982]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3982]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3981]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3981]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3980]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3980]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3979]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3979]~synth" and latch "packet:sendpacket|sends[3979]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3978]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3978]~synth" and latch "packet:sendpacket|sends[3978]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3977]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3977]~synth" and latch "packet:sendpacket|sends[3977]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3976]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3976]~synth" and latch "packet:sendpacket|sends[3976]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3975]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3975]~synth" and latch "packet:sendpacket|sends[3975]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3974]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3974]~synth" and latch "packet:sendpacket|sends[3974]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3973]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3973]~synth" and latch "packet:sendpacket|sends[3973]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3972]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3972]~synth" and latch "packet:sendpacket|sends[3972]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3971]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3971]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3970]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3970]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3969]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3969]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3968]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3968]~synth" and latch "packet:sendpacket|sends[3968]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3967]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3967]~synth" and latch "packet:sendpacket|sends[3967]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3966]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3966]~synth" and latch "packet:sendpacket|sends[3966]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3965]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3965]~synth" and latch "packet:sendpacket|sends[3965]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3964]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3964]~synth" and latch "packet:sendpacket|sends[3964]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3963]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3963]~synth" and latch "packet:sendpacket|sends[3963]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3962]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3962]~synth" and latch "packet:sendpacket|sends[3962]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3961]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3961]~synth" and latch "packet:sendpacket|sends[3961]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3960]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3960]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3959]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3959]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3958]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3958]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3957]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3957]~synth" and latch "packet:sendpacket|sends[3957]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3956]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3956]~synth" and latch "packet:sendpacket|sends[3956]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3955]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3955]~synth" and latch "packet:sendpacket|sends[3955]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3954]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3954]~synth" and latch "packet:sendpacket|sends[3954]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3953]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3953]~synth" and latch "packet:sendpacket|sends[3953]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3952]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3952]~synth" and latch "packet:sendpacket|sends[3952]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3951]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3951]~synth" and latch "packet:sendpacket|sends[3951]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3950]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3950]~synth" and latch "packet:sendpacket|sends[3950]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3949]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3949]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3948]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3948]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3947]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3947]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3946]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3946]~synth" and latch "packet:sendpacket|sends[3946]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3945]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3945]~synth" and latch "packet:sendpacket|sends[3945]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3944]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3944]~synth" and latch "packet:sendpacket|sends[3944]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3943]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3943]~synth" and latch "packet:sendpacket|sends[3943]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3942]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3942]~synth" and latch "packet:sendpacket|sends[3942]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3941]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3941]~synth" and latch "packet:sendpacket|sends[3941]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3940]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3940]~synth" and latch "packet:sendpacket|sends[3940]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3939]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3939]~synth" and latch "packet:sendpacket|sends[3939]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3938]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3938]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3937]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3937]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3936]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3936]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3935]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3935]~synth" and latch "packet:sendpacket|sends[3935]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3934]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3934]~synth" and latch "packet:sendpacket|sends[3934]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3933]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3933]~synth" and latch "packet:sendpacket|sends[3933]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3932]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3932]~synth" and latch "packet:sendpacket|sends[3932]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3931]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3931]~synth" and latch "packet:sendpacket|sends[3931]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3930]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3930]~synth" and latch "packet:sendpacket|sends[3930]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3929]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3929]~synth" and latch "packet:sendpacket|sends[3929]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3928]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3928]~synth" and latch "packet:sendpacket|sends[3928]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3927]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3927]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3926]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3926]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3925]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3925]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3924]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3924]~synth" and latch "packet:sendpacket|sends[3924]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3923]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3923]~synth" and latch "packet:sendpacket|sends[3923]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3922]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3922]~synth" and latch "packet:sendpacket|sends[3922]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3921]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3921]~synth" and latch "packet:sendpacket|sends[3921]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3920]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3920]~synth" and latch "packet:sendpacket|sends[3920]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3919]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3919]~synth" and latch "packet:sendpacket|sends[3919]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3918]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3918]~synth" and latch "packet:sendpacket|sends[3918]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3917]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3917]~synth" and latch "packet:sendpacket|sends[3917]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3916]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3916]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3915]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3915]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3914]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3914]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3913]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3913]~synth" and latch "packet:sendpacket|sends[3913]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3912]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3912]~synth" and latch "packet:sendpacket|sends[3912]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3911]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3911]~synth" and latch "packet:sendpacket|sends[3911]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3910]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3910]~synth" and latch "packet:sendpacket|sends[3910]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3909]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3909]~synth" and latch "packet:sendpacket|sends[3909]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3908]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3908]~synth" and latch "packet:sendpacket|sends[3908]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3907]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3907]~synth" and latch "packet:sendpacket|sends[3907]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3906]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3906]~synth" and latch "packet:sendpacket|sends[3906]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3905]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3905]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3904]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3904]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3903]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3903]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3902]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3902]~synth" and latch "packet:sendpacket|sends[3902]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3901]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3901]~synth" and latch "packet:sendpacket|sends[3901]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3900]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3900]~synth" and latch "packet:sendpacket|sends[3900]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3899]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3899]~synth" and latch "packet:sendpacket|sends[3899]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3898]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3898]~synth" and latch "packet:sendpacket|sends[3898]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3897]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3897]~synth" and latch "packet:sendpacket|sends[3897]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3896]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3896]~synth" and latch "packet:sendpacket|sends[3896]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3895]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3895]~synth" and latch "packet:sendpacket|sends[3895]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3894]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3894]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3893]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3893]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3892]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3892]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3891]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3891]~synth" and latch "packet:sendpacket|sends[3891]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3890]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3890]~synth" and latch "packet:sendpacket|sends[3890]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3889]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3889]~synth" and latch "packet:sendpacket|sends[3889]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3888]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3888]~synth" and latch "packet:sendpacket|sends[3888]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3887]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3887]~synth" and latch "packet:sendpacket|sends[3887]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3886]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3886]~synth" and latch "packet:sendpacket|sends[3886]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3885]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3885]~synth" and latch "packet:sendpacket|sends[3885]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3884]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3884]~synth" and latch "packet:sendpacket|sends[3884]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3883]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3883]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3882]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3882]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3881]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3881]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3880]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3880]~synth" and latch "packet:sendpacket|sends[3880]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3879]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3879]~synth" and latch "packet:sendpacket|sends[3879]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3878]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3878]~synth" and latch "packet:sendpacket|sends[3878]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3877]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3877]~synth" and latch "packet:sendpacket|sends[3877]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3876]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3876]~synth" and latch "packet:sendpacket|sends[3876]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3875]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3875]~synth" and latch "packet:sendpacket|sends[3875]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3874]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3874]~synth" and latch "packet:sendpacket|sends[3874]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3873]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3873]~synth" and latch "packet:sendpacket|sends[3873]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3872]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3872]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3871]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3871]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3870]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3870]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3869]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3869]~synth" and latch "packet:sendpacket|sends[3869]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3868]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3868]~synth" and latch "packet:sendpacket|sends[3868]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3867]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3867]~synth" and latch "packet:sendpacket|sends[3867]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3866]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3866]~synth" and latch "packet:sendpacket|sends[3866]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3865]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3865]~synth" and latch "packet:sendpacket|sends[3865]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3864]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3864]~synth" and latch "packet:sendpacket|sends[3864]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3863]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3863]~synth" and latch "packet:sendpacket|sends[3863]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3862]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3862]~synth" and latch "packet:sendpacket|sends[3862]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3861]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3861]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3860]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3860]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3859]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3859]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3858]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3858]~synth" and latch "packet:sendpacket|sends[3858]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3857]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3857]~synth" and latch "packet:sendpacket|sends[3857]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3856]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3856]~synth" and latch "packet:sendpacket|sends[3856]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3855]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3855]~synth" and latch "packet:sendpacket|sends[3855]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3854]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3854]~synth" and latch "packet:sendpacket|sends[3854]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3853]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3853]~synth" and latch "packet:sendpacket|sends[3853]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3852]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3852]~synth" and latch "packet:sendpacket|sends[3852]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3851]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3851]~synth" and latch "packet:sendpacket|sends[3851]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3850]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3850]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3849]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3849]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3848]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3848]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3847]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3847]~synth" and latch "packet:sendpacket|sends[3847]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3846]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3846]~synth" and latch "packet:sendpacket|sends[3846]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3845]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3845]~synth" and latch "packet:sendpacket|sends[3845]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3844]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3844]~synth" and latch "packet:sendpacket|sends[3844]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3843]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3843]~synth" and latch "packet:sendpacket|sends[3843]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3842]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3842]~synth" and latch "packet:sendpacket|sends[3842]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3841]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3841]~synth" and latch "packet:sendpacket|sends[3841]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3840]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3840]~synth" and latch "packet:sendpacket|sends[3840]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3839]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3839]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3838]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3838]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3837]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3837]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3836]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3836]~synth" and latch "packet:sendpacket|sends[3836]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3835]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3835]~synth" and latch "packet:sendpacket|sends[3835]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3834]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3834]~synth" and latch "packet:sendpacket|sends[3834]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3833]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3833]~synth" and latch "packet:sendpacket|sends[3833]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3832]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3832]~synth" and latch "packet:sendpacket|sends[3832]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3831]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3831]~synth" and latch "packet:sendpacket|sends[3831]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3830]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3830]~synth" and latch "packet:sendpacket|sends[3830]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3829]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3829]~synth" and latch "packet:sendpacket|sends[3829]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3828]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3828]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3827]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3827]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3826]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3826]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3825]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3825]~synth" and latch "packet:sendpacket|sends[3825]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3824]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3824]~synth" and latch "packet:sendpacket|sends[3824]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3823]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3823]~synth" and latch "packet:sendpacket|sends[3823]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3822]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3822]~synth" and latch "packet:sendpacket|sends[3822]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3821]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3821]~synth" and latch "packet:sendpacket|sends[3821]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3820]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3820]~synth" and latch "packet:sendpacket|sends[3820]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3819]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3819]~synth" and latch "packet:sendpacket|sends[3819]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3818]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3818]~synth" and latch "packet:sendpacket|sends[3818]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3817]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3817]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3816]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3816]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3815]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3815]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3814]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3814]~synth" and latch "packet:sendpacket|sends[3814]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3813]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3813]~synth" and latch "packet:sendpacket|sends[3813]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3812]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3812]~synth" and latch "packet:sendpacket|sends[3812]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3811]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3811]~synth" and latch "packet:sendpacket|sends[3811]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3810]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3810]~synth" and latch "packet:sendpacket|sends[3810]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3809]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3809]~synth" and latch "packet:sendpacket|sends[3809]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3808]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3808]~synth" and latch "packet:sendpacket|sends[3808]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3807]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3807]~synth" and latch "packet:sendpacket|sends[3807]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3806]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3806]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3805]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3805]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3804]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3804]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3803]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3803]~synth" and latch "packet:sendpacket|sends[3803]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3802]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3802]~synth" and latch "packet:sendpacket|sends[3802]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3801]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3801]~synth" and latch "packet:sendpacket|sends[3801]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3800]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3800]~synth" and latch "packet:sendpacket|sends[3800]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3799]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3799]~synth" and latch "packet:sendpacket|sends[3799]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3798]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3798]~synth" and latch "packet:sendpacket|sends[3798]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3797]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3797]~synth" and latch "packet:sendpacket|sends[3797]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3796]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3796]~synth" and latch "packet:sendpacket|sends[3796]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3795]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3795]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3794]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3794]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3793]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3793]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3792]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3792]~synth" and latch "packet:sendpacket|sends[3792]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3791]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3791]~synth" and latch "packet:sendpacket|sends[3791]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3790]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3790]~synth" and latch "packet:sendpacket|sends[3790]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3789]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3789]~synth" and latch "packet:sendpacket|sends[3789]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3788]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3788]~synth" and latch "packet:sendpacket|sends[3788]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3787]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3787]~synth" and latch "packet:sendpacket|sends[3787]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3786]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3786]~synth" and latch "packet:sendpacket|sends[3786]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3785]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3785]~synth" and latch "packet:sendpacket|sends[3785]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3784]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3784]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3783]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3783]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3782]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3782]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3781]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3781]~synth" and latch "packet:sendpacket|sends[3781]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3780]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3780]~synth" and latch "packet:sendpacket|sends[3780]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3779]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3779]~synth" and latch "packet:sendpacket|sends[3779]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3778]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3778]~synth" and latch "packet:sendpacket|sends[3778]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3777]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3777]~synth" and latch "packet:sendpacket|sends[3777]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3776]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3776]~synth" and latch "packet:sendpacket|sends[3776]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3775]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3775]~synth" and latch "packet:sendpacket|sends[3775]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3774]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3774]~synth" and latch "packet:sendpacket|sends[3774]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3773]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3773]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3772]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3772]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3771]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3771]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3770]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3770]~synth" and latch "packet:sendpacket|sends[3770]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3769]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3769]~synth" and latch "packet:sendpacket|sends[3769]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3768]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3768]~synth" and latch "packet:sendpacket|sends[3768]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3767]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3767]~synth" and latch "packet:sendpacket|sends[3767]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3766]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3766]~synth" and latch "packet:sendpacket|sends[3766]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3765]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3765]~synth" and latch "packet:sendpacket|sends[3765]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3764]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3764]~synth" and latch "packet:sendpacket|sends[3764]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3763]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3763]~synth" and latch "packet:sendpacket|sends[3763]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3762]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3762]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3761]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3761]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3760]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3760]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3759]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3759]~synth" and latch "packet:sendpacket|sends[3759]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3758]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3758]~synth" and latch "packet:sendpacket|sends[3758]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3757]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3757]~synth" and latch "packet:sendpacket|sends[3757]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3756]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3756]~synth" and latch "packet:sendpacket|sends[3756]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3755]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3755]~synth" and latch "packet:sendpacket|sends[3755]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3754]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3754]~synth" and latch "packet:sendpacket|sends[3754]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3753]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3753]~synth" and latch "packet:sendpacket|sends[3753]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3752]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3752]~synth" and latch "packet:sendpacket|sends[3752]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3751]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3751]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3750]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3750]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3749]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3749]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3748]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3748]~synth" and latch "packet:sendpacket|sends[3748]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3747]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3747]~synth" and latch "packet:sendpacket|sends[3747]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3746]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3746]~synth" and latch "packet:sendpacket|sends[3746]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3745]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3745]~synth" and latch "packet:sendpacket|sends[3745]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3744]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3744]~synth" and latch "packet:sendpacket|sends[3744]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3743]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3743]~synth" and latch "packet:sendpacket|sends[3743]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3742]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3742]~synth" and latch "packet:sendpacket|sends[3742]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3741]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3741]~synth" and latch "packet:sendpacket|sends[3741]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3740]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3740]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3739]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3739]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3738]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3738]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3737]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3737]~synth" and latch "packet:sendpacket|sends[3737]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3736]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3736]~synth" and latch "packet:sendpacket|sends[3736]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3735]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3735]~synth" and latch "packet:sendpacket|sends[3735]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3734]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3734]~synth" and latch "packet:sendpacket|sends[3734]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3733]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3733]~synth" and latch "packet:sendpacket|sends[3733]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3732]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3732]~synth" and latch "packet:sendpacket|sends[3732]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3731]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3731]~synth" and latch "packet:sendpacket|sends[3731]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3730]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3730]~synth" and latch "packet:sendpacket|sends[3730]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3729]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3729]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3728]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3728]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3727]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3727]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3726]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3726]~synth" and latch "packet:sendpacket|sends[3726]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3725]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3725]~synth" and latch "packet:sendpacket|sends[3725]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3724]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3724]~synth" and latch "packet:sendpacket|sends[3724]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3723]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3723]~synth" and latch "packet:sendpacket|sends[3723]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3722]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3722]~synth" and latch "packet:sendpacket|sends[3722]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3721]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3721]~synth" and latch "packet:sendpacket|sends[3721]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3720]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3720]~synth" and latch "packet:sendpacket|sends[3720]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3719]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3719]~synth" and latch "packet:sendpacket|sends[3719]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3718]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3718]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3717]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3717]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3716]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3716]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3715]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3715]~synth" and latch "packet:sendpacket|sends[3715]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3714]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3714]~synth" and latch "packet:sendpacket|sends[3714]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3713]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3713]~synth" and latch "packet:sendpacket|sends[3713]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3712]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3712]~synth" and latch "packet:sendpacket|sends[3712]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3711]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3711]~synth" and latch "packet:sendpacket|sends[3711]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3710]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3710]~synth" and latch "packet:sendpacket|sends[3710]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3709]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3709]~synth" and latch "packet:sendpacket|sends[3709]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3708]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3708]~synth" and latch "packet:sendpacket|sends[3708]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3707]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3707]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3706]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3706]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3705]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3705]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3704]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3704]~synth" and latch "packet:sendpacket|sends[3704]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3703]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3703]~synth" and latch "packet:sendpacket|sends[3703]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3702]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3702]~synth" and latch "packet:sendpacket|sends[3702]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3701]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3701]~synth" and latch "packet:sendpacket|sends[3701]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3700]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3700]~synth" and latch "packet:sendpacket|sends[3700]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3699]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3699]~synth" and latch "packet:sendpacket|sends[3699]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3698]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3698]~synth" and latch "packet:sendpacket|sends[3698]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3697]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3697]~synth" and latch "packet:sendpacket|sends[3697]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3696]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3696]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3695]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3695]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3694]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3694]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3693]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3693]~synth" and latch "packet:sendpacket|sends[3693]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3692]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3692]~synth" and latch "packet:sendpacket|sends[3692]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3691]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3691]~synth" and latch "packet:sendpacket|sends[3691]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3690]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3690]~synth" and latch "packet:sendpacket|sends[3690]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3689]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3689]~synth" and latch "packet:sendpacket|sends[3689]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3688]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3688]~synth" and latch "packet:sendpacket|sends[3688]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3687]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3687]~synth" and latch "packet:sendpacket|sends[3687]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3686]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3686]~synth" and latch "packet:sendpacket|sends[3686]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3685]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3685]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3684]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3684]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3683]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3683]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3682]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3682]~synth" and latch "packet:sendpacket|sends[3682]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3681]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3681]~synth" and latch "packet:sendpacket|sends[3681]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3680]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3680]~synth" and latch "packet:sendpacket|sends[3680]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3679]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3679]~synth" and latch "packet:sendpacket|sends[3679]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3678]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3678]~synth" and latch "packet:sendpacket|sends[3678]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3677]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3677]~synth" and latch "packet:sendpacket|sends[3677]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3676]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3676]~synth" and latch "packet:sendpacket|sends[3676]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3675]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3675]~synth" and latch "packet:sendpacket|sends[3675]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3674]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3674]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3673]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3673]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3672]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3672]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3671]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3671]~synth" and latch "packet:sendpacket|sends[3671]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3670]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3670]~synth" and latch "packet:sendpacket|sends[3670]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3669]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3669]~synth" and latch "packet:sendpacket|sends[3669]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3668]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3668]~synth" and latch "packet:sendpacket|sends[3668]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3667]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3667]~synth" and latch "packet:sendpacket|sends[3667]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3666]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3666]~synth" and latch "packet:sendpacket|sends[3666]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3665]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3665]~synth" and latch "packet:sendpacket|sends[3665]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3664]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3664]~synth" and latch "packet:sendpacket|sends[3664]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3663]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3663]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3662]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3662]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3661]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3661]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3660]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3660]~synth" and latch "packet:sendpacket|sends[3660]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3659]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3659]~synth" and latch "packet:sendpacket|sends[3659]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3658]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3658]~synth" and latch "packet:sendpacket|sends[3658]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3657]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3657]~synth" and latch "packet:sendpacket|sends[3657]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3656]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3656]~synth" and latch "packet:sendpacket|sends[3656]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3655]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3655]~synth" and latch "packet:sendpacket|sends[3655]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3654]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3654]~synth" and latch "packet:sendpacket|sends[3654]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3653]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3653]~synth" and latch "packet:sendpacket|sends[3653]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3652]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3652]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3651]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3651]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3650]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3650]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3649]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3649]~synth" and latch "packet:sendpacket|sends[3649]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3648]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3648]~synth" and latch "packet:sendpacket|sends[3648]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3647]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3647]~synth" and latch "packet:sendpacket|sends[3647]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3646]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3646]~synth" and latch "packet:sendpacket|sends[3646]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3645]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3645]~synth" and latch "packet:sendpacket|sends[3645]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3644]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3644]~synth" and latch "packet:sendpacket|sends[3644]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3643]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3643]~synth" and latch "packet:sendpacket|sends[3643]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3642]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3642]~synth" and latch "packet:sendpacket|sends[3642]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3641]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3641]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3640]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3640]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3639]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3639]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3638]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3638]~synth" and latch "packet:sendpacket|sends[3638]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3637]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3637]~synth" and latch "packet:sendpacket|sends[3637]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3636]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3636]~synth" and latch "packet:sendpacket|sends[3636]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3635]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3635]~synth" and latch "packet:sendpacket|sends[3635]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3634]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3634]~synth" and latch "packet:sendpacket|sends[3634]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3633]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3633]~synth" and latch "packet:sendpacket|sends[3633]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3632]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3632]~synth" and latch "packet:sendpacket|sends[3632]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3631]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3631]~synth" and latch "packet:sendpacket|sends[3631]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3630]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3630]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3629]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3629]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3628]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3628]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3627]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3627]~synth" and latch "packet:sendpacket|sends[3627]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3626]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3626]~synth" and latch "packet:sendpacket|sends[3626]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3625]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3625]~synth" and latch "packet:sendpacket|sends[3625]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3624]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3624]~synth" and latch "packet:sendpacket|sends[3624]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3623]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3623]~synth" and latch "packet:sendpacket|sends[3623]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3622]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3622]~synth" and latch "packet:sendpacket|sends[3622]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3621]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3621]~synth" and latch "packet:sendpacket|sends[3621]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3620]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3620]~synth" and latch "packet:sendpacket|sends[3620]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3619]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3619]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3618]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3618]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3617]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3617]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3616]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3616]~synth" and latch "packet:sendpacket|sends[3616]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3615]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3615]~synth" and latch "packet:sendpacket|sends[3615]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3614]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3614]~synth" and latch "packet:sendpacket|sends[3614]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3613]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3613]~synth" and latch "packet:sendpacket|sends[3613]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3612]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3612]~synth" and latch "packet:sendpacket|sends[3612]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3611]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3611]~synth" and latch "packet:sendpacket|sends[3611]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3610]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3610]~synth" and latch "packet:sendpacket|sends[3610]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3609]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3609]~synth" and latch "packet:sendpacket|sends[3609]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3608]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3608]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3607]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3607]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3606]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3606]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3605]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3605]~synth" and latch "packet:sendpacket|sends[3605]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3604]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3604]~synth" and latch "packet:sendpacket|sends[3604]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3603]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3603]~synth" and latch "packet:sendpacket|sends[3603]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3602]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3602]~synth" and latch "packet:sendpacket|sends[3602]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3601]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3601]~synth" and latch "packet:sendpacket|sends[3601]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3600]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3600]~synth" and latch "packet:sendpacket|sends[3600]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3599]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3599]~synth" and latch "packet:sendpacket|sends[3599]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3598]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3598]~synth" and latch "packet:sendpacket|sends[3598]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3597]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3597]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3596]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3596]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3595]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3595]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3594]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3594]~synth" and latch "packet:sendpacket|sends[3594]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3593]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3593]~synth" and latch "packet:sendpacket|sends[3593]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3592]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3592]~synth" and latch "packet:sendpacket|sends[3592]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3591]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3591]~synth" and latch "packet:sendpacket|sends[3591]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3590]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3590]~synth" and latch "packet:sendpacket|sends[3590]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3589]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3589]~synth" and latch "packet:sendpacket|sends[3589]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3588]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3588]~synth" and latch "packet:sendpacket|sends[3588]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3587]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3587]~synth" and latch "packet:sendpacket|sends[3587]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3586]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3586]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3585]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3585]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3584]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3584]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3583]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3583]~synth" and latch "packet:sendpacket|sends[3583]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3582]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3582]~synth" and latch "packet:sendpacket|sends[3582]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3581]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3581]~synth" and latch "packet:sendpacket|sends[3581]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3580]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3580]~synth" and latch "packet:sendpacket|sends[3580]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3579]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3579]~synth" and latch "packet:sendpacket|sends[3579]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3578]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3578]~synth" and latch "packet:sendpacket|sends[3578]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3577]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3577]~synth" and latch "packet:sendpacket|sends[3577]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3576]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3576]~synth" and latch "packet:sendpacket|sends[3576]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3575]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3575]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3574]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3574]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3573]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3573]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3572]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3572]~synth" and latch "packet:sendpacket|sends[3572]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3571]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3571]~synth" and latch "packet:sendpacket|sends[3571]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3570]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3570]~synth" and latch "packet:sendpacket|sends[3570]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3569]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3569]~synth" and latch "packet:sendpacket|sends[3569]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3568]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3568]~synth" and latch "packet:sendpacket|sends[3568]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3567]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3567]~synth" and latch "packet:sendpacket|sends[3567]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3566]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3566]~synth" and latch "packet:sendpacket|sends[3566]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3565]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3565]~synth" and latch "packet:sendpacket|sends[3565]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3564]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3564]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3563]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3563]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3562]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3562]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3561]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3561]~synth" and latch "packet:sendpacket|sends[3561]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3560]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3560]~synth" and latch "packet:sendpacket|sends[3560]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3559]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3559]~synth" and latch "packet:sendpacket|sends[3559]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3558]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3558]~synth" and latch "packet:sendpacket|sends[3558]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3557]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3557]~synth" and latch "packet:sendpacket|sends[3557]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3556]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3556]~synth" and latch "packet:sendpacket|sends[3556]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3555]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3555]~synth" and latch "packet:sendpacket|sends[3555]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3554]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3554]~synth" and latch "packet:sendpacket|sends[3554]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3553]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3553]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3552]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3552]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3551]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3551]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3550]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3550]~synth" and latch "packet:sendpacket|sends[3550]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3549]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3549]~synth" and latch "packet:sendpacket|sends[3549]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3548]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3548]~synth" and latch "packet:sendpacket|sends[3548]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3547]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3547]~synth" and latch "packet:sendpacket|sends[3547]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3546]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3546]~synth" and latch "packet:sendpacket|sends[3546]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3545]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3545]~synth" and latch "packet:sendpacket|sends[3545]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3544]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3544]~synth" and latch "packet:sendpacket|sends[3544]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3543]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3543]~synth" and latch "packet:sendpacket|sends[3543]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3542]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3542]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3541]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3541]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3540]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3540]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3539]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3539]~synth" and latch "packet:sendpacket|sends[3539]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3538]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3538]~synth" and latch "packet:sendpacket|sends[3538]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3537]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3537]~synth" and latch "packet:sendpacket|sends[3537]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3536]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3536]~synth" and latch "packet:sendpacket|sends[3536]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3535]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3535]~synth" and latch "packet:sendpacket|sends[3535]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3534]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3534]~synth" and latch "packet:sendpacket|sends[3534]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3533]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3533]~synth" and latch "packet:sendpacket|sends[3533]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3532]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3532]~synth" and latch "packet:sendpacket|sends[3532]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3531]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3531]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3530]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3530]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3529]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3529]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3528]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3528]~synth" and latch "packet:sendpacket|sends[3528]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3527]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3527]~synth" and latch "packet:sendpacket|sends[3527]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3526]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3526]~synth" and latch "packet:sendpacket|sends[3526]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3525]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3525]~synth" and latch "packet:sendpacket|sends[3525]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3524]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3524]~synth" and latch "packet:sendpacket|sends[3524]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3523]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3523]~synth" and latch "packet:sendpacket|sends[3523]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3522]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3522]~synth" and latch "packet:sendpacket|sends[3522]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3521]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3521]~synth" and latch "packet:sendpacket|sends[3521]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3520]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3520]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3519]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3519]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3518]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3518]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3517]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3517]~synth" and latch "packet:sendpacket|sends[3517]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3516]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3516]~synth" and latch "packet:sendpacket|sends[3516]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3515]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3515]~synth" and latch "packet:sendpacket|sends[3515]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3514]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3514]~synth" and latch "packet:sendpacket|sends[3514]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3513]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3513]~synth" and latch "packet:sendpacket|sends[3513]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3512]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3512]~synth" and latch "packet:sendpacket|sends[3512]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3511]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3511]~synth" and latch "packet:sendpacket|sends[3511]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3510]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3510]~synth" and latch "packet:sendpacket|sends[3510]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3509]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3509]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3508]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3508]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3507]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3507]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3506]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3506]~synth" and latch "packet:sendpacket|sends[3506]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3505]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3505]~synth" and latch "packet:sendpacket|sends[3505]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3504]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3504]~synth" and latch "packet:sendpacket|sends[3504]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3503]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3503]~synth" and latch "packet:sendpacket|sends[3503]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3502]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3502]~synth" and latch "packet:sendpacket|sends[3502]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3501]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3501]~synth" and latch "packet:sendpacket|sends[3501]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3500]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3500]~synth" and latch "packet:sendpacket|sends[3500]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3499]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3499]~synth" and latch "packet:sendpacket|sends[3499]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3498]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3498]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3497]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3497]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3496]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3496]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3495]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3495]~synth" and latch "packet:sendpacket|sends[3495]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3494]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3494]~synth" and latch "packet:sendpacket|sends[3494]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3493]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3493]~synth" and latch "packet:sendpacket|sends[3493]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3492]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3492]~synth" and latch "packet:sendpacket|sends[3492]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3491]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3491]~synth" and latch "packet:sendpacket|sends[3491]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3490]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3490]~synth" and latch "packet:sendpacket|sends[3490]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3489]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3489]~synth" and latch "packet:sendpacket|sends[3489]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3488]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3488]~synth" and latch "packet:sendpacket|sends[3488]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3487]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3487]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3486]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3486]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3485]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3485]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3484]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3484]~synth" and latch "packet:sendpacket|sends[3484]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3483]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3483]~synth" and latch "packet:sendpacket|sends[3483]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3482]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3482]~synth" and latch "packet:sendpacket|sends[3482]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3481]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3481]~synth" and latch "packet:sendpacket|sends[3481]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3480]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3480]~synth" and latch "packet:sendpacket|sends[3480]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3479]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3479]~synth" and latch "packet:sendpacket|sends[3479]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3478]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3478]~synth" and latch "packet:sendpacket|sends[3478]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3477]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3477]~synth" and latch "packet:sendpacket|sends[3477]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3476]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3476]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3475]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3475]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3474]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3474]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3473]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3473]~synth" and latch "packet:sendpacket|sends[3473]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3472]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3472]~synth" and latch "packet:sendpacket|sends[3472]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3471]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3471]~synth" and latch "packet:sendpacket|sends[3471]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3470]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3470]~synth" and latch "packet:sendpacket|sends[3470]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3469]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3469]~synth" and latch "packet:sendpacket|sends[3469]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3468]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3468]~synth" and latch "packet:sendpacket|sends[3468]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3467]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3467]~synth" and latch "packet:sendpacket|sends[3467]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3466]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3466]~synth" and latch "packet:sendpacket|sends[3466]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3465]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3465]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3464]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3464]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3463]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3463]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3462]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3462]~synth" and latch "packet:sendpacket|sends[3462]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3461]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3461]~synth" and latch "packet:sendpacket|sends[3461]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3460]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3460]~synth" and latch "packet:sendpacket|sends[3460]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3459]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3459]~synth" and latch "packet:sendpacket|sends[3459]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3458]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3458]~synth" and latch "packet:sendpacket|sends[3458]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3457]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3457]~synth" and latch "packet:sendpacket|sends[3457]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3456]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3456]~synth" and latch "packet:sendpacket|sends[3456]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3455]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3455]~synth" and latch "packet:sendpacket|sends[3455]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3454]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3454]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3453]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3453]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3452]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3452]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3451]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3451]~synth" and latch "packet:sendpacket|sends[3451]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3450]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3450]~synth" and latch "packet:sendpacket|sends[3450]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3449]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3449]~synth" and latch "packet:sendpacket|sends[3449]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3448]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3448]~synth" and latch "packet:sendpacket|sends[3448]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3447]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3447]~synth" and latch "packet:sendpacket|sends[3447]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3446]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3446]~synth" and latch "packet:sendpacket|sends[3446]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3445]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3445]~synth" and latch "packet:sendpacket|sends[3445]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3444]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3444]~synth" and latch "packet:sendpacket|sends[3444]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3443]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3443]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3442]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3442]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3441]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3441]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3440]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3440]~synth" and latch "packet:sendpacket|sends[3440]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3439]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3439]~synth" and latch "packet:sendpacket|sends[3439]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3438]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3438]~synth" and latch "packet:sendpacket|sends[3438]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3437]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3437]~synth" and latch "packet:sendpacket|sends[3437]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3436]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3436]~synth" and latch "packet:sendpacket|sends[3436]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3435]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3435]~synth" and latch "packet:sendpacket|sends[3435]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3434]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3434]~synth" and latch "packet:sendpacket|sends[3434]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3433]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3433]~synth" and latch "packet:sendpacket|sends[3433]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3432]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3432]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3431]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3431]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3430]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3430]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3429]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3429]~synth" and latch "packet:sendpacket|sends[3429]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3428]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3428]~synth" and latch "packet:sendpacket|sends[3428]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3427]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3427]~synth" and latch "packet:sendpacket|sends[3427]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3426]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3426]~synth" and latch "packet:sendpacket|sends[3426]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3425]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3425]~synth" and latch "packet:sendpacket|sends[3425]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3424]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3424]~synth" and latch "packet:sendpacket|sends[3424]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3423]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3423]~synth" and latch "packet:sendpacket|sends[3423]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3422]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3422]~synth" and latch "packet:sendpacket|sends[3422]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3421]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3421]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3420]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3420]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3419]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3419]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3418]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3418]~synth" and latch "packet:sendpacket|sends[3418]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3417]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3417]~synth" and latch "packet:sendpacket|sends[3417]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3416]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3416]~synth" and latch "packet:sendpacket|sends[3416]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3415]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3415]~synth" and latch "packet:sendpacket|sends[3415]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3414]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3414]~synth" and latch "packet:sendpacket|sends[3414]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3413]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3413]~synth" and latch "packet:sendpacket|sends[3413]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3412]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3412]~synth" and latch "packet:sendpacket|sends[3412]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3411]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3411]~synth" and latch "packet:sendpacket|sends[3411]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3410]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3410]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3409]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3409]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3408]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3408]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3407]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3407]~synth" and latch "packet:sendpacket|sends[3407]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3406]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3406]~synth" and latch "packet:sendpacket|sends[3406]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3405]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3405]~synth" and latch "packet:sendpacket|sends[3405]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3404]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3404]~synth" and latch "packet:sendpacket|sends[3404]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3403]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3403]~synth" and latch "packet:sendpacket|sends[3403]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3402]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3402]~synth" and latch "packet:sendpacket|sends[3402]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3401]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3401]~synth" and latch "packet:sendpacket|sends[3401]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3400]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3400]~synth" and latch "packet:sendpacket|sends[3400]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3399]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3399]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3398]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3398]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3397]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3397]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3396]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3396]~synth" and latch "packet:sendpacket|sends[3396]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3395]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3395]~synth" and latch "packet:sendpacket|sends[3395]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3394]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3394]~synth" and latch "packet:sendpacket|sends[3394]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3393]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3393]~synth" and latch "packet:sendpacket|sends[3393]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3392]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3392]~synth" and latch "packet:sendpacket|sends[3392]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3391]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3391]~synth" and latch "packet:sendpacket|sends[3391]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3390]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3390]~synth" and latch "packet:sendpacket|sends[3390]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3389]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3389]~synth" and latch "packet:sendpacket|sends[3389]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3388]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3388]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3387]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3387]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3386]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3386]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3385]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3385]~synth" and latch "packet:sendpacket|sends[3385]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3384]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3384]~synth" and latch "packet:sendpacket|sends[3384]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3383]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3383]~synth" and latch "packet:sendpacket|sends[3383]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3382]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3382]~synth" and latch "packet:sendpacket|sends[3382]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3381]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3381]~synth" and latch "packet:sendpacket|sends[3381]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3380]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3380]~synth" and latch "packet:sendpacket|sends[3380]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3379]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3379]~synth" and latch "packet:sendpacket|sends[3379]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3378]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3378]~synth" and latch "packet:sendpacket|sends[3378]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3377]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3377]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3376]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3376]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3375]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3375]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3374]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3374]~synth" and latch "packet:sendpacket|sends[3374]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3373]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3373]~synth" and latch "packet:sendpacket|sends[3373]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3372]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3372]~synth" and latch "packet:sendpacket|sends[3372]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3371]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3371]~synth" and latch "packet:sendpacket|sends[3371]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3370]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3370]~synth" and latch "packet:sendpacket|sends[3370]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3369]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3369]~synth" and latch "packet:sendpacket|sends[3369]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3368]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3368]~synth" and latch "packet:sendpacket|sends[3368]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3367]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3367]~synth" and latch "packet:sendpacket|sends[3367]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3366]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3366]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3365]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3365]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3364]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3364]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3363]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3363]~synth" and latch "packet:sendpacket|sends[3363]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3362]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3362]~synth" and latch "packet:sendpacket|sends[3362]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3361]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3361]~synth" and latch "packet:sendpacket|sends[3361]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3360]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3360]~synth" and latch "packet:sendpacket|sends[3360]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3359]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3359]~synth" and latch "packet:sendpacket|sends[3359]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3358]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3358]~synth" and latch "packet:sendpacket|sends[3358]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3357]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3357]~synth" and latch "packet:sendpacket|sends[3357]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3356]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3356]~synth" and latch "packet:sendpacket|sends[3356]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3355]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3355]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3354]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3354]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3353]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3353]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3352]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3352]~synth" and latch "packet:sendpacket|sends[3352]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3351]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3351]~synth" and latch "packet:sendpacket|sends[3351]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3350]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3350]~synth" and latch "packet:sendpacket|sends[3350]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3349]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3349]~synth" and latch "packet:sendpacket|sends[3349]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3348]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3348]~synth" and latch "packet:sendpacket|sends[3348]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3347]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3347]~synth" and latch "packet:sendpacket|sends[3347]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3346]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3346]~synth" and latch "packet:sendpacket|sends[3346]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3345]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3345]~synth" and latch "packet:sendpacket|sends[3345]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3344]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3344]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3343]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3343]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3342]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3342]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3341]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3341]~synth" and latch "packet:sendpacket|sends[3341]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3340]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3340]~synth" and latch "packet:sendpacket|sends[3340]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3339]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3339]~synth" and latch "packet:sendpacket|sends[3339]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3338]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3338]~synth" and latch "packet:sendpacket|sends[3338]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3337]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3337]~synth" and latch "packet:sendpacket|sends[3337]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3336]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3336]~synth" and latch "packet:sendpacket|sends[3336]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3335]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3335]~synth" and latch "packet:sendpacket|sends[3335]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3334]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3334]~synth" and latch "packet:sendpacket|sends[3334]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3333]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3333]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3332]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3332]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3331]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3331]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3330]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3330]~synth" and latch "packet:sendpacket|sends[3330]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3329]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3329]~synth" and latch "packet:sendpacket|sends[3329]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3328]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3328]~synth" and latch "packet:sendpacket|sends[3328]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3327]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3327]~synth" and latch "packet:sendpacket|sends[3327]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3326]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3326]~synth" and latch "packet:sendpacket|sends[3326]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3325]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3325]~synth" and latch "packet:sendpacket|sends[3325]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3324]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3324]~synth" and latch "packet:sendpacket|sends[3324]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3323]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3323]~synth" and latch "packet:sendpacket|sends[3323]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3322]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3322]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3321]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3321]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3320]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3320]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3319]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3319]~synth" and latch "packet:sendpacket|sends[3319]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3318]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3318]~synth" and latch "packet:sendpacket|sends[3318]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3317]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3317]~synth" and latch "packet:sendpacket|sends[3317]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3316]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3316]~synth" and latch "packet:sendpacket|sends[3316]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3315]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3315]~synth" and latch "packet:sendpacket|sends[3315]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3314]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3314]~synth" and latch "packet:sendpacket|sends[3314]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3313]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3313]~synth" and latch "packet:sendpacket|sends[3313]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3312]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3312]~synth" and latch "packet:sendpacket|sends[3312]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3311]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3311]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3310]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3310]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3309]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3309]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3308]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3308]~synth" and latch "packet:sendpacket|sends[3308]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3307]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3307]~synth" and latch "packet:sendpacket|sends[3307]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3306]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3306]~synth" and latch "packet:sendpacket|sends[3306]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3305]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3305]~synth" and latch "packet:sendpacket|sends[3305]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3304]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3304]~synth" and latch "packet:sendpacket|sends[3304]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3303]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3303]~synth" and latch "packet:sendpacket|sends[3303]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3302]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3302]~synth" and latch "packet:sendpacket|sends[3302]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3301]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3301]~synth" and latch "packet:sendpacket|sends[3301]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3300]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3300]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3299]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3299]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3298]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3298]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3297]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3297]~synth" and latch "packet:sendpacket|sends[3297]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3296]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3296]~synth" and latch "packet:sendpacket|sends[3296]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3295]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3295]~synth" and latch "packet:sendpacket|sends[3295]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3294]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3294]~synth" and latch "packet:sendpacket|sends[3294]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3293]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3293]~synth" and latch "packet:sendpacket|sends[3293]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3292]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3292]~synth" and latch "packet:sendpacket|sends[3292]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3291]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3291]~synth" and latch "packet:sendpacket|sends[3291]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3290]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3290]~synth" and latch "packet:sendpacket|sends[3290]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3289]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3289]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3288]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3288]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3287]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3287]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3286]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3286]~synth" and latch "packet:sendpacket|sends[3286]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3285]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3285]~synth" and latch "packet:sendpacket|sends[3285]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3284]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3284]~synth" and latch "packet:sendpacket|sends[3284]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3283]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3283]~synth" and latch "packet:sendpacket|sends[3283]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3282]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3282]~synth" and latch "packet:sendpacket|sends[3282]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3281]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3281]~synth" and latch "packet:sendpacket|sends[3281]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3280]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3280]~synth" and latch "packet:sendpacket|sends[3280]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3279]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3279]~synth" and latch "packet:sendpacket|sends[3279]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3278]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3278]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3277]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3277]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3276]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3276]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3275]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3275]~synth" and latch "packet:sendpacket|sends[3275]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3274]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3274]~synth" and latch "packet:sendpacket|sends[3274]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3273]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3273]~synth" and latch "packet:sendpacket|sends[3273]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3272]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3272]~synth" and latch "packet:sendpacket|sends[3272]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3271]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3271]~synth" and latch "packet:sendpacket|sends[3271]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3270]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3270]~synth" and latch "packet:sendpacket|sends[3270]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3269]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3269]~synth" and latch "packet:sendpacket|sends[3269]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3268]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3268]~synth" and latch "packet:sendpacket|sends[3268]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3267]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3267]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3266]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3266]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3265]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3265]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3264]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3264]~synth" and latch "packet:sendpacket|sends[3264]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3263]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3263]~synth" and latch "packet:sendpacket|sends[3263]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3262]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3262]~synth" and latch "packet:sendpacket|sends[3262]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3261]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3261]~synth" and latch "packet:sendpacket|sends[3261]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3260]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3260]~synth" and latch "packet:sendpacket|sends[3260]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3259]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3259]~synth" and latch "packet:sendpacket|sends[3259]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3258]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3258]~synth" and latch "packet:sendpacket|sends[3258]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3257]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3257]~synth" and latch "packet:sendpacket|sends[3257]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3256]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3256]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3255]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3255]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3254]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3254]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3253]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3253]~synth" and latch "packet:sendpacket|sends[3253]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3252]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3252]~synth" and latch "packet:sendpacket|sends[3252]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3251]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3251]~synth" and latch "packet:sendpacket|sends[3251]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3250]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3250]~synth" and latch "packet:sendpacket|sends[3250]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3249]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3249]~synth" and latch "packet:sendpacket|sends[3249]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3248]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3248]~synth" and latch "packet:sendpacket|sends[3248]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3247]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3247]~synth" and latch "packet:sendpacket|sends[3247]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3246]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3246]~synth" and latch "packet:sendpacket|sends[3246]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3245]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3245]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3244]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3244]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3243]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3243]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3242]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3242]~synth" and latch "packet:sendpacket|sends[3242]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3241]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3241]~synth" and latch "packet:sendpacket|sends[3241]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3240]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3240]~synth" and latch "packet:sendpacket|sends[3240]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3239]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3239]~synth" and latch "packet:sendpacket|sends[3239]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3238]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3238]~synth" and latch "packet:sendpacket|sends[3238]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3237]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3237]~synth" and latch "packet:sendpacket|sends[3237]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3236]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3236]~synth" and latch "packet:sendpacket|sends[3236]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3235]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3235]~synth" and latch "packet:sendpacket|sends[3235]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3234]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3234]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3233]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3233]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3232]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3232]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3231]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3231]~synth" and latch "packet:sendpacket|sends[3231]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3230]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3230]~synth" and latch "packet:sendpacket|sends[3230]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3229]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3229]~synth" and latch "packet:sendpacket|sends[3229]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3228]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3228]~synth" and latch "packet:sendpacket|sends[3228]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3227]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3227]~synth" and latch "packet:sendpacket|sends[3227]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3226]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3226]~synth" and latch "packet:sendpacket|sends[3226]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3225]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3225]~synth" and latch "packet:sendpacket|sends[3225]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3224]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3224]~synth" and latch "packet:sendpacket|sends[3224]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3223]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3223]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3222]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3222]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3221]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3221]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3220]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3220]~synth" and latch "packet:sendpacket|sends[3220]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3219]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3219]~synth" and latch "packet:sendpacket|sends[3219]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3218]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3218]~synth" and latch "packet:sendpacket|sends[3218]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3217]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3217]~synth" and latch "packet:sendpacket|sends[3217]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3216]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3216]~synth" and latch "packet:sendpacket|sends[3216]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3215]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3215]~synth" and latch "packet:sendpacket|sends[3215]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3214]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3214]~synth" and latch "packet:sendpacket|sends[3214]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3213]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3213]~synth" and latch "packet:sendpacket|sends[3213]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3212]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3212]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3211]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3211]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3210]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3210]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3209]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3209]~synth" and latch "packet:sendpacket|sends[3209]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3208]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3208]~synth" and latch "packet:sendpacket|sends[3208]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3207]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3207]~synth" and latch "packet:sendpacket|sends[3207]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3206]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3206]~synth" and latch "packet:sendpacket|sends[3206]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3205]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3205]~synth" and latch "packet:sendpacket|sends[3205]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3204]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3204]~synth" and latch "packet:sendpacket|sends[3204]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3203]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3203]~synth" and latch "packet:sendpacket|sends[3203]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3202]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3202]~synth" and latch "packet:sendpacket|sends[3202]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3201]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3201]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3200]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3200]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3199]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3199]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3198]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3198]~synth" and latch "packet:sendpacket|sends[3198]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3197]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3197]~synth" and latch "packet:sendpacket|sends[3197]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3196]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3196]~synth" and latch "packet:sendpacket|sends[3196]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3195]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3195]~synth" and latch "packet:sendpacket|sends[3195]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3194]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3194]~synth" and latch "packet:sendpacket|sends[3194]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3193]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3193]~synth" and latch "packet:sendpacket|sends[3193]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3192]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3192]~synth" and latch "packet:sendpacket|sends[3192]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3191]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3191]~synth" and latch "packet:sendpacket|sends[3191]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3190]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3190]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3189]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3189]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3188]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3188]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3187]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3187]~synth" and latch "packet:sendpacket|sends[3187]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3186]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3186]~synth" and latch "packet:sendpacket|sends[3186]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3185]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3185]~synth" and latch "packet:sendpacket|sends[3185]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3184]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3184]~synth" and latch "packet:sendpacket|sends[3184]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3183]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3183]~synth" and latch "packet:sendpacket|sends[3183]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3182]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3182]~synth" and latch "packet:sendpacket|sends[3182]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3181]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3181]~synth" and latch "packet:sendpacket|sends[3181]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3180]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3180]~synth" and latch "packet:sendpacket|sends[3180]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3179]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3179]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3178]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3178]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3177]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3177]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3176]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3176]~synth" and latch "packet:sendpacket|sends[3176]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3175]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3175]~synth" and latch "packet:sendpacket|sends[3175]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3174]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3174]~synth" and latch "packet:sendpacket|sends[3174]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3173]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3173]~synth" and latch "packet:sendpacket|sends[3173]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3172]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3172]~synth" and latch "packet:sendpacket|sends[3172]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3171]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3171]~synth" and latch "packet:sendpacket|sends[3171]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3170]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3170]~synth" and latch "packet:sendpacket|sends[3170]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3169]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3169]~synth" and latch "packet:sendpacket|sends[3169]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3168]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3168]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3167]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3167]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3166]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3166]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3165]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3165]~synth" and latch "packet:sendpacket|sends[3165]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3164]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3164]~synth" and latch "packet:sendpacket|sends[3164]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3163]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3163]~synth" and latch "packet:sendpacket|sends[3163]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3162]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3162]~synth" and latch "packet:sendpacket|sends[3162]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3161]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3161]~synth" and latch "packet:sendpacket|sends[3161]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3160]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3160]~synth" and latch "packet:sendpacket|sends[3160]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3159]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3159]~synth" and latch "packet:sendpacket|sends[3159]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3158]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3158]~synth" and latch "packet:sendpacket|sends[3158]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3157]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3157]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3156]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3156]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3155]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3155]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3154]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3154]~synth" and latch "packet:sendpacket|sends[3154]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3153]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3153]~synth" and latch "packet:sendpacket|sends[3153]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3152]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3152]~synth" and latch "packet:sendpacket|sends[3152]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3151]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3151]~synth" and latch "packet:sendpacket|sends[3151]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3150]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3150]~synth" and latch "packet:sendpacket|sends[3150]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3149]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3149]~synth" and latch "packet:sendpacket|sends[3149]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3148]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3148]~synth" and latch "packet:sendpacket|sends[3148]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3147]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3147]~synth" and latch "packet:sendpacket|sends[3147]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3146]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3146]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3145]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3145]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3144]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3144]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3143]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3143]~synth" and latch "packet:sendpacket|sends[3143]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3142]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3142]~synth" and latch "packet:sendpacket|sends[3142]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3141]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3141]~synth" and latch "packet:sendpacket|sends[3141]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3140]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3140]~synth" and latch "packet:sendpacket|sends[3140]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3139]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3139]~synth" and latch "packet:sendpacket|sends[3139]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3138]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3138]~synth" and latch "packet:sendpacket|sends[3138]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3137]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3137]~synth" and latch "packet:sendpacket|sends[3137]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3136]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3136]~synth" and latch "packet:sendpacket|sends[3136]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3135]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3135]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3134]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3134]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3133]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3133]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3132]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3132]~synth" and latch "packet:sendpacket|sends[3132]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3131]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3131]~synth" and latch "packet:sendpacket|sends[3131]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3130]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3130]~synth" and latch "packet:sendpacket|sends[3130]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3129]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3129]~synth" and latch "packet:sendpacket|sends[3129]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3128]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3128]~synth" and latch "packet:sendpacket|sends[3128]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3127]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3127]~synth" and latch "packet:sendpacket|sends[3127]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3126]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3126]~synth" and latch "packet:sendpacket|sends[3126]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3125]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3125]~synth" and latch "packet:sendpacket|sends[3125]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3124]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3124]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3123]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3123]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3122]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3122]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3121]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3121]~synth" and latch "packet:sendpacket|sends[3121]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3120]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3120]~synth" and latch "packet:sendpacket|sends[3120]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3119]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3119]~synth" and latch "packet:sendpacket|sends[3119]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3118]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3118]~synth" and latch "packet:sendpacket|sends[3118]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3117]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3117]~synth" and latch "packet:sendpacket|sends[3117]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3116]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3116]~synth" and latch "packet:sendpacket|sends[3116]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3115]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3115]~synth" and latch "packet:sendpacket|sends[3115]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3114]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3114]~synth" and latch "packet:sendpacket|sends[3114]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3113]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3113]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3112]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3112]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3111]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3111]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3110]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3110]~synth" and latch "packet:sendpacket|sends[3110]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3109]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3109]~synth" and latch "packet:sendpacket|sends[3109]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3108]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3108]~synth" and latch "packet:sendpacket|sends[3108]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3107]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3107]~synth" and latch "packet:sendpacket|sends[3107]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3106]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3106]~synth" and latch "packet:sendpacket|sends[3106]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3105]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3105]~synth" and latch "packet:sendpacket|sends[3105]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3104]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3104]~synth" and latch "packet:sendpacket|sends[3104]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3103]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3103]~synth" and latch "packet:sendpacket|sends[3103]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3102]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3102]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3101]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3101]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3100]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3100]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3099]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3099]~synth" and latch "packet:sendpacket|sends[3099]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3098]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3098]~synth" and latch "packet:sendpacket|sends[3098]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3097]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3097]~synth" and latch "packet:sendpacket|sends[3097]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3096]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3096]~synth" and latch "packet:sendpacket|sends[3096]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3095]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3095]~synth" and latch "packet:sendpacket|sends[3095]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3094]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3094]~synth" and latch "packet:sendpacket|sends[3094]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3093]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3093]~synth" and latch "packet:sendpacket|sends[3093]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3092]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3092]~synth" and latch "packet:sendpacket|sends[3092]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3091]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3091]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3090]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3090]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3089]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3089]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3088]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3088]~synth" and latch "packet:sendpacket|sends[3088]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3087]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3087]~synth" and latch "packet:sendpacket|sends[3087]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3086]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3086]~synth" and latch "packet:sendpacket|sends[3086]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3085]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3085]~synth" and latch "packet:sendpacket|sends[3085]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3084]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3084]~synth" and latch "packet:sendpacket|sends[3084]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3083]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3083]~synth" and latch "packet:sendpacket|sends[3083]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3082]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3082]~synth" and latch "packet:sendpacket|sends[3082]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3081]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3081]~synth" and latch "packet:sendpacket|sends[3081]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3080]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3080]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3079]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3079]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3078]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3078]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3077]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3077]~synth" and latch "packet:sendpacket|sends[3077]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3076]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3076]~synth" and latch "packet:sendpacket|sends[3076]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3075]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3075]~synth" and latch "packet:sendpacket|sends[3075]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3074]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3074]~synth" and latch "packet:sendpacket|sends[3074]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3073]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3073]~synth" and latch "packet:sendpacket|sends[3073]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3072]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3072]~synth" and latch "packet:sendpacket|sends[3072]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3071]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3071]~synth" and latch "packet:sendpacket|sends[3071]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3070]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3070]~synth" and latch "packet:sendpacket|sends[3070]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3069]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3069]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3068]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3068]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3067]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3067]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3066]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3066]~synth" and latch "packet:sendpacket|sends[3066]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3065]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3065]~synth" and latch "packet:sendpacket|sends[3065]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3064]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3064]~synth" and latch "packet:sendpacket|sends[3064]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3063]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3063]~synth" and latch "packet:sendpacket|sends[3063]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3062]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3062]~synth" and latch "packet:sendpacket|sends[3062]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3061]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3061]~synth" and latch "packet:sendpacket|sends[3061]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3060]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3060]~synth" and latch "packet:sendpacket|sends[3060]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3059]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3059]~synth" and latch "packet:sendpacket|sends[3059]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3058]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3058]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3057]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3057]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3056]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3056]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3055]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3055]~synth" and latch "packet:sendpacket|sends[3055]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3054]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3054]~synth" and latch "packet:sendpacket|sends[3054]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3053]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3053]~synth" and latch "packet:sendpacket|sends[3053]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3052]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3052]~synth" and latch "packet:sendpacket|sends[3052]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3051]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3051]~synth" and latch "packet:sendpacket|sends[3051]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3050]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3050]~synth" and latch "packet:sendpacket|sends[3050]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3049]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3049]~synth" and latch "packet:sendpacket|sends[3049]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3048]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3048]~synth" and latch "packet:sendpacket|sends[3048]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3047]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3047]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3046]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3046]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3045]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3045]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3044]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3044]~synth" and latch "packet:sendpacket|sends[3044]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3043]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3043]~synth" and latch "packet:sendpacket|sends[3043]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3042]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3042]~synth" and latch "packet:sendpacket|sends[3042]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3041]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3041]~synth" and latch "packet:sendpacket|sends[3041]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3040]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3040]~synth" and latch "packet:sendpacket|sends[3040]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3039]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3039]~synth" and latch "packet:sendpacket|sends[3039]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3038]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3038]~synth" and latch "packet:sendpacket|sends[3038]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3037]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3037]~synth" and latch "packet:sendpacket|sends[3037]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3036]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3036]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3035]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3035]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3034]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3034]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3033]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3033]~synth" and latch "packet:sendpacket|sends[3033]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3032]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3032]~synth" and latch "packet:sendpacket|sends[3032]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3031]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3031]~synth" and latch "packet:sendpacket|sends[3031]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3030]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3030]~synth" and latch "packet:sendpacket|sends[3030]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3029]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3029]~synth" and latch "packet:sendpacket|sends[3029]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3028]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3028]~synth" and latch "packet:sendpacket|sends[3028]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3027]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3027]~synth" and latch "packet:sendpacket|sends[3027]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3026]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3026]~synth" and latch "packet:sendpacket|sends[3026]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3025]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3025]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3024]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3024]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3023]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3023]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3022]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3022]~synth" and latch "packet:sendpacket|sends[3022]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3021]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3021]~synth" and latch "packet:sendpacket|sends[3021]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3020]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3020]~synth" and latch "packet:sendpacket|sends[3020]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3019]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3019]~synth" and latch "packet:sendpacket|sends[3019]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3018]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3018]~synth" and latch "packet:sendpacket|sends[3018]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3017]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3017]~synth" and latch "packet:sendpacket|sends[3017]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3016]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3016]~synth" and latch "packet:sendpacket|sends[3016]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3015]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3015]~synth" and latch "packet:sendpacket|sends[3015]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3014]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3014]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3013]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3013]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3012]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3012]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3011]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3011]~synth" and latch "packet:sendpacket|sends[3011]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3010]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3010]~synth" and latch "packet:sendpacket|sends[3010]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3009]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3009]~synth" and latch "packet:sendpacket|sends[3009]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3008]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3008]~synth" and latch "packet:sendpacket|sends[3008]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3007]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3007]~synth" and latch "packet:sendpacket|sends[3007]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3006]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3006]~synth" and latch "packet:sendpacket|sends[3006]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3005]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3005]~synth" and latch "packet:sendpacket|sends[3005]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3004]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3004]~synth" and latch "packet:sendpacket|sends[3004]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3003]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3003]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3002]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3002]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3001]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3001]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3000]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3000]~synth" and latch "packet:sendpacket|sends[3000]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2999]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2999]~synth" and latch "packet:sendpacket|sends[2999]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2998]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2998]~synth" and latch "packet:sendpacket|sends[2998]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2997]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2997]~synth" and latch "packet:sendpacket|sends[2997]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2996]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2996]~synth" and latch "packet:sendpacket|sends[2996]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2995]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2995]~synth" and latch "packet:sendpacket|sends[2995]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2994]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2994]~synth" and latch "packet:sendpacket|sends[2994]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2993]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2993]~synth" and latch "packet:sendpacket|sends[2993]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2992]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2992]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2991]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2991]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2990]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2990]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2989]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2989]~synth" and latch "packet:sendpacket|sends[2989]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2988]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2988]~synth" and latch "packet:sendpacket|sends[2988]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2987]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2987]~synth" and latch "packet:sendpacket|sends[2987]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2986]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2986]~synth" and latch "packet:sendpacket|sends[2986]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2985]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2985]~synth" and latch "packet:sendpacket|sends[2985]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2984]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2984]~synth" and latch "packet:sendpacket|sends[2984]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2983]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2983]~synth" and latch "packet:sendpacket|sends[2983]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2982]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2982]~synth" and latch "packet:sendpacket|sends[2982]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2981]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2981]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2980]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2980]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2979]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2979]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2978]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2978]~synth" and latch "packet:sendpacket|sends[2978]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2977]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2977]~synth" and latch "packet:sendpacket|sends[2977]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2976]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2976]~synth" and latch "packet:sendpacket|sends[2976]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2975]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2975]~synth" and latch "packet:sendpacket|sends[2975]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2974]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2974]~synth" and latch "packet:sendpacket|sends[2974]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2973]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2973]~synth" and latch "packet:sendpacket|sends[2973]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2972]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2972]~synth" and latch "packet:sendpacket|sends[2972]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2971]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2971]~synth" and latch "packet:sendpacket|sends[2971]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2970]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2970]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2969]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2969]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2968]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2968]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2967]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2967]~synth" and latch "packet:sendpacket|sends[2967]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2966]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2966]~synth" and latch "packet:sendpacket|sends[2966]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2965]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2965]~synth" and latch "packet:sendpacket|sends[2965]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2964]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2964]~synth" and latch "packet:sendpacket|sends[2964]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2963]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2963]~synth" and latch "packet:sendpacket|sends[2963]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2962]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2962]~synth" and latch "packet:sendpacket|sends[2962]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2961]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2961]~synth" and latch "packet:sendpacket|sends[2961]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2960]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2960]~synth" and latch "packet:sendpacket|sends[2960]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2959]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2959]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2958]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2958]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2957]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2957]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2956]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2956]~synth" and latch "packet:sendpacket|sends[2956]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2955]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2955]~synth" and latch "packet:sendpacket|sends[2955]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2954]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2954]~synth" and latch "packet:sendpacket|sends[2954]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2953]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2953]~synth" and latch "packet:sendpacket|sends[2953]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2952]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2952]~synth" and latch "packet:sendpacket|sends[2952]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2951]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2951]~synth" and latch "packet:sendpacket|sends[2951]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2950]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2950]~synth" and latch "packet:sendpacket|sends[2950]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2949]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2949]~synth" and latch "packet:sendpacket|sends[2949]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2948]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2948]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2947]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2947]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2946]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2946]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2945]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2945]~synth" and latch "packet:sendpacket|sends[2945]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2944]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2944]~synth" and latch "packet:sendpacket|sends[2944]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2943]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2943]~synth" and latch "packet:sendpacket|sends[2943]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2942]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2942]~synth" and latch "packet:sendpacket|sends[2942]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2941]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2941]~synth" and latch "packet:sendpacket|sends[2941]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2940]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2940]~synth" and latch "packet:sendpacket|sends[2940]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2939]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2939]~synth" and latch "packet:sendpacket|sends[2939]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2938]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2938]~synth" and latch "packet:sendpacket|sends[2938]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2937]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2937]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2936]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2936]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2935]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2935]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2934]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2934]~synth" and latch "packet:sendpacket|sends[2934]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2933]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2933]~synth" and latch "packet:sendpacket|sends[2933]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2932]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2932]~synth" and latch "packet:sendpacket|sends[2932]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2931]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2931]~synth" and latch "packet:sendpacket|sends[2931]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2930]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2930]~synth" and latch "packet:sendpacket|sends[2930]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2929]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2929]~synth" and latch "packet:sendpacket|sends[2929]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2928]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2928]~synth" and latch "packet:sendpacket|sends[2928]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2927]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2927]~synth" and latch "packet:sendpacket|sends[2927]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2926]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2926]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2925]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2925]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2924]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2924]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2923]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2923]~synth" and latch "packet:sendpacket|sends[2923]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2922]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2922]~synth" and latch "packet:sendpacket|sends[2922]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2921]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2921]~synth" and latch "packet:sendpacket|sends[2921]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2920]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2920]~synth" and latch "packet:sendpacket|sends[2920]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2919]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2919]~synth" and latch "packet:sendpacket|sends[2919]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2918]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2918]~synth" and latch "packet:sendpacket|sends[2918]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2917]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2917]~synth" and latch "packet:sendpacket|sends[2917]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2916]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2916]~synth" and latch "packet:sendpacket|sends[2916]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2915]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2915]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2914]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2914]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2913]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2913]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2912]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2912]~synth" and latch "packet:sendpacket|sends[2912]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2911]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2911]~synth" and latch "packet:sendpacket|sends[2911]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2910]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2910]~synth" and latch "packet:sendpacket|sends[2910]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2909]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2909]~synth" and latch "packet:sendpacket|sends[2909]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2908]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2908]~synth" and latch "packet:sendpacket|sends[2908]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2907]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2907]~synth" and latch "packet:sendpacket|sends[2907]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2906]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2906]~synth" and latch "packet:sendpacket|sends[2906]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2905]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2905]~synth" and latch "packet:sendpacket|sends[2905]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2904]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2904]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2903]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2903]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2902]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2902]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2901]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2901]~synth" and latch "packet:sendpacket|sends[2901]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2900]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2900]~synth" and latch "packet:sendpacket|sends[2900]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2899]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2899]~synth" and latch "packet:sendpacket|sends[2899]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2898]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2898]~synth" and latch "packet:sendpacket|sends[2898]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2897]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2897]~synth" and latch "packet:sendpacket|sends[2897]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2896]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2896]~synth" and latch "packet:sendpacket|sends[2896]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2895]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2895]~synth" and latch "packet:sendpacket|sends[2895]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2894]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2894]~synth" and latch "packet:sendpacket|sends[2894]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2893]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2893]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2892]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2892]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2891]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2891]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2890]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2890]~synth" and latch "packet:sendpacket|sends[2890]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2889]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2889]~synth" and latch "packet:sendpacket|sends[2889]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2888]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2888]~synth" and latch "packet:sendpacket|sends[2888]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2887]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2887]~synth" and latch "packet:sendpacket|sends[2887]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2886]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2886]~synth" and latch "packet:sendpacket|sends[2886]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2885]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2885]~synth" and latch "packet:sendpacket|sends[2885]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2884]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2884]~synth" and latch "packet:sendpacket|sends[2884]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2883]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2883]~synth" and latch "packet:sendpacket|sends[2883]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2882]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2882]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2881]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2881]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2880]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2880]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2879]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2879]~synth" and latch "packet:sendpacket|sends[2879]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2878]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2878]~synth" and latch "packet:sendpacket|sends[2878]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2877]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2877]~synth" and latch "packet:sendpacket|sends[2877]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2876]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2876]~synth" and latch "packet:sendpacket|sends[2876]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2875]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2875]~synth" and latch "packet:sendpacket|sends[2875]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2874]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2874]~synth" and latch "packet:sendpacket|sends[2874]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2873]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2873]~synth" and latch "packet:sendpacket|sends[2873]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2872]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2872]~synth" and latch "packet:sendpacket|sends[2872]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2871]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2871]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2870]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2870]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2869]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2869]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2868]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2868]~synth" and latch "packet:sendpacket|sends[2868]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2867]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2867]~synth" and latch "packet:sendpacket|sends[2867]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2866]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2866]~synth" and latch "packet:sendpacket|sends[2866]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2865]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2865]~synth" and latch "packet:sendpacket|sends[2865]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2864]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2864]~synth" and latch "packet:sendpacket|sends[2864]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2863]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2863]~synth" and latch "packet:sendpacket|sends[2863]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2862]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2862]~synth" and latch "packet:sendpacket|sends[2862]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2861]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2861]~synth" and latch "packet:sendpacket|sends[2861]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2860]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2860]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2859]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2859]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2858]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2858]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2857]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2857]~synth" and latch "packet:sendpacket|sends[2857]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2856]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2856]~synth" and latch "packet:sendpacket|sends[2856]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2855]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2855]~synth" and latch "packet:sendpacket|sends[2855]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2854]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2854]~synth" and latch "packet:sendpacket|sends[2854]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2853]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2853]~synth" and latch "packet:sendpacket|sends[2853]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2852]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2852]~synth" and latch "packet:sendpacket|sends[2852]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2851]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2851]~synth" and latch "packet:sendpacket|sends[2851]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2850]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2850]~synth" and latch "packet:sendpacket|sends[2850]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2849]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2849]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2848]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2848]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2847]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2847]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2846]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2846]~synth" and latch "packet:sendpacket|sends[2846]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2845]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2845]~synth" and latch "packet:sendpacket|sends[2845]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2844]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2844]~synth" and latch "packet:sendpacket|sends[2844]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2843]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2843]~synth" and latch "packet:sendpacket|sends[2843]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2842]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2842]~synth" and latch "packet:sendpacket|sends[2842]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2841]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2841]~synth" and latch "packet:sendpacket|sends[2841]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2840]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2840]~synth" and latch "packet:sendpacket|sends[2840]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2839]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2839]~synth" and latch "packet:sendpacket|sends[2839]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2838]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2838]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2837]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2837]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2836]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2836]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2835]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2835]~synth" and latch "packet:sendpacket|sends[2835]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2834]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2834]~synth" and latch "packet:sendpacket|sends[2834]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2833]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2833]~synth" and latch "packet:sendpacket|sends[2833]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2832]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2832]~synth" and latch "packet:sendpacket|sends[2832]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2831]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2831]~synth" and latch "packet:sendpacket|sends[2831]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2830]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2830]~synth" and latch "packet:sendpacket|sends[2830]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2829]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2829]~synth" and latch "packet:sendpacket|sends[2829]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2828]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2828]~synth" and latch "packet:sendpacket|sends[2828]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2827]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2827]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2826]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2826]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2825]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2825]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2824]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2824]~synth" and latch "packet:sendpacket|sends[2824]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2823]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2823]~synth" and latch "packet:sendpacket|sends[2823]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2822]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2822]~synth" and latch "packet:sendpacket|sends[2822]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2821]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2821]~synth" and latch "packet:sendpacket|sends[2821]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2820]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2820]~synth" and latch "packet:sendpacket|sends[2820]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2819]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2819]~synth" and latch "packet:sendpacket|sends[2819]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2818]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2818]~synth" and latch "packet:sendpacket|sends[2818]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2817]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2817]~synth" and latch "packet:sendpacket|sends[2817]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2816]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2816]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2815]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2815]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2814]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2814]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2813]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2813]~synth" and latch "packet:sendpacket|sends[2813]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2812]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2812]~synth" and latch "packet:sendpacket|sends[2812]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2811]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2811]~synth" and latch "packet:sendpacket|sends[2811]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2810]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2810]~synth" and latch "packet:sendpacket|sends[2810]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2809]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2809]~synth" and latch "packet:sendpacket|sends[2809]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2808]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2808]~synth" and latch "packet:sendpacket|sends[2808]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2807]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2807]~synth" and latch "packet:sendpacket|sends[2807]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2806]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2806]~synth" and latch "packet:sendpacket|sends[2806]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2805]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2805]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2804]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2804]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2803]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2803]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2802]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2802]~synth" and latch "packet:sendpacket|sends[2802]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2801]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2801]~synth" and latch "packet:sendpacket|sends[2801]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2800]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2800]~synth" and latch "packet:sendpacket|sends[2800]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2799]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2799]~synth" and latch "packet:sendpacket|sends[2799]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2798]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2798]~synth" and latch "packet:sendpacket|sends[2798]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2797]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2797]~synth" and latch "packet:sendpacket|sends[2797]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2796]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2796]~synth" and latch "packet:sendpacket|sends[2796]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2795]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2795]~synth" and latch "packet:sendpacket|sends[2795]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2794]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2794]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2793]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2793]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2792]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2792]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2791]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2791]~synth" and latch "packet:sendpacket|sends[2791]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2790]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2790]~synth" and latch "packet:sendpacket|sends[2790]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2789]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2789]~synth" and latch "packet:sendpacket|sends[2789]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2788]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2788]~synth" and latch "packet:sendpacket|sends[2788]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2787]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2787]~synth" and latch "packet:sendpacket|sends[2787]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2786]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2786]~synth" and latch "packet:sendpacket|sends[2786]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2785]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2785]~synth" and latch "packet:sendpacket|sends[2785]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2784]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2784]~synth" and latch "packet:sendpacket|sends[2784]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2783]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2783]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2782]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2782]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2781]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2781]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2780]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2780]~synth" and latch "packet:sendpacket|sends[2780]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2779]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2779]~synth" and latch "packet:sendpacket|sends[2779]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2778]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2778]~synth" and latch "packet:sendpacket|sends[2778]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2777]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2777]~synth" and latch "packet:sendpacket|sends[2777]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2776]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2776]~synth" and latch "packet:sendpacket|sends[2776]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2775]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2775]~synth" and latch "packet:sendpacket|sends[2775]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2774]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2774]~synth" and latch "packet:sendpacket|sends[2774]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2773]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2773]~synth" and latch "packet:sendpacket|sends[2773]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2772]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2772]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2771]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2771]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2770]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2770]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2769]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2769]~synth" and latch "packet:sendpacket|sends[2769]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2768]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2768]~synth" and latch "packet:sendpacket|sends[2768]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2767]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2767]~synth" and latch "packet:sendpacket|sends[2767]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2766]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2766]~synth" and latch "packet:sendpacket|sends[2766]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2765]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2765]~synth" and latch "packet:sendpacket|sends[2765]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2764]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2764]~synth" and latch "packet:sendpacket|sends[2764]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2763]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2763]~synth" and latch "packet:sendpacket|sends[2763]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2762]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2762]~synth" and latch "packet:sendpacket|sends[2762]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2761]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2761]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2760]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2760]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2759]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2759]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2758]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2758]~synth" and latch "packet:sendpacket|sends[2758]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2757]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2757]~synth" and latch "packet:sendpacket|sends[2757]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2756]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2756]~synth" and latch "packet:sendpacket|sends[2756]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2755]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2755]~synth" and latch "packet:sendpacket|sends[2755]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2754]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2754]~synth" and latch "packet:sendpacket|sends[2754]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2753]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2753]~synth" and latch "packet:sendpacket|sends[2753]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2752]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2752]~synth" and latch "packet:sendpacket|sends[2752]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2751]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2751]~synth" and latch "packet:sendpacket|sends[2751]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2750]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2750]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2749]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2749]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2748]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2748]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2747]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2747]~synth" and latch "packet:sendpacket|sends[2747]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2746]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2746]~synth" and latch "packet:sendpacket|sends[2746]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2745]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2745]~synth" and latch "packet:sendpacket|sends[2745]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2744]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2744]~synth" and latch "packet:sendpacket|sends[2744]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2743]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2743]~synth" and latch "packet:sendpacket|sends[2743]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2742]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2742]~synth" and latch "packet:sendpacket|sends[2742]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2741]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2741]~synth" and latch "packet:sendpacket|sends[2741]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2740]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2740]~synth" and latch "packet:sendpacket|sends[2740]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2739]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2739]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2738]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2738]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2737]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2737]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2736]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2736]~synth" and latch "packet:sendpacket|sends[2736]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2735]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2735]~synth" and latch "packet:sendpacket|sends[2735]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2734]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2734]~synth" and latch "packet:sendpacket|sends[2734]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2733]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2733]~synth" and latch "packet:sendpacket|sends[2733]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2732]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2732]~synth" and latch "packet:sendpacket|sends[2732]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2731]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2731]~synth" and latch "packet:sendpacket|sends[2731]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2730]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2730]~synth" and latch "packet:sendpacket|sends[2730]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2729]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2729]~synth" and latch "packet:sendpacket|sends[2729]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2728]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2728]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2727]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2727]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2726]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2726]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2725]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2725]~synth" and latch "packet:sendpacket|sends[2725]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2724]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2724]~synth" and latch "packet:sendpacket|sends[2724]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2723]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2723]~synth" and latch "packet:sendpacket|sends[2723]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2722]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2722]~synth" and latch "packet:sendpacket|sends[2722]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2721]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2721]~synth" and latch "packet:sendpacket|sends[2721]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2720]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2720]~synth" and latch "packet:sendpacket|sends[2720]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2719]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2719]~synth" and latch "packet:sendpacket|sends[2719]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2718]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2718]~synth" and latch "packet:sendpacket|sends[2718]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2717]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2717]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2716]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2716]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2715]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2715]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2714]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2714]~synth" and latch "packet:sendpacket|sends[2714]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2713]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2713]~synth" and latch "packet:sendpacket|sends[2713]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2712]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2712]~synth" and latch "packet:sendpacket|sends[2712]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2711]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2711]~synth" and latch "packet:sendpacket|sends[2711]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2710]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2710]~synth" and latch "packet:sendpacket|sends[2710]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2709]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2709]~synth" and latch "packet:sendpacket|sends[2709]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2708]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2708]~synth" and latch "packet:sendpacket|sends[2708]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2707]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2707]~synth" and latch "packet:sendpacket|sends[2707]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2706]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2706]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2705]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2705]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2704]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2704]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2703]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2703]~synth" and latch "packet:sendpacket|sends[2703]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2702]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2702]~synth" and latch "packet:sendpacket|sends[2702]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2701]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2701]~synth" and latch "packet:sendpacket|sends[2701]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2700]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2700]~synth" and latch "packet:sendpacket|sends[2700]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2699]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2699]~synth" and latch "packet:sendpacket|sends[2699]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2698]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2698]~synth" and latch "packet:sendpacket|sends[2698]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2697]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2697]~synth" and latch "packet:sendpacket|sends[2697]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2696]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2696]~synth" and latch "packet:sendpacket|sends[2696]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2695]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2695]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2694]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2694]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2693]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2693]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2692]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2692]~synth" and latch "packet:sendpacket|sends[2692]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2691]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2691]~synth" and latch "packet:sendpacket|sends[2691]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2690]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2690]~synth" and latch "packet:sendpacket|sends[2690]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2689]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2689]~synth" and latch "packet:sendpacket|sends[2689]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2688]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2688]~synth" and latch "packet:sendpacket|sends[2688]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2687]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2687]~synth" and latch "packet:sendpacket|sends[2687]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2686]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2686]~synth" and latch "packet:sendpacket|sends[2686]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2685]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2685]~synth" and latch "packet:sendpacket|sends[2685]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2684]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2684]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2683]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2683]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2682]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2682]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2681]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2681]~synth" and latch "packet:sendpacket|sends[2681]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2680]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2680]~synth" and latch "packet:sendpacket|sends[2680]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2679]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2679]~synth" and latch "packet:sendpacket|sends[2679]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2678]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2678]~synth" and latch "packet:sendpacket|sends[2678]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2677]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2677]~synth" and latch "packet:sendpacket|sends[2677]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2676]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2676]~synth" and latch "packet:sendpacket|sends[2676]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2675]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2675]~synth" and latch "packet:sendpacket|sends[2675]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2674]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2674]~synth" and latch "packet:sendpacket|sends[2674]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2673]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2673]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2672]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2672]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2671]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2671]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2670]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2670]~synth" and latch "packet:sendpacket|sends[2670]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2669]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2669]~synth" and latch "packet:sendpacket|sends[2669]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2668]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2668]~synth" and latch "packet:sendpacket|sends[2668]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2667]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2667]~synth" and latch "packet:sendpacket|sends[2667]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2666]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2666]~synth" and latch "packet:sendpacket|sends[2666]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2665]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2665]~synth" and latch "packet:sendpacket|sends[2665]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2664]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2664]~synth" and latch "packet:sendpacket|sends[2664]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2663]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2663]~synth" and latch "packet:sendpacket|sends[2663]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2662]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2662]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2661]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2661]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2660]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2660]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2659]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2659]~synth" and latch "packet:sendpacket|sends[2659]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2658]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2658]~synth" and latch "packet:sendpacket|sends[2658]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2657]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2657]~synth" and latch "packet:sendpacket|sends[2657]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2656]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2656]~synth" and latch "packet:sendpacket|sends[2656]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2655]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2655]~synth" and latch "packet:sendpacket|sends[2655]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2654]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2654]~synth" and latch "packet:sendpacket|sends[2654]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2653]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2653]~synth" and latch "packet:sendpacket|sends[2653]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2652]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2652]~synth" and latch "packet:sendpacket|sends[2652]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2651]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2651]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2650]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2650]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2649]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2649]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2648]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2648]~synth" and latch "packet:sendpacket|sends[2648]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2647]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2647]~synth" and latch "packet:sendpacket|sends[2647]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2646]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2646]~synth" and latch "packet:sendpacket|sends[2646]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2645]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2645]~synth" and latch "packet:sendpacket|sends[2645]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2644]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2644]~synth" and latch "packet:sendpacket|sends[2644]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2643]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2643]~synth" and latch "packet:sendpacket|sends[2643]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2642]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2642]~synth" and latch "packet:sendpacket|sends[2642]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2641]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2641]~synth" and latch "packet:sendpacket|sends[2641]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2640]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2640]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2639]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2639]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2638]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2638]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2637]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2637]~synth" and latch "packet:sendpacket|sends[2637]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2636]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2636]~synth" and latch "packet:sendpacket|sends[2636]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2635]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2635]~synth" and latch "packet:sendpacket|sends[2635]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2634]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2634]~synth" and latch "packet:sendpacket|sends[2634]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2633]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2633]~synth" and latch "packet:sendpacket|sends[2633]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2632]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2632]~synth" and latch "packet:sendpacket|sends[2632]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2631]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2631]~synth" and latch "packet:sendpacket|sends[2631]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2630]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2630]~synth" and latch "packet:sendpacket|sends[2630]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2629]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2629]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2628]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2628]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2627]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2627]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2626]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2626]~synth" and latch "packet:sendpacket|sends[2626]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2625]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2625]~synth" and latch "packet:sendpacket|sends[2625]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2624]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2624]~synth" and latch "packet:sendpacket|sends[2624]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2623]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2623]~synth" and latch "packet:sendpacket|sends[2623]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2622]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2622]~synth" and latch "packet:sendpacket|sends[2622]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2621]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2621]~synth" and latch "packet:sendpacket|sends[2621]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2620]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2620]~synth" and latch "packet:sendpacket|sends[2620]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2619]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2619]~synth" and latch "packet:sendpacket|sends[2619]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2618]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2618]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2617]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2617]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2616]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2616]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2615]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2615]~synth" and latch "packet:sendpacket|sends[2615]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2614]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2614]~synth" and latch "packet:sendpacket|sends[2614]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2613]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2613]~synth" and latch "packet:sendpacket|sends[2613]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2612]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2612]~synth" and latch "packet:sendpacket|sends[2612]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2611]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2611]~synth" and latch "packet:sendpacket|sends[2611]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2610]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2610]~synth" and latch "packet:sendpacket|sends[2610]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2609]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2609]~synth" and latch "packet:sendpacket|sends[2609]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2608]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2608]~synth" and latch "packet:sendpacket|sends[2608]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2607]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2607]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2606]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2606]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2605]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2605]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2604]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2604]~synth" and latch "packet:sendpacket|sends[2604]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2603]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2603]~synth" and latch "packet:sendpacket|sends[2603]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2602]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2602]~synth" and latch "packet:sendpacket|sends[2602]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2601]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2601]~synth" and latch "packet:sendpacket|sends[2601]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2600]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2600]~synth" and latch "packet:sendpacket|sends[2600]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2599]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2599]~synth" and latch "packet:sendpacket|sends[2599]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2598]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2598]~synth" and latch "packet:sendpacket|sends[2598]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2597]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2597]~synth" and latch "packet:sendpacket|sends[2597]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2596]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2596]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2595]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2595]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2594]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2594]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2593]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2593]~synth" and latch "packet:sendpacket|sends[2593]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2592]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2592]~synth" and latch "packet:sendpacket|sends[2592]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2591]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2591]~synth" and latch "packet:sendpacket|sends[2591]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2590]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2590]~synth" and latch "packet:sendpacket|sends[2590]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2589]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2589]~synth" and latch "packet:sendpacket|sends[2589]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2588]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2588]~synth" and latch "packet:sendpacket|sends[2588]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2587]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2587]~synth" and latch "packet:sendpacket|sends[2587]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2586]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2586]~synth" and latch "packet:sendpacket|sends[2586]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2585]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2585]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2584]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2584]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2583]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2583]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2582]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2582]~synth" and latch "packet:sendpacket|sends[2582]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2581]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2581]~synth" and latch "packet:sendpacket|sends[2581]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2580]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2580]~synth" and latch "packet:sendpacket|sends[2580]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2579]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2579]~synth" and latch "packet:sendpacket|sends[2579]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2578]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2578]~synth" and latch "packet:sendpacket|sends[2578]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2577]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2577]~synth" and latch "packet:sendpacket|sends[2577]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2576]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2576]~synth" and latch "packet:sendpacket|sends[2576]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2575]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2575]~synth" and latch "packet:sendpacket|sends[2575]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2574]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2574]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2573]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2573]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2572]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2572]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2571]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2571]~synth" and latch "packet:sendpacket|sends[2571]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2570]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2570]~synth" and latch "packet:sendpacket|sends[2570]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2569]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2569]~synth" and latch "packet:sendpacket|sends[2569]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2568]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2568]~synth" and latch "packet:sendpacket|sends[2568]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2567]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2567]~synth" and latch "packet:sendpacket|sends[2567]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2566]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2566]~synth" and latch "packet:sendpacket|sends[2566]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2565]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2565]~synth" and latch "packet:sendpacket|sends[2565]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2564]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2564]~synth" and latch "packet:sendpacket|sends[2564]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2563]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2563]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2562]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2562]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2561]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2561]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2560]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2560]~synth" and latch "packet:sendpacket|sends[2560]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2559]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2559]~synth" and latch "packet:sendpacket|sends[2559]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2558]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2558]~synth" and latch "packet:sendpacket|sends[2558]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2557]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2557]~synth" and latch "packet:sendpacket|sends[2557]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2556]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2556]~synth" and latch "packet:sendpacket|sends[2556]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2555]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2555]~synth" and latch "packet:sendpacket|sends[2555]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2554]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2554]~synth" and latch "packet:sendpacket|sends[2554]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2553]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2553]~synth" and latch "packet:sendpacket|sends[2553]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2552]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2552]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2551]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2551]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2550]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2550]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2549]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2549]~synth" and latch "packet:sendpacket|sends[2549]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2548]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2548]~synth" and latch "packet:sendpacket|sends[2548]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2547]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2547]~synth" and latch "packet:sendpacket|sends[2547]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2546]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2546]~synth" and latch "packet:sendpacket|sends[2546]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2545]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2545]~synth" and latch "packet:sendpacket|sends[2545]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2544]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2544]~synth" and latch "packet:sendpacket|sends[2544]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2543]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2543]~synth" and latch "packet:sendpacket|sends[2543]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2542]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2542]~synth" and latch "packet:sendpacket|sends[2542]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2541]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2541]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2540]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2540]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2539]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2539]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2538]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2538]~synth" and latch "packet:sendpacket|sends[2538]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2537]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2537]~synth" and latch "packet:sendpacket|sends[2537]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2536]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2536]~synth" and latch "packet:sendpacket|sends[2536]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2535]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2535]~synth" and latch "packet:sendpacket|sends[2535]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2534]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2534]~synth" and latch "packet:sendpacket|sends[2534]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2533]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2533]~synth" and latch "packet:sendpacket|sends[2533]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2532]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2532]~synth" and latch "packet:sendpacket|sends[2532]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2531]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2531]~synth" and latch "packet:sendpacket|sends[2531]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2530]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2530]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2529]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2529]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2528]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2528]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2527]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2527]~synth" and latch "packet:sendpacket|sends[2527]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2526]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2526]~synth" and latch "packet:sendpacket|sends[2526]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2525]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2525]~synth" and latch "packet:sendpacket|sends[2525]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2524]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2524]~synth" and latch "packet:sendpacket|sends[2524]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2523]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2523]~synth" and latch "packet:sendpacket|sends[2523]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2522]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2522]~synth" and latch "packet:sendpacket|sends[2522]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2521]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2521]~synth" and latch "packet:sendpacket|sends[2521]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2520]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2520]~synth" and latch "packet:sendpacket|sends[2520]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2519]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2519]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2518]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2518]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2517]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2517]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2516]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2516]~synth" and latch "packet:sendpacket|sends[2516]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2515]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2515]~synth" and latch "packet:sendpacket|sends[2515]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2514]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2514]~synth" and latch "packet:sendpacket|sends[2514]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2513]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2513]~synth" and latch "packet:sendpacket|sends[2513]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2512]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2512]~synth" and latch "packet:sendpacket|sends[2512]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2511]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2511]~synth" and latch "packet:sendpacket|sends[2511]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2510]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2510]~synth" and latch "packet:sendpacket|sends[2510]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2509]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2509]~synth" and latch "packet:sendpacket|sends[2509]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2508]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2508]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2507]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2507]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2506]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2506]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2505]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2505]~synth" and latch "packet:sendpacket|sends[2505]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2504]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2504]~synth" and latch "packet:sendpacket|sends[2504]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2503]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2503]~synth" and latch "packet:sendpacket|sends[2503]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2502]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2502]~synth" and latch "packet:sendpacket|sends[2502]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2501]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2501]~synth" and latch "packet:sendpacket|sends[2501]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2500]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2500]~synth" and latch "packet:sendpacket|sends[2500]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2499]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2499]~synth" and latch "packet:sendpacket|sends[2499]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2498]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2498]~synth" and latch "packet:sendpacket|sends[2498]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2497]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2497]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2496]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2496]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2495]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2495]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2494]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2494]~synth" and latch "packet:sendpacket|sends[2494]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2493]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2493]~synth" and latch "packet:sendpacket|sends[2493]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2492]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2492]~synth" and latch "packet:sendpacket|sends[2492]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2491]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2491]~synth" and latch "packet:sendpacket|sends[2491]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2490]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2490]~synth" and latch "packet:sendpacket|sends[2490]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2489]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2489]~synth" and latch "packet:sendpacket|sends[2489]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2488]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2488]~synth" and latch "packet:sendpacket|sends[2488]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2487]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2487]~synth" and latch "packet:sendpacket|sends[2487]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2486]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2486]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2485]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2485]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2484]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2484]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2483]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2483]~synth" and latch "packet:sendpacket|sends[2483]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2482]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2482]~synth" and latch "packet:sendpacket|sends[2482]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2481]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2481]~synth" and latch "packet:sendpacket|sends[2481]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2480]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2480]~synth" and latch "packet:sendpacket|sends[2480]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2479]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2479]~synth" and latch "packet:sendpacket|sends[2479]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2478]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2478]~synth" and latch "packet:sendpacket|sends[2478]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2477]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2477]~synth" and latch "packet:sendpacket|sends[2477]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2476]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2476]~synth" and latch "packet:sendpacket|sends[2476]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2475]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2475]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2474]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2474]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2473]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2473]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2472]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2472]~synth" and latch "packet:sendpacket|sends[2472]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2471]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2471]~synth" and latch "packet:sendpacket|sends[2471]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2470]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2470]~synth" and latch "packet:sendpacket|sends[2470]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2469]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2469]~synth" and latch "packet:sendpacket|sends[2469]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2468]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2468]~synth" and latch "packet:sendpacket|sends[2468]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2467]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2467]~synth" and latch "packet:sendpacket|sends[2467]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2466]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2466]~synth" and latch "packet:sendpacket|sends[2466]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2465]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2465]~synth" and latch "packet:sendpacket|sends[2465]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2464]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2464]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2463]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2463]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2462]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2462]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2461]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2461]~synth" and latch "packet:sendpacket|sends[2461]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2460]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2460]~synth" and latch "packet:sendpacket|sends[2460]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2459]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2459]~synth" and latch "packet:sendpacket|sends[2459]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2458]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2458]~synth" and latch "packet:sendpacket|sends[2458]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2457]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2457]~synth" and latch "packet:sendpacket|sends[2457]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2456]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2456]~synth" and latch "packet:sendpacket|sends[2456]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2455]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2455]~synth" and latch "packet:sendpacket|sends[2455]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2454]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2454]~synth" and latch "packet:sendpacket|sends[2454]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2453]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2453]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2452]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2452]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2451]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2451]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2450]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2450]~synth" and latch "packet:sendpacket|sends[2450]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2449]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2449]~synth" and latch "packet:sendpacket|sends[2449]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2448]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2448]~synth" and latch "packet:sendpacket|sends[2448]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2447]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2447]~synth" and latch "packet:sendpacket|sends[2447]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2446]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2446]~synth" and latch "packet:sendpacket|sends[2446]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2445]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2445]~synth" and latch "packet:sendpacket|sends[2445]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2444]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2444]~synth" and latch "packet:sendpacket|sends[2444]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2443]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2443]~synth" and latch "packet:sendpacket|sends[2443]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2442]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2442]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2441]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2441]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2440]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2440]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2439]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2439]~synth" and latch "packet:sendpacket|sends[2439]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2438]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2438]~synth" and latch "packet:sendpacket|sends[2438]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2437]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2437]~synth" and latch "packet:sendpacket|sends[2437]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2436]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2436]~synth" and latch "packet:sendpacket|sends[2436]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2435]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2435]~synth" and latch "packet:sendpacket|sends[2435]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2434]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2434]~synth" and latch "packet:sendpacket|sends[2434]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2433]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2433]~synth" and latch "packet:sendpacket|sends[2433]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2432]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2432]~synth" and latch "packet:sendpacket|sends[2432]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2431]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2431]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2430]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2430]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2429]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2429]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2428]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2428]~synth" and latch "packet:sendpacket|sends[2428]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2427]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2427]~synth" and latch "packet:sendpacket|sends[2427]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2426]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2426]~synth" and latch "packet:sendpacket|sends[2426]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2425]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2425]~synth" and latch "packet:sendpacket|sends[2425]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2424]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2424]~synth" and latch "packet:sendpacket|sends[2424]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2423]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2423]~synth" and latch "packet:sendpacket|sends[2423]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2422]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2422]~synth" and latch "packet:sendpacket|sends[2422]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2421]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2421]~synth" and latch "packet:sendpacket|sends[2421]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2420]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2420]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2419]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2419]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2418]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2418]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2417]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2417]~synth" and latch "packet:sendpacket|sends[2417]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2416]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2416]~synth" and latch "packet:sendpacket|sends[2416]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2415]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2415]~synth" and latch "packet:sendpacket|sends[2415]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2414]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2414]~synth" and latch "packet:sendpacket|sends[2414]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2413]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2413]~synth" and latch "packet:sendpacket|sends[2413]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2412]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2412]~synth" and latch "packet:sendpacket|sends[2412]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2411]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2411]~synth" and latch "packet:sendpacket|sends[2411]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2410]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2410]~synth" and latch "packet:sendpacket|sends[2410]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2409]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2409]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2408]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2408]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2407]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2407]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2406]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2406]~synth" and latch "packet:sendpacket|sends[2406]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2405]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2405]~synth" and latch "packet:sendpacket|sends[2405]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2404]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2404]~synth" and latch "packet:sendpacket|sends[2404]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2403]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2403]~synth" and latch "packet:sendpacket|sends[2403]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2402]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2402]~synth" and latch "packet:sendpacket|sends[2402]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2401]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2401]~synth" and latch "packet:sendpacket|sends[2401]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2400]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2400]~synth" and latch "packet:sendpacket|sends[2400]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2399]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2399]~synth" and latch "packet:sendpacket|sends[2399]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2398]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2398]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2397]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2397]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2396]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2396]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2395]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2395]~synth" and latch "packet:sendpacket|sends[2395]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2394]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2394]~synth" and latch "packet:sendpacket|sends[2394]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2393]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2393]~synth" and latch "packet:sendpacket|sends[2393]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2392]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2392]~synth" and latch "packet:sendpacket|sends[2392]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2391]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2391]~synth" and latch "packet:sendpacket|sends[2391]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2390]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2390]~synth" and latch "packet:sendpacket|sends[2390]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2389]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2389]~synth" and latch "packet:sendpacket|sends[2389]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2388]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2388]~synth" and latch "packet:sendpacket|sends[2388]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2387]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2387]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2386]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2386]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2385]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2385]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2384]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2384]~synth" and latch "packet:sendpacket|sends[2384]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2383]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2383]~synth" and latch "packet:sendpacket|sends[2383]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2382]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2382]~synth" and latch "packet:sendpacket|sends[2382]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2381]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2381]~synth" and latch "packet:sendpacket|sends[2381]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2380]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2380]~synth" and latch "packet:sendpacket|sends[2380]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2379]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2379]~synth" and latch "packet:sendpacket|sends[2379]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2378]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2378]~synth" and latch "packet:sendpacket|sends[2378]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2377]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2377]~synth" and latch "packet:sendpacket|sends[2377]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2376]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2376]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2375]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2375]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2374]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2374]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2373]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2373]~synth" and latch "packet:sendpacket|sends[2373]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2372]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2372]~synth" and latch "packet:sendpacket|sends[2372]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2371]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2371]~synth" and latch "packet:sendpacket|sends[2371]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2370]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2370]~synth" and latch "packet:sendpacket|sends[2370]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2369]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2369]~synth" and latch "packet:sendpacket|sends[2369]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2368]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2368]~synth" and latch "packet:sendpacket|sends[2368]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2367]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2367]~synth" and latch "packet:sendpacket|sends[2367]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2366]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2366]~synth" and latch "packet:sendpacket|sends[2366]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2365]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2365]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2364]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2364]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2363]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2363]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2362]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2362]~synth" and latch "packet:sendpacket|sends[2362]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2361]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2361]~synth" and latch "packet:sendpacket|sends[2361]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2360]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2360]~synth" and latch "packet:sendpacket|sends[2360]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2359]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2359]~synth" and latch "packet:sendpacket|sends[2359]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2358]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2358]~synth" and latch "packet:sendpacket|sends[2358]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2357]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2357]~synth" and latch "packet:sendpacket|sends[2357]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2356]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2356]~synth" and latch "packet:sendpacket|sends[2356]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2355]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2355]~synth" and latch "packet:sendpacket|sends[2355]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2354]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2354]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2353]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2353]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2352]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2352]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2351]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2351]~synth" and latch "packet:sendpacket|sends[2351]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2350]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2350]~synth" and latch "packet:sendpacket|sends[2350]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2349]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2349]~synth" and latch "packet:sendpacket|sends[2349]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2348]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2348]~synth" and latch "packet:sendpacket|sends[2348]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2347]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2347]~synth" and latch "packet:sendpacket|sends[2347]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2346]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2346]~synth" and latch "packet:sendpacket|sends[2346]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2345]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2345]~synth" and latch "packet:sendpacket|sends[2345]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2344]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2344]~synth" and latch "packet:sendpacket|sends[2344]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2343]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2343]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2342]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2342]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2341]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2341]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2340]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2340]~synth" and latch "packet:sendpacket|sends[2340]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2339]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2339]~synth" and latch "packet:sendpacket|sends[2339]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2338]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2338]~synth" and latch "packet:sendpacket|sends[2338]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2337]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2337]~synth" and latch "packet:sendpacket|sends[2337]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2336]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2336]~synth" and latch "packet:sendpacket|sends[2336]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2335]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2335]~synth" and latch "packet:sendpacket|sends[2335]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2334]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2334]~synth" and latch "packet:sendpacket|sends[2334]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2333]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2333]~synth" and latch "packet:sendpacket|sends[2333]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2332]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2332]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2331]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2331]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2330]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2330]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2329]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2329]~synth" and latch "packet:sendpacket|sends[2329]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2328]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2328]~synth" and latch "packet:sendpacket|sends[2328]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2327]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2327]~synth" and latch "packet:sendpacket|sends[2327]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2326]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2326]~synth" and latch "packet:sendpacket|sends[2326]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2325]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2325]~synth" and latch "packet:sendpacket|sends[2325]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2324]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2324]~synth" and latch "packet:sendpacket|sends[2324]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2323]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2323]~synth" and latch "packet:sendpacket|sends[2323]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2322]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2322]~synth" and latch "packet:sendpacket|sends[2322]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2321]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2321]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2320]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2320]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2319]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2319]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2318]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2318]~synth" and latch "packet:sendpacket|sends[2318]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2317]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2317]~synth" and latch "packet:sendpacket|sends[2317]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2316]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2316]~synth" and latch "packet:sendpacket|sends[2316]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2315]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2315]~synth" and latch "packet:sendpacket|sends[2315]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2314]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2314]~synth" and latch "packet:sendpacket|sends[2314]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2313]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2313]~synth" and latch "packet:sendpacket|sends[2313]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2312]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2312]~synth" and latch "packet:sendpacket|sends[2312]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2311]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2311]~synth" and latch "packet:sendpacket|sends[2311]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2310]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2310]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2309]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2309]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2308]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2308]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2307]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2307]~synth" and latch "packet:sendpacket|sends[2307]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2306]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2306]~synth" and latch "packet:sendpacket|sends[2306]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2305]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2305]~synth" and latch "packet:sendpacket|sends[2305]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2304]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2304]~synth" and latch "packet:sendpacket|sends[2304]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2303]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2303]~synth" and latch "packet:sendpacket|sends[2303]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2302]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2302]~synth" and latch "packet:sendpacket|sends[2302]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2301]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2301]~synth" and latch "packet:sendpacket|sends[2301]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2300]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2300]~synth" and latch "packet:sendpacket|sends[2300]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2299]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2299]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2298]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2298]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2297]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2297]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2296]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2296]~synth" and latch "packet:sendpacket|sends[2296]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2295]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2295]~synth" and latch "packet:sendpacket|sends[2295]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2294]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2294]~synth" and latch "packet:sendpacket|sends[2294]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2293]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2293]~synth" and latch "packet:sendpacket|sends[2293]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2292]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2292]~synth" and latch "packet:sendpacket|sends[2292]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2291]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2291]~synth" and latch "packet:sendpacket|sends[2291]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2290]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2290]~synth" and latch "packet:sendpacket|sends[2290]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2289]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2289]~synth" and latch "packet:sendpacket|sends[2289]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2288]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2288]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2287]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2287]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2286]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2286]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2285]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2285]~synth" and latch "packet:sendpacket|sends[2285]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2284]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2284]~synth" and latch "packet:sendpacket|sends[2284]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2283]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2283]~synth" and latch "packet:sendpacket|sends[2283]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2282]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2282]~synth" and latch "packet:sendpacket|sends[2282]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2281]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2281]~synth" and latch "packet:sendpacket|sends[2281]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2280]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2280]~synth" and latch "packet:sendpacket|sends[2280]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2279]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2279]~synth" and latch "packet:sendpacket|sends[2279]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2278]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2278]~synth" and latch "packet:sendpacket|sends[2278]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2277]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2277]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2276]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2276]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2275]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2275]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2274]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2274]~synth" and latch "packet:sendpacket|sends[2274]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2273]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2273]~synth" and latch "packet:sendpacket|sends[2273]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2272]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2272]~synth" and latch "packet:sendpacket|sends[2272]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2271]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2271]~synth" and latch "packet:sendpacket|sends[2271]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2270]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2270]~synth" and latch "packet:sendpacket|sends[2270]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2269]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2269]~synth" and latch "packet:sendpacket|sends[2269]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2268]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2268]~synth" and latch "packet:sendpacket|sends[2268]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2267]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2267]~synth" and latch "packet:sendpacket|sends[2267]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2266]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2266]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2265]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2265]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2264]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2264]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2263]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2263]~synth" and latch "packet:sendpacket|sends[2263]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2262]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2262]~synth" and latch "packet:sendpacket|sends[2262]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2261]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2261]~synth" and latch "packet:sendpacket|sends[2261]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2260]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2260]~synth" and latch "packet:sendpacket|sends[2260]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2259]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2259]~synth" and latch "packet:sendpacket|sends[2259]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2258]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2258]~synth" and latch "packet:sendpacket|sends[2258]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2257]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2257]~synth" and latch "packet:sendpacket|sends[2257]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2256]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2256]~synth" and latch "packet:sendpacket|sends[2256]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2255]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2255]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2254]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2254]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2253]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2253]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2252]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2252]~synth" and latch "packet:sendpacket|sends[2252]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2251]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2251]~synth" and latch "packet:sendpacket|sends[2251]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2250]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2250]~synth" and latch "packet:sendpacket|sends[2250]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2249]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2249]~synth" and latch "packet:sendpacket|sends[2249]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2248]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2248]~synth" and latch "packet:sendpacket|sends[2248]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2247]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2247]~synth" and latch "packet:sendpacket|sends[2247]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2246]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2246]~synth" and latch "packet:sendpacket|sends[2246]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2245]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2245]~synth" and latch "packet:sendpacket|sends[2245]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2244]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2244]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2243]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2243]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2242]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2242]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2241]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2241]~synth" and latch "packet:sendpacket|sends[2241]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2240]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2240]~synth" and latch "packet:sendpacket|sends[2240]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2239]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2239]~synth" and latch "packet:sendpacket|sends[2239]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2238]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2238]~synth" and latch "packet:sendpacket|sends[2238]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2237]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2237]~synth" and latch "packet:sendpacket|sends[2237]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2236]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2236]~synth" and latch "packet:sendpacket|sends[2236]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2235]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2235]~synth" and latch "packet:sendpacket|sends[2235]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2234]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2234]~synth" and latch "packet:sendpacket|sends[2234]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2233]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2233]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2232]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2232]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2231]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2231]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2230]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2230]~synth" and latch "packet:sendpacket|sends[2230]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2229]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2229]~synth" and latch "packet:sendpacket|sends[2229]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2228]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2228]~synth" and latch "packet:sendpacket|sends[2228]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2227]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2227]~synth" and latch "packet:sendpacket|sends[2227]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2226]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2226]~synth" and latch "packet:sendpacket|sends[2226]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2225]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2225]~synth" and latch "packet:sendpacket|sends[2225]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2224]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2224]~synth" and latch "packet:sendpacket|sends[2224]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2223]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2223]~synth" and latch "packet:sendpacket|sends[2223]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2222]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2222]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2221]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2221]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2220]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2220]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2219]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2219]~synth" and latch "packet:sendpacket|sends[2219]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2218]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2218]~synth" and latch "packet:sendpacket|sends[2218]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2217]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2217]~synth" and latch "packet:sendpacket|sends[2217]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2216]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2216]~synth" and latch "packet:sendpacket|sends[2216]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2215]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2215]~synth" and latch "packet:sendpacket|sends[2215]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2214]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2214]~synth" and latch "packet:sendpacket|sends[2214]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2213]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2213]~synth" and latch "packet:sendpacket|sends[2213]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2212]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2212]~synth" and latch "packet:sendpacket|sends[2212]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2211]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2211]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2210]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2210]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2209]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2209]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2208]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2208]~synth" and latch "packet:sendpacket|sends[2208]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2207]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2207]~synth" and latch "packet:sendpacket|sends[2207]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2206]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2206]~synth" and latch "packet:sendpacket|sends[2206]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2205]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2205]~synth" and latch "packet:sendpacket|sends[2205]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2204]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2204]~synth" and latch "packet:sendpacket|sends[2204]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2203]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2203]~synth" and latch "packet:sendpacket|sends[2203]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2202]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2202]~synth" and latch "packet:sendpacket|sends[2202]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2201]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2201]~synth" and latch "packet:sendpacket|sends[2201]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2200]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2200]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2199]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2199]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2198]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2198]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2197]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2197]~synth" and latch "packet:sendpacket|sends[2197]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2196]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2196]~synth" and latch "packet:sendpacket|sends[2196]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2195]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2195]~synth" and latch "packet:sendpacket|sends[2195]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2194]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2194]~synth" and latch "packet:sendpacket|sends[2194]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2193]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2193]~synth" and latch "packet:sendpacket|sends[2193]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2192]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2192]~synth" and latch "packet:sendpacket|sends[2192]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2191]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2191]~synth" and latch "packet:sendpacket|sends[2191]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2190]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2190]~synth" and latch "packet:sendpacket|sends[2190]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2189]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2189]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2188]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2188]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2187]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2187]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2186]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2186]~synth" and latch "packet:sendpacket|sends[2186]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2185]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2185]~synth" and latch "packet:sendpacket|sends[2185]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2184]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2184]~synth" and latch "packet:sendpacket|sends[2184]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2183]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2183]~synth" and latch "packet:sendpacket|sends[2183]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2182]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2182]~synth" and latch "packet:sendpacket|sends[2182]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2181]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2181]~synth" and latch "packet:sendpacket|sends[2181]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2180]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2180]~synth" and latch "packet:sendpacket|sends[2180]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2179]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2179]~synth" and latch "packet:sendpacket|sends[2179]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2178]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2178]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2177]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2177]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2176]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2176]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2175]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2175]~synth" and latch "packet:sendpacket|sends[2175]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2174]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2174]~synth" and latch "packet:sendpacket|sends[2174]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2173]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2173]~synth" and latch "packet:sendpacket|sends[2173]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2172]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2172]~synth" and latch "packet:sendpacket|sends[2172]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2171]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2171]~synth" and latch "packet:sendpacket|sends[2171]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2170]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2170]~synth" and latch "packet:sendpacket|sends[2170]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2169]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2169]~synth" and latch "packet:sendpacket|sends[2169]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2168]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2168]~synth" and latch "packet:sendpacket|sends[2168]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2167]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2167]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2166]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2166]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2165]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2165]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2164]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2164]~synth" and latch "packet:sendpacket|sends[2164]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2163]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2163]~synth" and latch "packet:sendpacket|sends[2163]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2162]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2162]~synth" and latch "packet:sendpacket|sends[2162]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2161]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2161]~synth" and latch "packet:sendpacket|sends[2161]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2160]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2160]~synth" and latch "packet:sendpacket|sends[2160]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2159]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2159]~synth" and latch "packet:sendpacket|sends[2159]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2158]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2158]~synth" and latch "packet:sendpacket|sends[2158]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2157]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2157]~synth" and latch "packet:sendpacket|sends[2157]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2156]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2156]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2155]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2155]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2154]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2154]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2153]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2153]~synth" and latch "packet:sendpacket|sends[2153]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2152]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2152]~synth" and latch "packet:sendpacket|sends[2152]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2151]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2151]~synth" and latch "packet:sendpacket|sends[2151]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2150]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2150]~synth" and latch "packet:sendpacket|sends[2150]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2149]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2149]~synth" and latch "packet:sendpacket|sends[2149]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2148]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2148]~synth" and latch "packet:sendpacket|sends[2148]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2147]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2147]~synth" and latch "packet:sendpacket|sends[2147]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2146]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2146]~synth" and latch "packet:sendpacket|sends[2146]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2145]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2145]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2144]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2144]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2143]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2143]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2142]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2142]~synth" and latch "packet:sendpacket|sends[2142]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2141]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2141]~synth" and latch "packet:sendpacket|sends[2141]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2140]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2140]~synth" and latch "packet:sendpacket|sends[2140]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2139]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2139]~synth" and latch "packet:sendpacket|sends[2139]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2138]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2138]~synth" and latch "packet:sendpacket|sends[2138]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2137]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2137]~synth" and latch "packet:sendpacket|sends[2137]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2136]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2136]~synth" and latch "packet:sendpacket|sends[2136]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2135]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2135]~synth" and latch "packet:sendpacket|sends[2135]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2134]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2134]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2133]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2133]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2132]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2132]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2131]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2131]~synth" and latch "packet:sendpacket|sends[2131]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2130]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2130]~synth" and latch "packet:sendpacket|sends[2130]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2129]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2129]~synth" and latch "packet:sendpacket|sends[2129]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2128]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2128]~synth" and latch "packet:sendpacket|sends[2128]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2127]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2127]~synth" and latch "packet:sendpacket|sends[2127]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2126]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2126]~synth" and latch "packet:sendpacket|sends[2126]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2125]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2125]~synth" and latch "packet:sendpacket|sends[2125]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2124]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2124]~synth" and latch "packet:sendpacket|sends[2124]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2123]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2123]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2122]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2122]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2121]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2121]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2120]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2120]~synth" and latch "packet:sendpacket|sends[2120]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2119]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2119]~synth" and latch "packet:sendpacket|sends[2119]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2118]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2118]~synth" and latch "packet:sendpacket|sends[2118]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2117]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2117]~synth" and latch "packet:sendpacket|sends[2117]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2116]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2116]~synth" and latch "packet:sendpacket|sends[2116]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2115]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2115]~synth" and latch "packet:sendpacket|sends[2115]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2114]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2114]~synth" and latch "packet:sendpacket|sends[2114]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2113]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2113]~synth" and latch "packet:sendpacket|sends[2113]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2112]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2112]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2111]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2111]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2110]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2110]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2109]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2109]~synth" and latch "packet:sendpacket|sends[2109]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2108]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2108]~synth" and latch "packet:sendpacket|sends[2108]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2107]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2107]~synth" and latch "packet:sendpacket|sends[2107]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2106]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2106]~synth" and latch "packet:sendpacket|sends[2106]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2105]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2105]~synth" and latch "packet:sendpacket|sends[2105]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2104]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2104]~synth" and latch "packet:sendpacket|sends[2104]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2103]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2103]~synth" and latch "packet:sendpacket|sends[2103]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2102]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2102]~synth" and latch "packet:sendpacket|sends[2102]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2101]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2101]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2100]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2100]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2099]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2099]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2098]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2098]~synth" and latch "packet:sendpacket|sends[2098]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2097]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2097]~synth" and latch "packet:sendpacket|sends[2097]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2096]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2096]~synth" and latch "packet:sendpacket|sends[2096]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2095]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2095]~synth" and latch "packet:sendpacket|sends[2095]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2094]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2094]~synth" and latch "packet:sendpacket|sends[2094]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2093]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2093]~synth" and latch "packet:sendpacket|sends[2093]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2092]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2092]~synth" and latch "packet:sendpacket|sends[2092]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2091]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2091]~synth" and latch "packet:sendpacket|sends[2091]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2090]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2090]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2089]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2089]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2088]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2088]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2087]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2087]~synth" and latch "packet:sendpacket|sends[2087]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2086]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2086]~synth" and latch "packet:sendpacket|sends[2086]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2085]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2085]~synth" and latch "packet:sendpacket|sends[2085]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2084]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2084]~synth" and latch "packet:sendpacket|sends[2084]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2083]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2083]~synth" and latch "packet:sendpacket|sends[2083]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2082]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2082]~synth" and latch "packet:sendpacket|sends[2082]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2081]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2081]~synth" and latch "packet:sendpacket|sends[2081]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2080]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2080]~synth" and latch "packet:sendpacket|sends[2080]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2079]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2079]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2078]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2078]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2077]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2077]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2076]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2076]~synth" and latch "packet:sendpacket|sends[2076]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2075]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2075]~synth" and latch "packet:sendpacket|sends[2075]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2074]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2074]~synth" and latch "packet:sendpacket|sends[2074]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2073]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2073]~synth" and latch "packet:sendpacket|sends[2073]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2072]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2072]~synth" and latch "packet:sendpacket|sends[2072]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2071]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2071]~synth" and latch "packet:sendpacket|sends[2071]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2070]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2070]~synth" and latch "packet:sendpacket|sends[2070]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2069]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2069]~synth" and latch "packet:sendpacket|sends[2069]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2068]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2068]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2067]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2067]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2066]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2066]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2065]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2065]~synth" and latch "packet:sendpacket|sends[2065]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2064]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2064]~synth" and latch "packet:sendpacket|sends[2064]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2063]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2063]~synth" and latch "packet:sendpacket|sends[2063]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2062]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2062]~synth" and latch "packet:sendpacket|sends[2062]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2061]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2061]~synth" and latch "packet:sendpacket|sends[2061]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2060]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2060]~synth" and latch "packet:sendpacket|sends[2060]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2059]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2059]~synth" and latch "packet:sendpacket|sends[2059]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2058]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2058]~synth" and latch "packet:sendpacket|sends[2058]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2057]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2057]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2056]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2056]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2055]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2055]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2054]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2054]~synth" and latch "packet:sendpacket|sends[2054]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2053]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2053]~synth" and latch "packet:sendpacket|sends[2053]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2052]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2052]~synth" and latch "packet:sendpacket|sends[2052]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2051]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2051]~synth" and latch "packet:sendpacket|sends[2051]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2050]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2050]~synth" and latch "packet:sendpacket|sends[2050]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2049]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2049]~synth" and latch "packet:sendpacket|sends[2049]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2048]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2048]~synth" and latch "packet:sendpacket|sends[2048]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2047]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2047]~synth" and latch "packet:sendpacket|sends[2047]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2046]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2046]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2045]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2045]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2044]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2044]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2043]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2043]~synth" and latch "packet:sendpacket|sends[2043]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2042]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2042]~synth" and latch "packet:sendpacket|sends[2042]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2041]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2041]~synth" and latch "packet:sendpacket|sends[2041]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2040]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2040]~synth" and latch "packet:sendpacket|sends[2040]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2039]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2039]~synth" and latch "packet:sendpacket|sends[2039]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2038]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2038]~synth" and latch "packet:sendpacket|sends[2038]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2037]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2037]~synth" and latch "packet:sendpacket|sends[2037]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2036]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2036]~synth" and latch "packet:sendpacket|sends[2036]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2035]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2035]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2034]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2034]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2033]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2033]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2032]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2032]~synth" and latch "packet:sendpacket|sends[2032]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2031]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2031]~synth" and latch "packet:sendpacket|sends[2031]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2030]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2030]~synth" and latch "packet:sendpacket|sends[2030]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2029]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2029]~synth" and latch "packet:sendpacket|sends[2029]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2028]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2028]~synth" and latch "packet:sendpacket|sends[2028]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2027]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2027]~synth" and latch "packet:sendpacket|sends[2027]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2026]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2026]~synth" and latch "packet:sendpacket|sends[2026]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2025]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2025]~synth" and latch "packet:sendpacket|sends[2025]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2024]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2024]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2023]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2023]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2022]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2022]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2021]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2021]~synth" and latch "packet:sendpacket|sends[2021]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2020]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2020]~synth" and latch "packet:sendpacket|sends[2020]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2019]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2019]~synth" and latch "packet:sendpacket|sends[2019]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2018]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2018]~synth" and latch "packet:sendpacket|sends[2018]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2017]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2017]~synth" and latch "packet:sendpacket|sends[2017]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2016]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2016]~synth" and latch "packet:sendpacket|sends[2016]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2015]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2015]~synth" and latch "packet:sendpacket|sends[2015]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2014]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2014]~synth" and latch "packet:sendpacket|sends[2014]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2013]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2013]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2012]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2012]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2011]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2011]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2010]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2010]~synth" and latch "packet:sendpacket|sends[2010]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2009]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2009]~synth" and latch "packet:sendpacket|sends[2009]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2008]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2008]~synth" and latch "packet:sendpacket|sends[2008]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2007]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2007]~synth" and latch "packet:sendpacket|sends[2007]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2006]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2006]~synth" and latch "packet:sendpacket|sends[2006]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2005]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2005]~synth" and latch "packet:sendpacket|sends[2005]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2004]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2004]~synth" and latch "packet:sendpacket|sends[2004]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2003]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2003]~synth" and latch "packet:sendpacket|sends[2003]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2002]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2002]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2001]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2001]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2000]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2000]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1999]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1999]~synth" and latch "packet:sendpacket|sends[1999]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1998]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1998]~synth" and latch "packet:sendpacket|sends[1998]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1997]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1997]~synth" and latch "packet:sendpacket|sends[1997]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1996]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1996]~synth" and latch "packet:sendpacket|sends[1996]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1995]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1995]~synth" and latch "packet:sendpacket|sends[1995]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1994]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1994]~synth" and latch "packet:sendpacket|sends[1994]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1993]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1993]~synth" and latch "packet:sendpacket|sends[1993]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1992]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1992]~synth" and latch "packet:sendpacket|sends[1992]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1991]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1991]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1990]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1990]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1989]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1989]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1988]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1988]~synth" and latch "packet:sendpacket|sends[1988]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1987]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1987]~synth" and latch "packet:sendpacket|sends[1987]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1986]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1986]~synth" and latch "packet:sendpacket|sends[1986]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1985]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1985]~synth" and latch "packet:sendpacket|sends[1985]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1984]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1984]~synth" and latch "packet:sendpacket|sends[1984]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1983]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1983]~synth" and latch "packet:sendpacket|sends[1983]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1982]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1982]~synth" and latch "packet:sendpacket|sends[1982]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1981]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1981]~synth" and latch "packet:sendpacket|sends[1981]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1980]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1980]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1979]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1979]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1978]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1978]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1977]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1977]~synth" and latch "packet:sendpacket|sends[1977]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1976]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1976]~synth" and latch "packet:sendpacket|sends[1976]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1975]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1975]~synth" and latch "packet:sendpacket|sends[1975]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1974]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1974]~synth" and latch "packet:sendpacket|sends[1974]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1973]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1973]~synth" and latch "packet:sendpacket|sends[1973]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1972]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1972]~synth" and latch "packet:sendpacket|sends[1972]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1971]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1971]~synth" and latch "packet:sendpacket|sends[1971]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1970]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1970]~synth" and latch "packet:sendpacket|sends[1970]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1969]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1969]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1968]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1968]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1967]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1967]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1966]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1966]~synth" and latch "packet:sendpacket|sends[1966]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1965]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1965]~synth" and latch "packet:sendpacket|sends[1965]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1964]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1964]~synth" and latch "packet:sendpacket|sends[1964]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1963]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1963]~synth" and latch "packet:sendpacket|sends[1963]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1962]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1962]~synth" and latch "packet:sendpacket|sends[1962]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1961]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1961]~synth" and latch "packet:sendpacket|sends[1961]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1960]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1960]~synth" and latch "packet:sendpacket|sends[1960]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1959]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1959]~synth" and latch "packet:sendpacket|sends[1959]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1958]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1958]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1957]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1957]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1956]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1956]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1955]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1955]~synth" and latch "packet:sendpacket|sends[1955]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1954]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1954]~synth" and latch "packet:sendpacket|sends[1954]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1953]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1953]~synth" and latch "packet:sendpacket|sends[1953]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1952]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1952]~synth" and latch "packet:sendpacket|sends[1952]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1951]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1951]~synth" and latch "packet:sendpacket|sends[1951]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1950]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1950]~synth" and latch "packet:sendpacket|sends[1950]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1949]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1949]~synth" and latch "packet:sendpacket|sends[1949]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1948]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1948]~synth" and latch "packet:sendpacket|sends[1948]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1947]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1947]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1946]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1946]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1945]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1945]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1944]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1944]~synth" and latch "packet:sendpacket|sends[1944]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1943]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1943]~synth" and latch "packet:sendpacket|sends[1943]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1942]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1942]~synth" and latch "packet:sendpacket|sends[1942]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1941]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1941]~synth" and latch "packet:sendpacket|sends[1941]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1940]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1940]~synth" and latch "packet:sendpacket|sends[1940]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1939]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1939]~synth" and latch "packet:sendpacket|sends[1939]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1938]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1938]~synth" and latch "packet:sendpacket|sends[1938]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1937]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1937]~synth" and latch "packet:sendpacket|sends[1937]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1936]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1936]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1935]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1935]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1934]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1934]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1933]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1933]~synth" and latch "packet:sendpacket|sends[1933]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1932]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1932]~synth" and latch "packet:sendpacket|sends[1932]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1931]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1931]~synth" and latch "packet:sendpacket|sends[1931]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1930]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1930]~synth" and latch "packet:sendpacket|sends[1930]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1929]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1929]~synth" and latch "packet:sendpacket|sends[1929]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1928]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1928]~synth" and latch "packet:sendpacket|sends[1928]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1927]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1927]~synth" and latch "packet:sendpacket|sends[1927]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1926]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1926]~synth" and latch "packet:sendpacket|sends[1926]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1925]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1925]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1924]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1924]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1923]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1923]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1922]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1922]~synth" and latch "packet:sendpacket|sends[1922]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1921]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1921]~synth" and latch "packet:sendpacket|sends[1921]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1920]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1920]~synth" and latch "packet:sendpacket|sends[1920]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1919]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1919]~synth" and latch "packet:sendpacket|sends[1919]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1918]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1918]~synth" and latch "packet:sendpacket|sends[1918]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1917]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1917]~synth" and latch "packet:sendpacket|sends[1917]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1916]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1916]~synth" and latch "packet:sendpacket|sends[1916]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1915]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1915]~synth" and latch "packet:sendpacket|sends[1915]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1914]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1914]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1913]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1913]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1912]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1912]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1911]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1911]~synth" and latch "packet:sendpacket|sends[1911]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1910]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1910]~synth" and latch "packet:sendpacket|sends[1910]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1909]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1909]~synth" and latch "packet:sendpacket|sends[1909]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1908]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1908]~synth" and latch "packet:sendpacket|sends[1908]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1907]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1907]~synth" and latch "packet:sendpacket|sends[1907]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1906]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1906]~synth" and latch "packet:sendpacket|sends[1906]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1905]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1905]~synth" and latch "packet:sendpacket|sends[1905]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1904]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1904]~synth" and latch "packet:sendpacket|sends[1904]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1903]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1903]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1902]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1902]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1901]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1901]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1900]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1900]~synth" and latch "packet:sendpacket|sends[1900]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1899]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1899]~synth" and latch "packet:sendpacket|sends[1899]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1898]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1898]~synth" and latch "packet:sendpacket|sends[1898]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1897]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1897]~synth" and latch "packet:sendpacket|sends[1897]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1896]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1896]~synth" and latch "packet:sendpacket|sends[1896]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1895]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1895]~synth" and latch "packet:sendpacket|sends[1895]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1894]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1894]~synth" and latch "packet:sendpacket|sends[1894]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1893]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1893]~synth" and latch "packet:sendpacket|sends[1893]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1892]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1892]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1891]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1891]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1890]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1890]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1889]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1889]~synth" and latch "packet:sendpacket|sends[1889]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1888]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1888]~synth" and latch "packet:sendpacket|sends[1888]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1887]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1887]~synth" and latch "packet:sendpacket|sends[1887]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1886]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1886]~synth" and latch "packet:sendpacket|sends[1886]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1885]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1885]~synth" and latch "packet:sendpacket|sends[1885]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1884]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1884]~synth" and latch "packet:sendpacket|sends[1884]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1883]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1883]~synth" and latch "packet:sendpacket|sends[1883]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1882]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1882]~synth" and latch "packet:sendpacket|sends[1882]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1881]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1881]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1880]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1880]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1879]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1879]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1878]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1878]~synth" and latch "packet:sendpacket|sends[1878]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1877]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1877]~synth" and latch "packet:sendpacket|sends[1877]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1876]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1876]~synth" and latch "packet:sendpacket|sends[1876]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1875]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1875]~synth" and latch "packet:sendpacket|sends[1875]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1874]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1874]~synth" and latch "packet:sendpacket|sends[1874]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1873]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1873]~synth" and latch "packet:sendpacket|sends[1873]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1872]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1872]~synth" and latch "packet:sendpacket|sends[1872]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1871]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1871]~synth" and latch "packet:sendpacket|sends[1871]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1870]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1870]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1869]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1869]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1868]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1868]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1867]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1867]~synth" and latch "packet:sendpacket|sends[1867]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1866]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1866]~synth" and latch "packet:sendpacket|sends[1866]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1865]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1865]~synth" and latch "packet:sendpacket|sends[1865]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1864]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1864]~synth" and latch "packet:sendpacket|sends[1864]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1863]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1863]~synth" and latch "packet:sendpacket|sends[1863]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1862]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1862]~synth" and latch "packet:sendpacket|sends[1862]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1861]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1861]~synth" and latch "packet:sendpacket|sends[1861]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1860]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1860]~synth" and latch "packet:sendpacket|sends[1860]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1859]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1859]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1858]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1858]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1857]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1857]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1856]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1856]~synth" and latch "packet:sendpacket|sends[1856]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1855]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1855]~synth" and latch "packet:sendpacket|sends[1855]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1854]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1854]~synth" and latch "packet:sendpacket|sends[1854]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1853]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1853]~synth" and latch "packet:sendpacket|sends[1853]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1852]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1852]~synth" and latch "packet:sendpacket|sends[1852]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1851]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1851]~synth" and latch "packet:sendpacket|sends[1851]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1850]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1850]~synth" and latch "packet:sendpacket|sends[1850]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1849]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1849]~synth" and latch "packet:sendpacket|sends[1849]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1848]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1848]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1847]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1847]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1846]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1846]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1845]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1845]~synth" and latch "packet:sendpacket|sends[1845]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1844]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1844]~synth" and latch "packet:sendpacket|sends[1844]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1843]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1843]~synth" and latch "packet:sendpacket|sends[1843]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1842]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1842]~synth" and latch "packet:sendpacket|sends[1842]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1841]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1841]~synth" and latch "packet:sendpacket|sends[1841]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1840]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1840]~synth" and latch "packet:sendpacket|sends[1840]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1839]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1839]~synth" and latch "packet:sendpacket|sends[1839]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1838]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1838]~synth" and latch "packet:sendpacket|sends[1838]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1837]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1837]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1836]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1836]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1835]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1835]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1834]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1834]~synth" and latch "packet:sendpacket|sends[1834]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1833]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1833]~synth" and latch "packet:sendpacket|sends[1833]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1832]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1832]~synth" and latch "packet:sendpacket|sends[1832]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1831]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1831]~synth" and latch "packet:sendpacket|sends[1831]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1830]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1830]~synth" and latch "packet:sendpacket|sends[1830]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1829]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1829]~synth" and latch "packet:sendpacket|sends[1829]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1828]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1828]~synth" and latch "packet:sendpacket|sends[1828]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1827]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1827]~synth" and latch "packet:sendpacket|sends[1827]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1826]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1826]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1825]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1825]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1824]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1824]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1823]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1823]~synth" and latch "packet:sendpacket|sends[1823]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1822]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1822]~synth" and latch "packet:sendpacket|sends[1822]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1821]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1821]~synth" and latch "packet:sendpacket|sends[1821]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1820]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1820]~synth" and latch "packet:sendpacket|sends[1820]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1819]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1819]~synth" and latch "packet:sendpacket|sends[1819]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1818]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1818]~synth" and latch "packet:sendpacket|sends[1818]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1817]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1817]~synth" and latch "packet:sendpacket|sends[1817]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1816]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1816]~synth" and latch "packet:sendpacket|sends[1816]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1815]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1815]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1814]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1814]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1813]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1813]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1812]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1812]~synth" and latch "packet:sendpacket|sends[1812]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1811]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1811]~synth" and latch "packet:sendpacket|sends[1811]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1810]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1810]~synth" and latch "packet:sendpacket|sends[1810]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1809]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1809]~synth" and latch "packet:sendpacket|sends[1809]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1808]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1808]~synth" and latch "packet:sendpacket|sends[1808]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1807]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1807]~synth" and latch "packet:sendpacket|sends[1807]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1806]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1806]~synth" and latch "packet:sendpacket|sends[1806]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1805]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1805]~synth" and latch "packet:sendpacket|sends[1805]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1804]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1804]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1803]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1803]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1802]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1802]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1801]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1801]~synth" and latch "packet:sendpacket|sends[1801]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1800]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1800]~synth" and latch "packet:sendpacket|sends[1800]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1799]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1799]~synth" and latch "packet:sendpacket|sends[1799]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1798]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1798]~synth" and latch "packet:sendpacket|sends[1798]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1797]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1797]~synth" and latch "packet:sendpacket|sends[1797]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1796]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1796]~synth" and latch "packet:sendpacket|sends[1796]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1795]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1795]~synth" and latch "packet:sendpacket|sends[1795]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1794]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1794]~synth" and latch "packet:sendpacket|sends[1794]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1793]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1793]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1792]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1792]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1791]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1791]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1790]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1790]~synth" and latch "packet:sendpacket|sends[1790]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1789]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1789]~synth" and latch "packet:sendpacket|sends[1789]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1788]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1788]~synth" and latch "packet:sendpacket|sends[1788]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1787]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1787]~synth" and latch "packet:sendpacket|sends[1787]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1786]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1786]~synth" and latch "packet:sendpacket|sends[1786]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1785]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1785]~synth" and latch "packet:sendpacket|sends[1785]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1784]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1784]~synth" and latch "packet:sendpacket|sends[1784]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1783]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1783]~synth" and latch "packet:sendpacket|sends[1783]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1782]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1782]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1781]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1781]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1780]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1780]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1779]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1779]~synth" and latch "packet:sendpacket|sends[1779]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1778]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1778]~synth" and latch "packet:sendpacket|sends[1778]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1777]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1777]~synth" and latch "packet:sendpacket|sends[1777]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1776]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1776]~synth" and latch "packet:sendpacket|sends[1776]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1775]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1775]~synth" and latch "packet:sendpacket|sends[1775]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1774]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1774]~synth" and latch "packet:sendpacket|sends[1774]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1773]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1773]~synth" and latch "packet:sendpacket|sends[1773]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1772]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1772]~synth" and latch "packet:sendpacket|sends[1772]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1771]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1771]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1770]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1770]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1769]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1769]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1768]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1768]~synth" and latch "packet:sendpacket|sends[1768]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1767]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1767]~synth" and latch "packet:sendpacket|sends[1767]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1766]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1766]~synth" and latch "packet:sendpacket|sends[1766]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1765]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1765]~synth" and latch "packet:sendpacket|sends[1765]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1764]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1764]~synth" and latch "packet:sendpacket|sends[1764]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1763]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1763]~synth" and latch "packet:sendpacket|sends[1763]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1762]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1762]~synth" and latch "packet:sendpacket|sends[1762]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1761]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1761]~synth" and latch "packet:sendpacket|sends[1761]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1760]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1760]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1759]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1759]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1758]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1758]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1757]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1757]~synth" and latch "packet:sendpacket|sends[1757]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1756]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1756]~synth" and latch "packet:sendpacket|sends[1756]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1755]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1755]~synth" and latch "packet:sendpacket|sends[1755]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1754]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1754]~synth" and latch "packet:sendpacket|sends[1754]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1753]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1753]~synth" and latch "packet:sendpacket|sends[1753]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1752]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1752]~synth" and latch "packet:sendpacket|sends[1752]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1751]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1751]~synth" and latch "packet:sendpacket|sends[1751]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1750]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1750]~synth" and latch "packet:sendpacket|sends[1750]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1749]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1749]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1748]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1748]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1747]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1747]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1746]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1746]~synth" and latch "packet:sendpacket|sends[1746]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1745]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1745]~synth" and latch "packet:sendpacket|sends[1745]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1744]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1744]~synth" and latch "packet:sendpacket|sends[1744]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1743]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1743]~synth" and latch "packet:sendpacket|sends[1743]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1742]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1742]~synth" and latch "packet:sendpacket|sends[1742]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1741]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1741]~synth" and latch "packet:sendpacket|sends[1741]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1740]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1740]~synth" and latch "packet:sendpacket|sends[1740]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1739]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1739]~synth" and latch "packet:sendpacket|sends[1739]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1738]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1738]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1737]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1737]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1736]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1736]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1735]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1735]~synth" and latch "packet:sendpacket|sends[1735]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1734]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1734]~synth" and latch "packet:sendpacket|sends[1734]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1733]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1733]~synth" and latch "packet:sendpacket|sends[1733]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1732]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1732]~synth" and latch "packet:sendpacket|sends[1732]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1731]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1731]~synth" and latch "packet:sendpacket|sends[1731]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1730]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1730]~synth" and latch "packet:sendpacket|sends[1730]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1729]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1729]~synth" and latch "packet:sendpacket|sends[1729]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1728]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1728]~synth" and latch "packet:sendpacket|sends[1728]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1727]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1727]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1726]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1726]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1725]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1725]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1724]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1724]~synth" and latch "packet:sendpacket|sends[1724]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1723]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1723]~synth" and latch "packet:sendpacket|sends[1723]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1722]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1722]~synth" and latch "packet:sendpacket|sends[1722]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1721]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1721]~synth" and latch "packet:sendpacket|sends[1721]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1720]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1720]~synth" and latch "packet:sendpacket|sends[1720]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1719]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1719]~synth" and latch "packet:sendpacket|sends[1719]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1718]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1718]~synth" and latch "packet:sendpacket|sends[1718]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1717]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1717]~synth" and latch "packet:sendpacket|sends[1717]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1716]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1716]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1715]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1715]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1714]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1714]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1713]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1713]~synth" and latch "packet:sendpacket|sends[1713]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1712]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1712]~synth" and latch "packet:sendpacket|sends[1712]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1711]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1711]~synth" and latch "packet:sendpacket|sends[1711]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1710]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1710]~synth" and latch "packet:sendpacket|sends[1710]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1709]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1709]~synth" and latch "packet:sendpacket|sends[1709]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1708]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1708]~synth" and latch "packet:sendpacket|sends[1708]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1707]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1707]~synth" and latch "packet:sendpacket|sends[1707]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1706]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1706]~synth" and latch "packet:sendpacket|sends[1706]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1705]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1705]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1704]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1704]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1703]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1703]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1702]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1702]~synth" and latch "packet:sendpacket|sends[1702]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1701]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1701]~synth" and latch "packet:sendpacket|sends[1701]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1700]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1700]~synth" and latch "packet:sendpacket|sends[1700]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1699]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1699]~synth" and latch "packet:sendpacket|sends[1699]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1698]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1698]~synth" and latch "packet:sendpacket|sends[1698]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1697]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1697]~synth" and latch "packet:sendpacket|sends[1697]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1696]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1696]~synth" and latch "packet:sendpacket|sends[1696]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1695]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1695]~synth" and latch "packet:sendpacket|sends[1695]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1694]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1694]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1693]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1693]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1692]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1692]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1691]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1691]~synth" and latch "packet:sendpacket|sends[1691]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1690]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1690]~synth" and latch "packet:sendpacket|sends[1690]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1689]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1689]~synth" and latch "packet:sendpacket|sends[1689]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1688]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1688]~synth" and latch "packet:sendpacket|sends[1688]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1687]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1687]~synth" and latch "packet:sendpacket|sends[1687]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1686]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1686]~synth" and latch "packet:sendpacket|sends[1686]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1685]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1685]~synth" and latch "packet:sendpacket|sends[1685]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1684]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1684]~synth" and latch "packet:sendpacket|sends[1684]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1683]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1683]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1682]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1682]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1681]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1681]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1680]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1680]~synth" and latch "packet:sendpacket|sends[1680]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1679]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1679]~synth" and latch "packet:sendpacket|sends[1679]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1678]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1678]~synth" and latch "packet:sendpacket|sends[1678]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1677]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1677]~synth" and latch "packet:sendpacket|sends[1677]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1676]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1676]~synth" and latch "packet:sendpacket|sends[1676]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1675]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1675]~synth" and latch "packet:sendpacket|sends[1675]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1674]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1674]~synth" and latch "packet:sendpacket|sends[1674]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1673]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1673]~synth" and latch "packet:sendpacket|sends[1673]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1672]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1672]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1671]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1671]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1670]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1670]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1669]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1669]~synth" and latch "packet:sendpacket|sends[1669]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1668]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1668]~synth" and latch "packet:sendpacket|sends[1668]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1667]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1667]~synth" and latch "packet:sendpacket|sends[1667]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1666]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1666]~synth" and latch "packet:sendpacket|sends[1666]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1665]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1665]~synth" and latch "packet:sendpacket|sends[1665]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1664]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1664]~synth" and latch "packet:sendpacket|sends[1664]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1663]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1663]~synth" and latch "packet:sendpacket|sends[1663]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1662]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1662]~synth" and latch "packet:sendpacket|sends[1662]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1661]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1661]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1660]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1660]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1659]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1659]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1658]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1658]~synth" and latch "packet:sendpacket|sends[1658]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1657]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1657]~synth" and latch "packet:sendpacket|sends[1657]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1656]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1656]~synth" and latch "packet:sendpacket|sends[1656]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1655]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1655]~synth" and latch "packet:sendpacket|sends[1655]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1654]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1654]~synth" and latch "packet:sendpacket|sends[1654]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1653]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1653]~synth" and latch "packet:sendpacket|sends[1653]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1652]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1652]~synth" and latch "packet:sendpacket|sends[1652]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1651]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1651]~synth" and latch "packet:sendpacket|sends[1651]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1650]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1650]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1649]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1649]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1648]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1648]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1647]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1647]~synth" and latch "packet:sendpacket|sends[1647]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1646]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1646]~synth" and latch "packet:sendpacket|sends[1646]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1645]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1645]~synth" and latch "packet:sendpacket|sends[1645]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1644]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1644]~synth" and latch "packet:sendpacket|sends[1644]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1643]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1643]~synth" and latch "packet:sendpacket|sends[1643]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1642]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1642]~synth" and latch "packet:sendpacket|sends[1642]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1641]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1641]~synth" and latch "packet:sendpacket|sends[1641]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1640]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1640]~synth" and latch "packet:sendpacket|sends[1640]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1639]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1639]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1638]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1638]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1637]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1637]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1636]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1636]~synth" and latch "packet:sendpacket|sends[1636]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1635]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1635]~synth" and latch "packet:sendpacket|sends[1635]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1634]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1634]~synth" and latch "packet:sendpacket|sends[1634]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1633]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1633]~synth" and latch "packet:sendpacket|sends[1633]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1632]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1632]~synth" and latch "packet:sendpacket|sends[1632]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1631]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1631]~synth" and latch "packet:sendpacket|sends[1631]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1630]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1630]~synth" and latch "packet:sendpacket|sends[1630]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1629]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1629]~synth" and latch "packet:sendpacket|sends[1629]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1628]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1628]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1627]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1627]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1626]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1626]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1625]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1625]~synth" and latch "packet:sendpacket|sends[1625]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1624]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1624]~synth" and latch "packet:sendpacket|sends[1624]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1623]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1623]~synth" and latch "packet:sendpacket|sends[1623]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1622]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1622]~synth" and latch "packet:sendpacket|sends[1622]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1621]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1621]~synth" and latch "packet:sendpacket|sends[1621]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1620]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1620]~synth" and latch "packet:sendpacket|sends[1620]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1619]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1619]~synth" and latch "packet:sendpacket|sends[1619]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1618]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1618]~synth" and latch "packet:sendpacket|sends[1618]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1617]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1617]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1616]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1616]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1615]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1615]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1614]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1614]~synth" and latch "packet:sendpacket|sends[1614]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1613]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1613]~synth" and latch "packet:sendpacket|sends[1613]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1612]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1612]~synth" and latch "packet:sendpacket|sends[1612]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1611]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1611]~synth" and latch "packet:sendpacket|sends[1611]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1610]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1610]~synth" and latch "packet:sendpacket|sends[1610]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1609]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1609]~synth" and latch "packet:sendpacket|sends[1609]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1608]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1608]~synth" and latch "packet:sendpacket|sends[1608]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1607]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1607]~synth" and latch "packet:sendpacket|sends[1607]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1606]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1606]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1605]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1605]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1604]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1604]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1603]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1603]~synth" and latch "packet:sendpacket|sends[1603]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1602]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1602]~synth" and latch "packet:sendpacket|sends[1602]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1601]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1601]~synth" and latch "packet:sendpacket|sends[1601]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1600]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1600]~synth" and latch "packet:sendpacket|sends[1600]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1599]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1599]~synth" and latch "packet:sendpacket|sends[1599]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1598]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1598]~synth" and latch "packet:sendpacket|sends[1598]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1597]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1597]~synth" and latch "packet:sendpacket|sends[1597]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1596]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1596]~synth" and latch "packet:sendpacket|sends[1596]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1595]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1595]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1594]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1594]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1593]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1593]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1592]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1592]~synth" and latch "packet:sendpacket|sends[1592]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1591]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1591]~synth" and latch "packet:sendpacket|sends[1591]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1590]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1590]~synth" and latch "packet:sendpacket|sends[1590]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1589]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1589]~synth" and latch "packet:sendpacket|sends[1589]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1588]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1588]~synth" and latch "packet:sendpacket|sends[1588]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1587]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1587]~synth" and latch "packet:sendpacket|sends[1587]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1586]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1586]~synth" and latch "packet:sendpacket|sends[1586]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1585]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1585]~synth" and latch "packet:sendpacket|sends[1585]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1584]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1584]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1583]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1583]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1582]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1582]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1581]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1581]~synth" and latch "packet:sendpacket|sends[1581]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1580]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1580]~synth" and latch "packet:sendpacket|sends[1580]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1579]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1579]~synth" and latch "packet:sendpacket|sends[1579]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1578]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1578]~synth" and latch "packet:sendpacket|sends[1578]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1577]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1577]~synth" and latch "packet:sendpacket|sends[1577]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1576]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1576]~synth" and latch "packet:sendpacket|sends[1576]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1575]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1575]~synth" and latch "packet:sendpacket|sends[1575]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1574]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1574]~synth" and latch "packet:sendpacket|sends[1574]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1573]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1573]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1572]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1572]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1571]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1571]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1570]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1570]~synth" and latch "packet:sendpacket|sends[1570]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1569]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1569]~synth" and latch "packet:sendpacket|sends[1569]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1568]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1568]~synth" and latch "packet:sendpacket|sends[1568]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1567]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1567]~synth" and latch "packet:sendpacket|sends[1567]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1566]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1566]~synth" and latch "packet:sendpacket|sends[1566]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1565]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1565]~synth" and latch "packet:sendpacket|sends[1565]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1564]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1564]~synth" and latch "packet:sendpacket|sends[1564]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1563]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1563]~synth" and latch "packet:sendpacket|sends[1563]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1562]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1562]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1561]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1561]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1560]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1560]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1559]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1559]~synth" and latch "packet:sendpacket|sends[1559]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1558]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1558]~synth" and latch "packet:sendpacket|sends[1558]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1557]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1557]~synth" and latch "packet:sendpacket|sends[1557]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1556]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1556]~synth" and latch "packet:sendpacket|sends[1556]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1555]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1555]~synth" and latch "packet:sendpacket|sends[1555]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1554]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1554]~synth" and latch "packet:sendpacket|sends[1554]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1553]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1553]~synth" and latch "packet:sendpacket|sends[1553]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1552]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1552]~synth" and latch "packet:sendpacket|sends[1552]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1551]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1551]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1550]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1550]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1549]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1549]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1548]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1548]~synth" and latch "packet:sendpacket|sends[1548]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1547]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1547]~synth" and latch "packet:sendpacket|sends[1547]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1546]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1546]~synth" and latch "packet:sendpacket|sends[1546]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1545]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1545]~synth" and latch "packet:sendpacket|sends[1545]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1544]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1544]~synth" and latch "packet:sendpacket|sends[1544]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1543]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1543]~synth" and latch "packet:sendpacket|sends[1543]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1542]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1542]~synth" and latch "packet:sendpacket|sends[1542]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1541]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1541]~synth" and latch "packet:sendpacket|sends[1541]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1540]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1540]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1539]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1539]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1538]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1538]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1537]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1537]~synth" and latch "packet:sendpacket|sends[1537]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1536]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1536]~synth" and latch "packet:sendpacket|sends[1536]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1535]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1535]~synth" and latch "packet:sendpacket|sends[1535]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1534]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1534]~synth" and latch "packet:sendpacket|sends[1534]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1533]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1533]~synth" and latch "packet:sendpacket|sends[1533]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1532]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1532]~synth" and latch "packet:sendpacket|sends[1532]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1531]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1531]~synth" and latch "packet:sendpacket|sends[1531]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1530]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1530]~synth" and latch "packet:sendpacket|sends[1530]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1529]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1529]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1528]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1528]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1527]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1527]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1526]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1526]~synth" and latch "packet:sendpacket|sends[1526]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1525]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1525]~synth" and latch "packet:sendpacket|sends[1525]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1524]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1524]~synth" and latch "packet:sendpacket|sends[1524]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1523]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1523]~synth" and latch "packet:sendpacket|sends[1523]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1522]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1522]~synth" and latch "packet:sendpacket|sends[1522]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1521]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1521]~synth" and latch "packet:sendpacket|sends[1521]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1520]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1520]~synth" and latch "packet:sendpacket|sends[1520]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1519]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1519]~synth" and latch "packet:sendpacket|sends[1519]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1518]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1518]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1517]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1517]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1516]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1516]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1515]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1515]~synth" and latch "packet:sendpacket|sends[1515]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1514]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1514]~synth" and latch "packet:sendpacket|sends[1514]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1513]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1513]~synth" and latch "packet:sendpacket|sends[1513]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1512]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1512]~synth" and latch "packet:sendpacket|sends[1512]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1511]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1511]~synth" and latch "packet:sendpacket|sends[1511]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1510]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1510]~synth" and latch "packet:sendpacket|sends[1510]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1509]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1509]~synth" and latch "packet:sendpacket|sends[1509]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1508]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1508]~synth" and latch "packet:sendpacket|sends[1508]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1507]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1507]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1506]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1506]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1505]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1505]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1504]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1504]~synth" and latch "packet:sendpacket|sends[1504]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1503]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1503]~synth" and latch "packet:sendpacket|sends[1503]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1502]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1502]~synth" and latch "packet:sendpacket|sends[1502]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1501]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1501]~synth" and latch "packet:sendpacket|sends[1501]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1500]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1500]~synth" and latch "packet:sendpacket|sends[1500]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1499]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1499]~synth" and latch "packet:sendpacket|sends[1499]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1498]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1498]~synth" and latch "packet:sendpacket|sends[1498]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1497]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1497]~synth" and latch "packet:sendpacket|sends[1497]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1496]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1496]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1495]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1495]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1494]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1494]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1493]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1493]~synth" and latch "packet:sendpacket|sends[1493]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1492]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1492]~synth" and latch "packet:sendpacket|sends[1492]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1491]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1491]~synth" and latch "packet:sendpacket|sends[1491]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1490]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1490]~synth" and latch "packet:sendpacket|sends[1490]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1489]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1489]~synth" and latch "packet:sendpacket|sends[1489]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1488]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1488]~synth" and latch "packet:sendpacket|sends[1488]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1487]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1487]~synth" and latch "packet:sendpacket|sends[1487]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1486]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1486]~synth" and latch "packet:sendpacket|sends[1486]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1485]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1485]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1484]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1484]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1483]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1483]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1482]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1482]~synth" and latch "packet:sendpacket|sends[1482]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1481]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1481]~synth" and latch "packet:sendpacket|sends[1481]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1480]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1480]~synth" and latch "packet:sendpacket|sends[1480]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1479]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1479]~synth" and latch "packet:sendpacket|sends[1479]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1478]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1478]~synth" and latch "packet:sendpacket|sends[1478]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1477]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1477]~synth" and latch "packet:sendpacket|sends[1477]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1476]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1476]~synth" and latch "packet:sendpacket|sends[1476]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1475]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1475]~synth" and latch "packet:sendpacket|sends[1475]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1474]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1474]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1473]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1473]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1472]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1472]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1471]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1471]~synth" and latch "packet:sendpacket|sends[1471]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1470]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1470]~synth" and latch "packet:sendpacket|sends[1470]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1469]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1469]~synth" and latch "packet:sendpacket|sends[1469]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1468]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1468]~synth" and latch "packet:sendpacket|sends[1468]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1467]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1467]~synth" and latch "packet:sendpacket|sends[1467]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1466]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1466]~synth" and latch "packet:sendpacket|sends[1466]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1465]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1465]~synth" and latch "packet:sendpacket|sends[1465]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1464]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1464]~synth" and latch "packet:sendpacket|sends[1464]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1463]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1463]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1462]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1462]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1461]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1461]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1460]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1460]~synth" and latch "packet:sendpacket|sends[1460]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1459]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1459]~synth" and latch "packet:sendpacket|sends[1459]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1458]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1458]~synth" and latch "packet:sendpacket|sends[1458]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1457]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1457]~synth" and latch "packet:sendpacket|sends[1457]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1456]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1456]~synth" and latch "packet:sendpacket|sends[1456]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1455]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1455]~synth" and latch "packet:sendpacket|sends[1455]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1454]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1454]~synth" and latch "packet:sendpacket|sends[1454]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1453]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1453]~synth" and latch "packet:sendpacket|sends[1453]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1452]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1452]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1451]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1451]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1450]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1450]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1449]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1449]~synth" and latch "packet:sendpacket|sends[1449]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1448]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1448]~synth" and latch "packet:sendpacket|sends[1448]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1447]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1447]~synth" and latch "packet:sendpacket|sends[1447]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1446]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1446]~synth" and latch "packet:sendpacket|sends[1446]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1445]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1445]~synth" and latch "packet:sendpacket|sends[1445]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1444]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1444]~synth" and latch "packet:sendpacket|sends[1444]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1443]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1443]~synth" and latch "packet:sendpacket|sends[1443]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1442]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1442]~synth" and latch "packet:sendpacket|sends[1442]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1441]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1441]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1440]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1440]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1439]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1439]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1438]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1438]~synth" and latch "packet:sendpacket|sends[1438]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1437]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1437]~synth" and latch "packet:sendpacket|sends[1437]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1436]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1436]~synth" and latch "packet:sendpacket|sends[1436]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1435]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1435]~synth" and latch "packet:sendpacket|sends[1435]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1434]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1434]~synth" and latch "packet:sendpacket|sends[1434]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1433]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1433]~synth" and latch "packet:sendpacket|sends[1433]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1432]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1432]~synth" and latch "packet:sendpacket|sends[1432]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1431]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1431]~synth" and latch "packet:sendpacket|sends[1431]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1430]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1430]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1429]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1429]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1428]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1428]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1427]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1427]~synth" and latch "packet:sendpacket|sends[1427]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1426]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1426]~synth" and latch "packet:sendpacket|sends[1426]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1425]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1425]~synth" and latch "packet:sendpacket|sends[1425]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1424]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1424]~synth" and latch "packet:sendpacket|sends[1424]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1423]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1423]~synth" and latch "packet:sendpacket|sends[1423]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1422]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1422]~synth" and latch "packet:sendpacket|sends[1422]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1421]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1421]~synth" and latch "packet:sendpacket|sends[1421]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1420]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1420]~synth" and latch "packet:sendpacket|sends[1420]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1419]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1419]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1418]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1418]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1417]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1417]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1416]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1416]~synth" and latch "packet:sendpacket|sends[1416]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1415]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1415]~synth" and latch "packet:sendpacket|sends[1415]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1414]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1414]~synth" and latch "packet:sendpacket|sends[1414]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1413]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1413]~synth" and latch "packet:sendpacket|sends[1413]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1412]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1412]~synth" and latch "packet:sendpacket|sends[1412]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1411]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1411]~synth" and latch "packet:sendpacket|sends[1411]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1410]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1410]~synth" and latch "packet:sendpacket|sends[1410]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1409]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1409]~synth" and latch "packet:sendpacket|sends[1409]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1408]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1408]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1407]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1407]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1406]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1406]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1405]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1405]~synth" and latch "packet:sendpacket|sends[1405]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1404]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1404]~synth" and latch "packet:sendpacket|sends[1404]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1403]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1403]~synth" and latch "packet:sendpacket|sends[1403]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1402]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1402]~synth" and latch "packet:sendpacket|sends[1402]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1401]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1401]~synth" and latch "packet:sendpacket|sends[1401]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1400]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1400]~synth" and latch "packet:sendpacket|sends[1400]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1399]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1399]~synth" and latch "packet:sendpacket|sends[1399]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1398]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1398]~synth" and latch "packet:sendpacket|sends[1398]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1397]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1397]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1396]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1396]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1395]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1395]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1394]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1394]~synth" and latch "packet:sendpacket|sends[1394]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1393]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1393]~synth" and latch "packet:sendpacket|sends[1393]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1392]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1392]~synth" and latch "packet:sendpacket|sends[1392]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1391]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1391]~synth" and latch "packet:sendpacket|sends[1391]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1390]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1390]~synth" and latch "packet:sendpacket|sends[1390]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1389]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1389]~synth" and latch "packet:sendpacket|sends[1389]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1388]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1388]~synth" and latch "packet:sendpacket|sends[1388]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1387]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1387]~synth" and latch "packet:sendpacket|sends[1387]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1386]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1386]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1385]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1385]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1384]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1384]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1383]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1383]~synth" and latch "packet:sendpacket|sends[1383]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1382]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1382]~synth" and latch "packet:sendpacket|sends[1382]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1381]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1381]~synth" and latch "packet:sendpacket|sends[1381]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1380]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1380]~synth" and latch "packet:sendpacket|sends[1380]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1379]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1379]~synth" and latch "packet:sendpacket|sends[1379]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1378]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1378]~synth" and latch "packet:sendpacket|sends[1378]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1377]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1377]~synth" and latch "packet:sendpacket|sends[1377]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1376]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1376]~synth" and latch "packet:sendpacket|sends[1376]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1375]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1375]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1374]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1374]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1373]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1373]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1372]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1372]~synth" and latch "packet:sendpacket|sends[1372]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1371]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1371]~synth" and latch "packet:sendpacket|sends[1371]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1370]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1370]~synth" and latch "packet:sendpacket|sends[1370]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1369]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1369]~synth" and latch "packet:sendpacket|sends[1369]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1368]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1368]~synth" and latch "packet:sendpacket|sends[1368]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1367]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1367]~synth" and latch "packet:sendpacket|sends[1367]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1366]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1366]~synth" and latch "packet:sendpacket|sends[1366]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1365]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1365]~synth" and latch "packet:sendpacket|sends[1365]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1364]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1364]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1363]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1363]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1362]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1362]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1361]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1361]~synth" and latch "packet:sendpacket|sends[1361]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1360]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1360]~synth" and latch "packet:sendpacket|sends[1360]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1359]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1359]~synth" and latch "packet:sendpacket|sends[1359]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1358]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1358]~synth" and latch "packet:sendpacket|sends[1358]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1357]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1357]~synth" and latch "packet:sendpacket|sends[1357]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1356]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1356]~synth" and latch "packet:sendpacket|sends[1356]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1355]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1355]~synth" and latch "packet:sendpacket|sends[1355]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1354]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1354]~synth" and latch "packet:sendpacket|sends[1354]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1353]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1353]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1352]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1352]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1351]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1351]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1350]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1350]~synth" and latch "packet:sendpacket|sends[1350]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1349]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1349]~synth" and latch "packet:sendpacket|sends[1349]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1348]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1348]~synth" and latch "packet:sendpacket|sends[1348]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1347]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1347]~synth" and latch "packet:sendpacket|sends[1347]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1346]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1346]~synth" and latch "packet:sendpacket|sends[1346]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1345]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1345]~synth" and latch "packet:sendpacket|sends[1345]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1344]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1344]~synth" and latch "packet:sendpacket|sends[1344]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1343]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1343]~synth" and latch "packet:sendpacket|sends[1343]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1342]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1342]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1341]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1341]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1340]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1340]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1339]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1339]~synth" and latch "packet:sendpacket|sends[1339]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1338]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1338]~synth" and latch "packet:sendpacket|sends[1338]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1337]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1337]~synth" and latch "packet:sendpacket|sends[1337]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1336]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1336]~synth" and latch "packet:sendpacket|sends[1336]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1335]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1335]~synth" and latch "packet:sendpacket|sends[1335]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1334]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1334]~synth" and latch "packet:sendpacket|sends[1334]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1333]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1333]~synth" and latch "packet:sendpacket|sends[1333]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1332]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1332]~synth" and latch "packet:sendpacket|sends[1332]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1331]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1331]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1330]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1330]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1329]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1329]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1328]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1328]~synth" and latch "packet:sendpacket|sends[1328]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1327]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1327]~synth" and latch "packet:sendpacket|sends[1327]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1326]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1326]~synth" and latch "packet:sendpacket|sends[1326]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1325]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1325]~synth" and latch "packet:sendpacket|sends[1325]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1324]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1324]~synth" and latch "packet:sendpacket|sends[1324]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1323]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1323]~synth" and latch "packet:sendpacket|sends[1323]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1322]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1322]~synth" and latch "packet:sendpacket|sends[1322]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1321]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1321]~synth" and latch "packet:sendpacket|sends[1321]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1320]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1320]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1319]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1319]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1318]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1318]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1317]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1317]~synth" and latch "packet:sendpacket|sends[1317]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1316]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1316]~synth" and latch "packet:sendpacket|sends[1316]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1315]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1315]~synth" and latch "packet:sendpacket|sends[1315]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1314]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1314]~synth" and latch "packet:sendpacket|sends[1314]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1313]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1313]~synth" and latch "packet:sendpacket|sends[1313]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1312]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1312]~synth" and latch "packet:sendpacket|sends[1312]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1311]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1311]~synth" and latch "packet:sendpacket|sends[1311]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1310]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1310]~synth" and latch "packet:sendpacket|sends[1310]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1309]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1309]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1308]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1308]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1307]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1307]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1306]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1306]~synth" and latch "packet:sendpacket|sends[1306]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1305]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1305]~synth" and latch "packet:sendpacket|sends[1305]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1304]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1304]~synth" and latch "packet:sendpacket|sends[1304]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1303]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1303]~synth" and latch "packet:sendpacket|sends[1303]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1302]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1302]~synth" and latch "packet:sendpacket|sends[1302]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1301]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1301]~synth" and latch "packet:sendpacket|sends[1301]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1300]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1300]~synth" and latch "packet:sendpacket|sends[1300]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1299]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1299]~synth" and latch "packet:sendpacket|sends[1299]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1298]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1298]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1297]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1297]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1296]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1296]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1295]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1295]~synth" and latch "packet:sendpacket|sends[1295]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1294]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1294]~synth" and latch "packet:sendpacket|sends[1294]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1293]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1293]~synth" and latch "packet:sendpacket|sends[1293]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1292]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1292]~synth" and latch "packet:sendpacket|sends[1292]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1291]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1291]~synth" and latch "packet:sendpacket|sends[1291]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1290]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1290]~synth" and latch "packet:sendpacket|sends[1290]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1289]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1289]~synth" and latch "packet:sendpacket|sends[1289]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1288]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1288]~synth" and latch "packet:sendpacket|sends[1288]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1287]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1287]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1286]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1286]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1285]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1285]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1284]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1284]~synth" and latch "packet:sendpacket|sends[1284]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1283]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1283]~synth" and latch "packet:sendpacket|sends[1283]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1282]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1282]~synth" and latch "packet:sendpacket|sends[1282]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1281]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1281]~synth" and latch "packet:sendpacket|sends[1281]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1280]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1280]~synth" and latch "packet:sendpacket|sends[1280]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1279]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1279]~synth" and latch "packet:sendpacket|sends[1279]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1278]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1278]~synth" and latch "packet:sendpacket|sends[1278]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1277]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1277]~synth" and latch "packet:sendpacket|sends[1277]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1276]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1276]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1275]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1275]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1274]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1274]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1273]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1273]~synth" and latch "packet:sendpacket|sends[1273]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1272]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1272]~synth" and latch "packet:sendpacket|sends[1272]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1271]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1271]~synth" and latch "packet:sendpacket|sends[1271]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1270]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1270]~synth" and latch "packet:sendpacket|sends[1270]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1269]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1269]~synth" and latch "packet:sendpacket|sends[1269]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1268]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1268]~synth" and latch "packet:sendpacket|sends[1268]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1267]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1267]~synth" and latch "packet:sendpacket|sends[1267]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1266]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1266]~synth" and latch "packet:sendpacket|sends[1266]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1265]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1265]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1264]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1264]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1263]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1263]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1262]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1262]~synth" and latch "packet:sendpacket|sends[1262]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1261]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1261]~synth" and latch "packet:sendpacket|sends[1261]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1260]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1260]~synth" and latch "packet:sendpacket|sends[1260]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1259]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1259]~synth" and latch "packet:sendpacket|sends[1259]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1258]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1258]~synth" and latch "packet:sendpacket|sends[1258]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1257]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1257]~synth" and latch "packet:sendpacket|sends[1257]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1256]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1256]~synth" and latch "packet:sendpacket|sends[1256]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1255]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1255]~synth" and latch "packet:sendpacket|sends[1255]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1254]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1254]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1253]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1253]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1252]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1252]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1251]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1251]~synth" and latch "packet:sendpacket|sends[1251]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1250]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1250]~synth" and latch "packet:sendpacket|sends[1250]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1249]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1249]~synth" and latch "packet:sendpacket|sends[1249]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1248]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1248]~synth" and latch "packet:sendpacket|sends[1248]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1247]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1247]~synth" and latch "packet:sendpacket|sends[1247]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1246]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1246]~synth" and latch "packet:sendpacket|sends[1246]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1245]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1245]~synth" and latch "packet:sendpacket|sends[1245]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1244]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1244]~synth" and latch "packet:sendpacket|sends[1244]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1243]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1243]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1242]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1242]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1241]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1241]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1240]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1240]~synth" and latch "packet:sendpacket|sends[1240]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1239]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1239]~synth" and latch "packet:sendpacket|sends[1239]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1238]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1238]~synth" and latch "packet:sendpacket|sends[1238]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1237]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1237]~synth" and latch "packet:sendpacket|sends[1237]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1236]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1236]~synth" and latch "packet:sendpacket|sends[1236]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1235]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1235]~synth" and latch "packet:sendpacket|sends[1235]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1234]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1234]~synth" and latch "packet:sendpacket|sends[1234]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1233]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1233]~synth" and latch "packet:sendpacket|sends[1233]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1232]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1232]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1231]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1231]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1230]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1230]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1229]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1229]~synth" and latch "packet:sendpacket|sends[1229]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1228]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1228]~synth" and latch "packet:sendpacket|sends[1228]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1227]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1227]~synth" and latch "packet:sendpacket|sends[1227]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1226]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1226]~synth" and latch "packet:sendpacket|sends[1226]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1225]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1225]~synth" and latch "packet:sendpacket|sends[1225]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1224]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1224]~synth" and latch "packet:sendpacket|sends[1224]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1223]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1223]~synth" and latch "packet:sendpacket|sends[1223]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1222]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1222]~synth" and latch "packet:sendpacket|sends[1222]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1221]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1221]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1220]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1220]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1219]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1219]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1218]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1218]~synth" and latch "packet:sendpacket|sends[1218]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1217]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1217]~synth" and latch "packet:sendpacket|sends[1217]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1216]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1216]~synth" and latch "packet:sendpacket|sends[1216]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1215]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1215]~synth" and latch "packet:sendpacket|sends[1215]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1214]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1214]~synth" and latch "packet:sendpacket|sends[1214]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1213]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1213]~synth" and latch "packet:sendpacket|sends[1213]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1212]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1212]~synth" and latch "packet:sendpacket|sends[1212]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1211]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1211]~synth" and latch "packet:sendpacket|sends[1211]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1210]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1210]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1209]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1209]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1208]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1208]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1207]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1207]~synth" and latch "packet:sendpacket|sends[1207]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1206]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1206]~synth" and latch "packet:sendpacket|sends[1206]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1205]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1205]~synth" and latch "packet:sendpacket|sends[1205]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1204]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1204]~synth" and latch "packet:sendpacket|sends[1204]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1203]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1203]~synth" and latch "packet:sendpacket|sends[1203]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1202]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1202]~synth" and latch "packet:sendpacket|sends[1202]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1201]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1201]~synth" and latch "packet:sendpacket|sends[1201]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1200]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1200]~synth" and latch "packet:sendpacket|sends[1200]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1199]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1199]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1198]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1198]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1197]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1197]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1196]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1196]~synth" and latch "packet:sendpacket|sends[1196]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1195]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1195]~synth" and latch "packet:sendpacket|sends[1195]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1194]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1194]~synth" and latch "packet:sendpacket|sends[1194]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1193]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1193]~synth" and latch "packet:sendpacket|sends[1193]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1192]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1192]~synth" and latch "packet:sendpacket|sends[1192]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1191]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1191]~synth" and latch "packet:sendpacket|sends[1191]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1190]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1190]~synth" and latch "packet:sendpacket|sends[1190]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1189]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1189]~synth" and latch "packet:sendpacket|sends[1189]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1188]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1188]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1187]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1187]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1186]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1186]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1185]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1185]~synth" and latch "packet:sendpacket|sends[1185]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1184]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1184]~synth" and latch "packet:sendpacket|sends[1184]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1183]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1183]~synth" and latch "packet:sendpacket|sends[1183]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1182]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1182]~synth" and latch "packet:sendpacket|sends[1182]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1181]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1181]~synth" and latch "packet:sendpacket|sends[1181]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1180]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1180]~synth" and latch "packet:sendpacket|sends[1180]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1179]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1179]~synth" and latch "packet:sendpacket|sends[1179]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1178]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1178]~synth" and latch "packet:sendpacket|sends[1178]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1177]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1177]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1176]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1176]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1175]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1175]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1174]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1174]~synth" and latch "packet:sendpacket|sends[1174]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1173]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1173]~synth" and latch "packet:sendpacket|sends[1173]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1172]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1172]~synth" and latch "packet:sendpacket|sends[1172]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1171]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1171]~synth" and latch "packet:sendpacket|sends[1171]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1170]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1170]~synth" and latch "packet:sendpacket|sends[1170]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1169]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1169]~synth" and latch "packet:sendpacket|sends[1169]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1168]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1168]~synth" and latch "packet:sendpacket|sends[1168]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1167]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1167]~synth" and latch "packet:sendpacket|sends[1167]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1166]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1166]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1165]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1165]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1164]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1164]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1163]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1163]~synth" and latch "packet:sendpacket|sends[1163]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1162]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1162]~synth" and latch "packet:sendpacket|sends[1162]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1161]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1161]~synth" and latch "packet:sendpacket|sends[1161]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1160]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1160]~synth" and latch "packet:sendpacket|sends[1160]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1159]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1159]~synth" and latch "packet:sendpacket|sends[1159]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1158]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1158]~synth" and latch "packet:sendpacket|sends[1158]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1157]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1157]~synth" and latch "packet:sendpacket|sends[1157]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1156]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1156]~synth" and latch "packet:sendpacket|sends[1156]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1155]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1155]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1154]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1154]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1153]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1153]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1152]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1152]~synth" and latch "packet:sendpacket|sends[1152]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1151]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1151]~synth" and latch "packet:sendpacket|sends[1151]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1150]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1150]~synth" and latch "packet:sendpacket|sends[1150]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1149]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1149]~synth" and latch "packet:sendpacket|sends[1149]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1148]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1148]~synth" and latch "packet:sendpacket|sends[1148]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1147]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1147]~synth" and latch "packet:sendpacket|sends[1147]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1146]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1146]~synth" and latch "packet:sendpacket|sends[1146]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1145]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1145]~synth" and latch "packet:sendpacket|sends[1145]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1144]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1144]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1143]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1143]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1142]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1142]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1141]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1141]~synth" and latch "packet:sendpacket|sends[1141]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1140]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1140]~synth" and latch "packet:sendpacket|sends[1140]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1139]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1139]~synth" and latch "packet:sendpacket|sends[1139]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1138]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1138]~synth" and latch "packet:sendpacket|sends[1138]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1137]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1137]~synth" and latch "packet:sendpacket|sends[1137]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1136]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1136]~synth" and latch "packet:sendpacket|sends[1136]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1135]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1135]~synth" and latch "packet:sendpacket|sends[1135]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1134]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1134]~synth" and latch "packet:sendpacket|sends[1134]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1133]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1133]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1132]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1132]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1131]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1131]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1130]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1130]~synth" and latch "packet:sendpacket|sends[1130]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1129]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1129]~synth" and latch "packet:sendpacket|sends[1129]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1128]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1128]~synth" and latch "packet:sendpacket|sends[1128]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1127]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1127]~synth" and latch "packet:sendpacket|sends[1127]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1126]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1126]~synth" and latch "packet:sendpacket|sends[1126]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1125]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1125]~synth" and latch "packet:sendpacket|sends[1125]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1124]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1124]~synth" and latch "packet:sendpacket|sends[1124]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1123]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1123]~synth" and latch "packet:sendpacket|sends[1123]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1122]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1122]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1121]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1121]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1120]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1120]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1119]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1119]~synth" and latch "packet:sendpacket|sends[1119]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1118]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1118]~synth" and latch "packet:sendpacket|sends[1118]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1117]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1117]~synth" and latch "packet:sendpacket|sends[1117]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1116]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1116]~synth" and latch "packet:sendpacket|sends[1116]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1115]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1115]~synth" and latch "packet:sendpacket|sends[1115]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1114]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1114]~synth" and latch "packet:sendpacket|sends[1114]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1113]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1113]~synth" and latch "packet:sendpacket|sends[1113]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1112]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1112]~synth" and latch "packet:sendpacket|sends[1112]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1111]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1111]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1110]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1110]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1109]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1109]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1108]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1108]~synth" and latch "packet:sendpacket|sends[1108]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1107]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1107]~synth" and latch "packet:sendpacket|sends[1107]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1106]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1106]~synth" and latch "packet:sendpacket|sends[1106]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1105]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1105]~synth" and latch "packet:sendpacket|sends[1105]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1104]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1104]~synth" and latch "packet:sendpacket|sends[1104]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1103]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1103]~synth" and latch "packet:sendpacket|sends[1103]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1102]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1102]~synth" and latch "packet:sendpacket|sends[1102]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1101]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1101]~synth" and latch "packet:sendpacket|sends[1101]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1100]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1100]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1099]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1099]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1098]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1098]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1097]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1097]~synth" and latch "packet:sendpacket|sends[1097]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1096]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1096]~synth" and latch "packet:sendpacket|sends[1096]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1095]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1095]~synth" and latch "packet:sendpacket|sends[1095]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1094]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1094]~synth" and latch "packet:sendpacket|sends[1094]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1093]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1093]~synth" and latch "packet:sendpacket|sends[1093]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1092]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1092]~synth" and latch "packet:sendpacket|sends[1092]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1091]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1091]~synth" and latch "packet:sendpacket|sends[1091]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1090]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1090]~synth" and latch "packet:sendpacket|sends[1090]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1089]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1089]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1088]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1088]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1087]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1087]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1086]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1086]~synth" and latch "packet:sendpacket|sends[1086]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1085]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1085]~synth" and latch "packet:sendpacket|sends[1085]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1084]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1084]~synth" and latch "packet:sendpacket|sends[1084]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1083]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1083]~synth" and latch "packet:sendpacket|sends[1083]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1082]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1082]~synth" and latch "packet:sendpacket|sends[1082]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1081]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1081]~synth" and latch "packet:sendpacket|sends[1081]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1080]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1080]~synth" and latch "packet:sendpacket|sends[1080]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1079]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1079]~synth" and latch "packet:sendpacket|sends[1079]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1078]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1078]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1077]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1077]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1076]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1076]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1075]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1075]~synth" and latch "packet:sendpacket|sends[1075]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1074]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1074]~synth" and latch "packet:sendpacket|sends[1074]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1073]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1073]~synth" and latch "packet:sendpacket|sends[1073]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1072]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1072]~synth" and latch "packet:sendpacket|sends[1072]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1071]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1071]~synth" and latch "packet:sendpacket|sends[1071]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1070]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1070]~synth" and latch "packet:sendpacket|sends[1070]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1069]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1069]~synth" and latch "packet:sendpacket|sends[1069]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1068]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1068]~synth" and latch "packet:sendpacket|sends[1068]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1067]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1067]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1066]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1066]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1065]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1065]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1064]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1064]~synth" and latch "packet:sendpacket|sends[1064]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1063]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1063]~synth" and latch "packet:sendpacket|sends[1063]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1062]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1062]~synth" and latch "packet:sendpacket|sends[1062]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1061]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1061]~synth" and latch "packet:sendpacket|sends[1061]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1060]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1060]~synth" and latch "packet:sendpacket|sends[1060]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1059]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1059]~synth" and latch "packet:sendpacket|sends[1059]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1058]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1058]~synth" and latch "packet:sendpacket|sends[1058]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1057]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1057]~synth" and latch "packet:sendpacket|sends[1057]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1056]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1056]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1055]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1055]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1054]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1054]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1053]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1053]~synth" and latch "packet:sendpacket|sends[1053]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1052]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1052]~synth" and latch "packet:sendpacket|sends[1052]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1051]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1051]~synth" and latch "packet:sendpacket|sends[1051]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1050]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1050]~synth" and latch "packet:sendpacket|sends[1050]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1049]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1049]~synth" and latch "packet:sendpacket|sends[1049]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1048]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1048]~synth" and latch "packet:sendpacket|sends[1048]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1047]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1047]~synth" and latch "packet:sendpacket|sends[1047]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1046]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1046]~synth" and latch "packet:sendpacket|sends[1046]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1045]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1045]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1044]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1044]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1043]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1043]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1042]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1042]~synth" and latch "packet:sendpacket|sends[1042]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1041]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1041]~synth" and latch "packet:sendpacket|sends[1041]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1040]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1040]~synth" and latch "packet:sendpacket|sends[1040]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1039]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1039]~synth" and latch "packet:sendpacket|sends[1039]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1038]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1038]~synth" and latch "packet:sendpacket|sends[1038]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1037]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1037]~synth" and latch "packet:sendpacket|sends[1037]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1036]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1036]~synth" and latch "packet:sendpacket|sends[1036]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1035]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1035]~synth" and latch "packet:sendpacket|sends[1035]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1034]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1034]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1033]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1033]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1032]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1032]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1031]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1031]~synth" and latch "packet:sendpacket|sends[1031]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1030]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1030]~synth" and latch "packet:sendpacket|sends[1030]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1029]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1029]~synth" and latch "packet:sendpacket|sends[1029]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1028]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1028]~synth" and latch "packet:sendpacket|sends[1028]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1027]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1027]~synth" and latch "packet:sendpacket|sends[1027]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1026]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1026]~synth" and latch "packet:sendpacket|sends[1026]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1025]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1025]~synth" and latch "packet:sendpacket|sends[1025]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1024]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1024]~synth" and latch "packet:sendpacket|sends[1024]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1023]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1023]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1022]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1022]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1021]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1021]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1020]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1020]~synth" and latch "packet:sendpacket|sends[1020]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1019]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1019]~synth" and latch "packet:sendpacket|sends[1019]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1018]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1018]~synth" and latch "packet:sendpacket|sends[1018]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1017]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1017]~synth" and latch "packet:sendpacket|sends[1017]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1016]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1016]~synth" and latch "packet:sendpacket|sends[1016]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1015]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1015]~synth" and latch "packet:sendpacket|sends[1015]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1014]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1014]~synth" and latch "packet:sendpacket|sends[1014]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1013]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1013]~synth" and latch "packet:sendpacket|sends[1013]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1012]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1012]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1011]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1011]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1010]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1010]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1009]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1009]~synth" and latch "packet:sendpacket|sends[1009]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1008]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1008]~synth" and latch "packet:sendpacket|sends[1008]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1007]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1007]~synth" and latch "packet:sendpacket|sends[1007]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1006]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1006]~synth" and latch "packet:sendpacket|sends[1006]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1005]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1005]~synth" and latch "packet:sendpacket|sends[1005]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1004]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1004]~synth" and latch "packet:sendpacket|sends[1004]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1003]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1003]~synth" and latch "packet:sendpacket|sends[1003]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1002]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1002]~synth" and latch "packet:sendpacket|sends[1002]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1001]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1001]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1000]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1000]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[999]" is converted into an equivalent circuit using register "packet:sendpacket|sends[999]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[998]" is converted into an equivalent circuit using register "packet:sendpacket|sends[998]~synth" and latch "packet:sendpacket|sends[998]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[997]" is converted into an equivalent circuit using register "packet:sendpacket|sends[997]~synth" and latch "packet:sendpacket|sends[997]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[996]" is converted into an equivalent circuit using register "packet:sendpacket|sends[996]~synth" and latch "packet:sendpacket|sends[996]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[995]" is converted into an equivalent circuit using register "packet:sendpacket|sends[995]~synth" and latch "packet:sendpacket|sends[995]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[994]" is converted into an equivalent circuit using register "packet:sendpacket|sends[994]~synth" and latch "packet:sendpacket|sends[994]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[993]" is converted into an equivalent circuit using register "packet:sendpacket|sends[993]~synth" and latch "packet:sendpacket|sends[993]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[992]" is converted into an equivalent circuit using register "packet:sendpacket|sends[992]~synth" and latch "packet:sendpacket|sends[992]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[991]" is converted into an equivalent circuit using register "packet:sendpacket|sends[991]~synth" and latch "packet:sendpacket|sends[991]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[990]" is converted into an equivalent circuit using register "packet:sendpacket|sends[990]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[989]" is converted into an equivalent circuit using register "packet:sendpacket|sends[989]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[988]" is converted into an equivalent circuit using register "packet:sendpacket|sends[988]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[987]" is converted into an equivalent circuit using register "packet:sendpacket|sends[987]~synth" and latch "packet:sendpacket|sends[987]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[986]" is converted into an equivalent circuit using register "packet:sendpacket|sends[986]~synth" and latch "packet:sendpacket|sends[986]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[985]" is converted into an equivalent circuit using register "packet:sendpacket|sends[985]~synth" and latch "packet:sendpacket|sends[985]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[984]" is converted into an equivalent circuit using register "packet:sendpacket|sends[984]~synth" and latch "packet:sendpacket|sends[984]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[983]" is converted into an equivalent circuit using register "packet:sendpacket|sends[983]~synth" and latch "packet:sendpacket|sends[983]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[982]" is converted into an equivalent circuit using register "packet:sendpacket|sends[982]~synth" and latch "packet:sendpacket|sends[982]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[981]" is converted into an equivalent circuit using register "packet:sendpacket|sends[981]~synth" and latch "packet:sendpacket|sends[981]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[980]" is converted into an equivalent circuit using register "packet:sendpacket|sends[980]~synth" and latch "packet:sendpacket|sends[980]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[979]" is converted into an equivalent circuit using register "packet:sendpacket|sends[979]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[978]" is converted into an equivalent circuit using register "packet:sendpacket|sends[978]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[977]" is converted into an equivalent circuit using register "packet:sendpacket|sends[977]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[976]" is converted into an equivalent circuit using register "packet:sendpacket|sends[976]~synth" and latch "packet:sendpacket|sends[976]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[975]" is converted into an equivalent circuit using register "packet:sendpacket|sends[975]~synth" and latch "packet:sendpacket|sends[975]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[974]" is converted into an equivalent circuit using register "packet:sendpacket|sends[974]~synth" and latch "packet:sendpacket|sends[974]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[973]" is converted into an equivalent circuit using register "packet:sendpacket|sends[973]~synth" and latch "packet:sendpacket|sends[973]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[972]" is converted into an equivalent circuit using register "packet:sendpacket|sends[972]~synth" and latch "packet:sendpacket|sends[972]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[971]" is converted into an equivalent circuit using register "packet:sendpacket|sends[971]~synth" and latch "packet:sendpacket|sends[971]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[970]" is converted into an equivalent circuit using register "packet:sendpacket|sends[970]~synth" and latch "packet:sendpacket|sends[970]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[969]" is converted into an equivalent circuit using register "packet:sendpacket|sends[969]~synth" and latch "packet:sendpacket|sends[969]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[968]" is converted into an equivalent circuit using register "packet:sendpacket|sends[968]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[967]" is converted into an equivalent circuit using register "packet:sendpacket|sends[967]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[966]" is converted into an equivalent circuit using register "packet:sendpacket|sends[966]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[965]" is converted into an equivalent circuit using register "packet:sendpacket|sends[965]~synth" and latch "packet:sendpacket|sends[965]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[964]" is converted into an equivalent circuit using register "packet:sendpacket|sends[964]~synth" and latch "packet:sendpacket|sends[964]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[963]" is converted into an equivalent circuit using register "packet:sendpacket|sends[963]~synth" and latch "packet:sendpacket|sends[963]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[962]" is converted into an equivalent circuit using register "packet:sendpacket|sends[962]~synth" and latch "packet:sendpacket|sends[962]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[961]" is converted into an equivalent circuit using register "packet:sendpacket|sends[961]~synth" and latch "packet:sendpacket|sends[961]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[960]" is converted into an equivalent circuit using register "packet:sendpacket|sends[960]~synth" and latch "packet:sendpacket|sends[960]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[959]" is converted into an equivalent circuit using register "packet:sendpacket|sends[959]~synth" and latch "packet:sendpacket|sends[959]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[958]" is converted into an equivalent circuit using register "packet:sendpacket|sends[958]~synth" and latch "packet:sendpacket|sends[958]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[957]" is converted into an equivalent circuit using register "packet:sendpacket|sends[957]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[956]" is converted into an equivalent circuit using register "packet:sendpacket|sends[956]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[955]" is converted into an equivalent circuit using register "packet:sendpacket|sends[955]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[954]" is converted into an equivalent circuit using register "packet:sendpacket|sends[954]~synth" and latch "packet:sendpacket|sends[954]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[953]" is converted into an equivalent circuit using register "packet:sendpacket|sends[953]~synth" and latch "packet:sendpacket|sends[953]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[952]" is converted into an equivalent circuit using register "packet:sendpacket|sends[952]~synth" and latch "packet:sendpacket|sends[952]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[951]" is converted into an equivalent circuit using register "packet:sendpacket|sends[951]~synth" and latch "packet:sendpacket|sends[951]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[950]" is converted into an equivalent circuit using register "packet:sendpacket|sends[950]~synth" and latch "packet:sendpacket|sends[950]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[949]" is converted into an equivalent circuit using register "packet:sendpacket|sends[949]~synth" and latch "packet:sendpacket|sends[949]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[948]" is converted into an equivalent circuit using register "packet:sendpacket|sends[948]~synth" and latch "packet:sendpacket|sends[948]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[947]" is converted into an equivalent circuit using register "packet:sendpacket|sends[947]~synth" and latch "packet:sendpacket|sends[947]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[946]" is converted into an equivalent circuit using register "packet:sendpacket|sends[946]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[945]" is converted into an equivalent circuit using register "packet:sendpacket|sends[945]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[944]" is converted into an equivalent circuit using register "packet:sendpacket|sends[944]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[943]" is converted into an equivalent circuit using register "packet:sendpacket|sends[943]~synth" and latch "packet:sendpacket|sends[943]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[942]" is converted into an equivalent circuit using register "packet:sendpacket|sends[942]~synth" and latch "packet:sendpacket|sends[942]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[941]" is converted into an equivalent circuit using register "packet:sendpacket|sends[941]~synth" and latch "packet:sendpacket|sends[941]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[940]" is converted into an equivalent circuit using register "packet:sendpacket|sends[940]~synth" and latch "packet:sendpacket|sends[940]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[939]" is converted into an equivalent circuit using register "packet:sendpacket|sends[939]~synth" and latch "packet:sendpacket|sends[939]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[938]" is converted into an equivalent circuit using register "packet:sendpacket|sends[938]~synth" and latch "packet:sendpacket|sends[938]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[937]" is converted into an equivalent circuit using register "packet:sendpacket|sends[937]~synth" and latch "packet:sendpacket|sends[937]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[936]" is converted into an equivalent circuit using register "packet:sendpacket|sends[936]~synth" and latch "packet:sendpacket|sends[936]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[935]" is converted into an equivalent circuit using register "packet:sendpacket|sends[935]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[934]" is converted into an equivalent circuit using register "packet:sendpacket|sends[934]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[933]" is converted into an equivalent circuit using register "packet:sendpacket|sends[933]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[932]" is converted into an equivalent circuit using register "packet:sendpacket|sends[932]~synth" and latch "packet:sendpacket|sends[932]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[931]" is converted into an equivalent circuit using register "packet:sendpacket|sends[931]~synth" and latch "packet:sendpacket|sends[931]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[930]" is converted into an equivalent circuit using register "packet:sendpacket|sends[930]~synth" and latch "packet:sendpacket|sends[930]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[929]" is converted into an equivalent circuit using register "packet:sendpacket|sends[929]~synth" and latch "packet:sendpacket|sends[929]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[928]" is converted into an equivalent circuit using register "packet:sendpacket|sends[928]~synth" and latch "packet:sendpacket|sends[928]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[927]" is converted into an equivalent circuit using register "packet:sendpacket|sends[927]~synth" and latch "packet:sendpacket|sends[927]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[926]" is converted into an equivalent circuit using register "packet:sendpacket|sends[926]~synth" and latch "packet:sendpacket|sends[926]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[925]" is converted into an equivalent circuit using register "packet:sendpacket|sends[925]~synth" and latch "packet:sendpacket|sends[925]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[924]" is converted into an equivalent circuit using register "packet:sendpacket|sends[924]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[923]" is converted into an equivalent circuit using register "packet:sendpacket|sends[923]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[922]" is converted into an equivalent circuit using register "packet:sendpacket|sends[922]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[921]" is converted into an equivalent circuit using register "packet:sendpacket|sends[921]~synth" and latch "packet:sendpacket|sends[921]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[920]" is converted into an equivalent circuit using register "packet:sendpacket|sends[920]~synth" and latch "packet:sendpacket|sends[920]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[919]" is converted into an equivalent circuit using register "packet:sendpacket|sends[919]~synth" and latch "packet:sendpacket|sends[919]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[918]" is converted into an equivalent circuit using register "packet:sendpacket|sends[918]~synth" and latch "packet:sendpacket|sends[918]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[917]" is converted into an equivalent circuit using register "packet:sendpacket|sends[917]~synth" and latch "packet:sendpacket|sends[917]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[916]" is converted into an equivalent circuit using register "packet:sendpacket|sends[916]~synth" and latch "packet:sendpacket|sends[916]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[915]" is converted into an equivalent circuit using register "packet:sendpacket|sends[915]~synth" and latch "packet:sendpacket|sends[915]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[914]" is converted into an equivalent circuit using register "packet:sendpacket|sends[914]~synth" and latch "packet:sendpacket|sends[914]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[913]" is converted into an equivalent circuit using register "packet:sendpacket|sends[913]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[912]" is converted into an equivalent circuit using register "packet:sendpacket|sends[912]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[911]" is converted into an equivalent circuit using register "packet:sendpacket|sends[911]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[910]" is converted into an equivalent circuit using register "packet:sendpacket|sends[910]~synth" and latch "packet:sendpacket|sends[910]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[909]" is converted into an equivalent circuit using register "packet:sendpacket|sends[909]~synth" and latch "packet:sendpacket|sends[909]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[908]" is converted into an equivalent circuit using register "packet:sendpacket|sends[908]~synth" and latch "packet:sendpacket|sends[908]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[907]" is converted into an equivalent circuit using register "packet:sendpacket|sends[907]~synth" and latch "packet:sendpacket|sends[907]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[906]" is converted into an equivalent circuit using register "packet:sendpacket|sends[906]~synth" and latch "packet:sendpacket|sends[906]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[905]" is converted into an equivalent circuit using register "packet:sendpacket|sends[905]~synth" and latch "packet:sendpacket|sends[905]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[904]" is converted into an equivalent circuit using register "packet:sendpacket|sends[904]~synth" and latch "packet:sendpacket|sends[904]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[903]" is converted into an equivalent circuit using register "packet:sendpacket|sends[903]~synth" and latch "packet:sendpacket|sends[903]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[902]" is converted into an equivalent circuit using register "packet:sendpacket|sends[902]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[901]" is converted into an equivalent circuit using register "packet:sendpacket|sends[901]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[900]" is converted into an equivalent circuit using register "packet:sendpacket|sends[900]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[899]" is converted into an equivalent circuit using register "packet:sendpacket|sends[899]~synth" and latch "packet:sendpacket|sends[899]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[898]" is converted into an equivalent circuit using register "packet:sendpacket|sends[898]~synth" and latch "packet:sendpacket|sends[898]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[897]" is converted into an equivalent circuit using register "packet:sendpacket|sends[897]~synth" and latch "packet:sendpacket|sends[897]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[896]" is converted into an equivalent circuit using register "packet:sendpacket|sends[896]~synth" and latch "packet:sendpacket|sends[896]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[895]" is converted into an equivalent circuit using register "packet:sendpacket|sends[895]~synth" and latch "packet:sendpacket|sends[895]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[894]" is converted into an equivalent circuit using register "packet:sendpacket|sends[894]~synth" and latch "packet:sendpacket|sends[894]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[893]" is converted into an equivalent circuit using register "packet:sendpacket|sends[893]~synth" and latch "packet:sendpacket|sends[893]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[892]" is converted into an equivalent circuit using register "packet:sendpacket|sends[892]~synth" and latch "packet:sendpacket|sends[892]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[891]" is converted into an equivalent circuit using register "packet:sendpacket|sends[891]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[890]" is converted into an equivalent circuit using register "packet:sendpacket|sends[890]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[889]" is converted into an equivalent circuit using register "packet:sendpacket|sends[889]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[888]" is converted into an equivalent circuit using register "packet:sendpacket|sends[888]~synth" and latch "packet:sendpacket|sends[888]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[887]" is converted into an equivalent circuit using register "packet:sendpacket|sends[887]~synth" and latch "packet:sendpacket|sends[887]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[886]" is converted into an equivalent circuit using register "packet:sendpacket|sends[886]~synth" and latch "packet:sendpacket|sends[886]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[885]" is converted into an equivalent circuit using register "packet:sendpacket|sends[885]~synth" and latch "packet:sendpacket|sends[885]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[884]" is converted into an equivalent circuit using register "packet:sendpacket|sends[884]~synth" and latch "packet:sendpacket|sends[884]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[883]" is converted into an equivalent circuit using register "packet:sendpacket|sends[883]~synth" and latch "packet:sendpacket|sends[883]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[882]" is converted into an equivalent circuit using register "packet:sendpacket|sends[882]~synth" and latch "packet:sendpacket|sends[882]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[881]" is converted into an equivalent circuit using register "packet:sendpacket|sends[881]~synth" and latch "packet:sendpacket|sends[881]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[880]" is converted into an equivalent circuit using register "packet:sendpacket|sends[880]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[879]" is converted into an equivalent circuit using register "packet:sendpacket|sends[879]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[878]" is converted into an equivalent circuit using register "packet:sendpacket|sends[878]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[877]" is converted into an equivalent circuit using register "packet:sendpacket|sends[877]~synth" and latch "packet:sendpacket|sends[877]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[876]" is converted into an equivalent circuit using register "packet:sendpacket|sends[876]~synth" and latch "packet:sendpacket|sends[876]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[875]" is converted into an equivalent circuit using register "packet:sendpacket|sends[875]~synth" and latch "packet:sendpacket|sends[875]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[874]" is converted into an equivalent circuit using register "packet:sendpacket|sends[874]~synth" and latch "packet:sendpacket|sends[874]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[873]" is converted into an equivalent circuit using register "packet:sendpacket|sends[873]~synth" and latch "packet:sendpacket|sends[873]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[872]" is converted into an equivalent circuit using register "packet:sendpacket|sends[872]~synth" and latch "packet:sendpacket|sends[872]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[871]" is converted into an equivalent circuit using register "packet:sendpacket|sends[871]~synth" and latch "packet:sendpacket|sends[871]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[870]" is converted into an equivalent circuit using register "packet:sendpacket|sends[870]~synth" and latch "packet:sendpacket|sends[870]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[869]" is converted into an equivalent circuit using register "packet:sendpacket|sends[869]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[868]" is converted into an equivalent circuit using register "packet:sendpacket|sends[868]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[867]" is converted into an equivalent circuit using register "packet:sendpacket|sends[867]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[866]" is converted into an equivalent circuit using register "packet:sendpacket|sends[866]~synth" and latch "packet:sendpacket|sends[866]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[865]" is converted into an equivalent circuit using register "packet:sendpacket|sends[865]~synth" and latch "packet:sendpacket|sends[865]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[864]" is converted into an equivalent circuit using register "packet:sendpacket|sends[864]~synth" and latch "packet:sendpacket|sends[864]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[863]" is converted into an equivalent circuit using register "packet:sendpacket|sends[863]~synth" and latch "packet:sendpacket|sends[863]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[862]" is converted into an equivalent circuit using register "packet:sendpacket|sends[862]~synth" and latch "packet:sendpacket|sends[862]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[861]" is converted into an equivalent circuit using register "packet:sendpacket|sends[861]~synth" and latch "packet:sendpacket|sends[861]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[860]" is converted into an equivalent circuit using register "packet:sendpacket|sends[860]~synth" and latch "packet:sendpacket|sends[860]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[859]" is converted into an equivalent circuit using register "packet:sendpacket|sends[859]~synth" and latch "packet:sendpacket|sends[859]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[858]" is converted into an equivalent circuit using register "packet:sendpacket|sends[858]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[857]" is converted into an equivalent circuit using register "packet:sendpacket|sends[857]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[856]" is converted into an equivalent circuit using register "packet:sendpacket|sends[856]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[855]" is converted into an equivalent circuit using register "packet:sendpacket|sends[855]~synth" and latch "packet:sendpacket|sends[855]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[854]" is converted into an equivalent circuit using register "packet:sendpacket|sends[854]~synth" and latch "packet:sendpacket|sends[854]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[853]" is converted into an equivalent circuit using register "packet:sendpacket|sends[853]~synth" and latch "packet:sendpacket|sends[853]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[852]" is converted into an equivalent circuit using register "packet:sendpacket|sends[852]~synth" and latch "packet:sendpacket|sends[852]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[851]" is converted into an equivalent circuit using register "packet:sendpacket|sends[851]~synth" and latch "packet:sendpacket|sends[851]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[850]" is converted into an equivalent circuit using register "packet:sendpacket|sends[850]~synth" and latch "packet:sendpacket|sends[850]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[849]" is converted into an equivalent circuit using register "packet:sendpacket|sends[849]~synth" and latch "packet:sendpacket|sends[849]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[848]" is converted into an equivalent circuit using register "packet:sendpacket|sends[848]~synth" and latch "packet:sendpacket|sends[848]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[847]" is converted into an equivalent circuit using register "packet:sendpacket|sends[847]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[846]" is converted into an equivalent circuit using register "packet:sendpacket|sends[846]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[845]" is converted into an equivalent circuit using register "packet:sendpacket|sends[845]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[844]" is converted into an equivalent circuit using register "packet:sendpacket|sends[844]~synth" and latch "packet:sendpacket|sends[844]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[843]" is converted into an equivalent circuit using register "packet:sendpacket|sends[843]~synth" and latch "packet:sendpacket|sends[843]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[842]" is converted into an equivalent circuit using register "packet:sendpacket|sends[842]~synth" and latch "packet:sendpacket|sends[842]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[841]" is converted into an equivalent circuit using register "packet:sendpacket|sends[841]~synth" and latch "packet:sendpacket|sends[841]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[840]" is converted into an equivalent circuit using register "packet:sendpacket|sends[840]~synth" and latch "packet:sendpacket|sends[840]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[839]" is converted into an equivalent circuit using register "packet:sendpacket|sends[839]~synth" and latch "packet:sendpacket|sends[839]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[838]" is converted into an equivalent circuit using register "packet:sendpacket|sends[838]~synth" and latch "packet:sendpacket|sends[838]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[837]" is converted into an equivalent circuit using register "packet:sendpacket|sends[837]~synth" and latch "packet:sendpacket|sends[837]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[836]" is converted into an equivalent circuit using register "packet:sendpacket|sends[836]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[835]" is converted into an equivalent circuit using register "packet:sendpacket|sends[835]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[834]" is converted into an equivalent circuit using register "packet:sendpacket|sends[834]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[833]" is converted into an equivalent circuit using register "packet:sendpacket|sends[833]~synth" and latch "packet:sendpacket|sends[833]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[832]" is converted into an equivalent circuit using register "packet:sendpacket|sends[832]~synth" and latch "packet:sendpacket|sends[832]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[831]" is converted into an equivalent circuit using register "packet:sendpacket|sends[831]~synth" and latch "packet:sendpacket|sends[831]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[830]" is converted into an equivalent circuit using register "packet:sendpacket|sends[830]~synth" and latch "packet:sendpacket|sends[830]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[829]" is converted into an equivalent circuit using register "packet:sendpacket|sends[829]~synth" and latch "packet:sendpacket|sends[829]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[828]" is converted into an equivalent circuit using register "packet:sendpacket|sends[828]~synth" and latch "packet:sendpacket|sends[828]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[827]" is converted into an equivalent circuit using register "packet:sendpacket|sends[827]~synth" and latch "packet:sendpacket|sends[827]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[826]" is converted into an equivalent circuit using register "packet:sendpacket|sends[826]~synth" and latch "packet:sendpacket|sends[826]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[825]" is converted into an equivalent circuit using register "packet:sendpacket|sends[825]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[824]" is converted into an equivalent circuit using register "packet:sendpacket|sends[824]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[823]" is converted into an equivalent circuit using register "packet:sendpacket|sends[823]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[822]" is converted into an equivalent circuit using register "packet:sendpacket|sends[822]~synth" and latch "packet:sendpacket|sends[822]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[821]" is converted into an equivalent circuit using register "packet:sendpacket|sends[821]~synth" and latch "packet:sendpacket|sends[821]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[820]" is converted into an equivalent circuit using register "packet:sendpacket|sends[820]~synth" and latch "packet:sendpacket|sends[820]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[819]" is converted into an equivalent circuit using register "packet:sendpacket|sends[819]~synth" and latch "packet:sendpacket|sends[819]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[818]" is converted into an equivalent circuit using register "packet:sendpacket|sends[818]~synth" and latch "packet:sendpacket|sends[818]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[817]" is converted into an equivalent circuit using register "packet:sendpacket|sends[817]~synth" and latch "packet:sendpacket|sends[817]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[816]" is converted into an equivalent circuit using register "packet:sendpacket|sends[816]~synth" and latch "packet:sendpacket|sends[816]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[815]" is converted into an equivalent circuit using register "packet:sendpacket|sends[815]~synth" and latch "packet:sendpacket|sends[815]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[814]" is converted into an equivalent circuit using register "packet:sendpacket|sends[814]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[813]" is converted into an equivalent circuit using register "packet:sendpacket|sends[813]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[812]" is converted into an equivalent circuit using register "packet:sendpacket|sends[812]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[811]" is converted into an equivalent circuit using register "packet:sendpacket|sends[811]~synth" and latch "packet:sendpacket|sends[811]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[810]" is converted into an equivalent circuit using register "packet:sendpacket|sends[810]~synth" and latch "packet:sendpacket|sends[810]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[809]" is converted into an equivalent circuit using register "packet:sendpacket|sends[809]~synth" and latch "packet:sendpacket|sends[809]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[808]" is converted into an equivalent circuit using register "packet:sendpacket|sends[808]~synth" and latch "packet:sendpacket|sends[808]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[807]" is converted into an equivalent circuit using register "packet:sendpacket|sends[807]~synth" and latch "packet:sendpacket|sends[807]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[806]" is converted into an equivalent circuit using register "packet:sendpacket|sends[806]~synth" and latch "packet:sendpacket|sends[806]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[805]" is converted into an equivalent circuit using register "packet:sendpacket|sends[805]~synth" and latch "packet:sendpacket|sends[805]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[804]" is converted into an equivalent circuit using register "packet:sendpacket|sends[804]~synth" and latch "packet:sendpacket|sends[804]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[803]" is converted into an equivalent circuit using register "packet:sendpacket|sends[803]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[802]" is converted into an equivalent circuit using register "packet:sendpacket|sends[802]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[801]" is converted into an equivalent circuit using register "packet:sendpacket|sends[801]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[800]" is converted into an equivalent circuit using register "packet:sendpacket|sends[800]~synth" and latch "packet:sendpacket|sends[800]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[799]" is converted into an equivalent circuit using register "packet:sendpacket|sends[799]~synth" and latch "packet:sendpacket|sends[799]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[798]" is converted into an equivalent circuit using register "packet:sendpacket|sends[798]~synth" and latch "packet:sendpacket|sends[798]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[797]" is converted into an equivalent circuit using register "packet:sendpacket|sends[797]~synth" and latch "packet:sendpacket|sends[797]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[796]" is converted into an equivalent circuit using register "packet:sendpacket|sends[796]~synth" and latch "packet:sendpacket|sends[796]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[795]" is converted into an equivalent circuit using register "packet:sendpacket|sends[795]~synth" and latch "packet:sendpacket|sends[795]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[794]" is converted into an equivalent circuit using register "packet:sendpacket|sends[794]~synth" and latch "packet:sendpacket|sends[794]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[793]" is converted into an equivalent circuit using register "packet:sendpacket|sends[793]~synth" and latch "packet:sendpacket|sends[793]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[792]" is converted into an equivalent circuit using register "packet:sendpacket|sends[792]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[791]" is converted into an equivalent circuit using register "packet:sendpacket|sends[791]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[790]" is converted into an equivalent circuit using register "packet:sendpacket|sends[790]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[789]" is converted into an equivalent circuit using register "packet:sendpacket|sends[789]~synth" and latch "packet:sendpacket|sends[789]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[788]" is converted into an equivalent circuit using register "packet:sendpacket|sends[788]~synth" and latch "packet:sendpacket|sends[788]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[787]" is converted into an equivalent circuit using register "packet:sendpacket|sends[787]~synth" and latch "packet:sendpacket|sends[787]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[786]" is converted into an equivalent circuit using register "packet:sendpacket|sends[786]~synth" and latch "packet:sendpacket|sends[786]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[785]" is converted into an equivalent circuit using register "packet:sendpacket|sends[785]~synth" and latch "packet:sendpacket|sends[785]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[784]" is converted into an equivalent circuit using register "packet:sendpacket|sends[784]~synth" and latch "packet:sendpacket|sends[784]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[783]" is converted into an equivalent circuit using register "packet:sendpacket|sends[783]~synth" and latch "packet:sendpacket|sends[783]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[782]" is converted into an equivalent circuit using register "packet:sendpacket|sends[782]~synth" and latch "packet:sendpacket|sends[782]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[781]" is converted into an equivalent circuit using register "packet:sendpacket|sends[781]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[780]" is converted into an equivalent circuit using register "packet:sendpacket|sends[780]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[779]" is converted into an equivalent circuit using register "packet:sendpacket|sends[779]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[778]" is converted into an equivalent circuit using register "packet:sendpacket|sends[778]~synth" and latch "packet:sendpacket|sends[778]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[777]" is converted into an equivalent circuit using register "packet:sendpacket|sends[777]~synth" and latch "packet:sendpacket|sends[777]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[776]" is converted into an equivalent circuit using register "packet:sendpacket|sends[776]~synth" and latch "packet:sendpacket|sends[776]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[775]" is converted into an equivalent circuit using register "packet:sendpacket|sends[775]~synth" and latch "packet:sendpacket|sends[775]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[774]" is converted into an equivalent circuit using register "packet:sendpacket|sends[774]~synth" and latch "packet:sendpacket|sends[774]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[773]" is converted into an equivalent circuit using register "packet:sendpacket|sends[773]~synth" and latch "packet:sendpacket|sends[773]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[772]" is converted into an equivalent circuit using register "packet:sendpacket|sends[772]~synth" and latch "packet:sendpacket|sends[772]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[771]" is converted into an equivalent circuit using register "packet:sendpacket|sends[771]~synth" and latch "packet:sendpacket|sends[771]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[770]" is converted into an equivalent circuit using register "packet:sendpacket|sends[770]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[769]" is converted into an equivalent circuit using register "packet:sendpacket|sends[769]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[768]" is converted into an equivalent circuit using register "packet:sendpacket|sends[768]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[767]" is converted into an equivalent circuit using register "packet:sendpacket|sends[767]~synth" and latch "packet:sendpacket|sends[767]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[766]" is converted into an equivalent circuit using register "packet:sendpacket|sends[766]~synth" and latch "packet:sendpacket|sends[766]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[765]" is converted into an equivalent circuit using register "packet:sendpacket|sends[765]~synth" and latch "packet:sendpacket|sends[765]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[764]" is converted into an equivalent circuit using register "packet:sendpacket|sends[764]~synth" and latch "packet:sendpacket|sends[764]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[763]" is converted into an equivalent circuit using register "packet:sendpacket|sends[763]~synth" and latch "packet:sendpacket|sends[763]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[762]" is converted into an equivalent circuit using register "packet:sendpacket|sends[762]~synth" and latch "packet:sendpacket|sends[762]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[761]" is converted into an equivalent circuit using register "packet:sendpacket|sends[761]~synth" and latch "packet:sendpacket|sends[761]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[760]" is converted into an equivalent circuit using register "packet:sendpacket|sends[760]~synth" and latch "packet:sendpacket|sends[760]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[759]" is converted into an equivalent circuit using register "packet:sendpacket|sends[759]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[758]" is converted into an equivalent circuit using register "packet:sendpacket|sends[758]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[757]" is converted into an equivalent circuit using register "packet:sendpacket|sends[757]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[756]" is converted into an equivalent circuit using register "packet:sendpacket|sends[756]~synth" and latch "packet:sendpacket|sends[756]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[755]" is converted into an equivalent circuit using register "packet:sendpacket|sends[755]~synth" and latch "packet:sendpacket|sends[755]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[754]" is converted into an equivalent circuit using register "packet:sendpacket|sends[754]~synth" and latch "packet:sendpacket|sends[754]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[753]" is converted into an equivalent circuit using register "packet:sendpacket|sends[753]~synth" and latch "packet:sendpacket|sends[753]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[752]" is converted into an equivalent circuit using register "packet:sendpacket|sends[752]~synth" and latch "packet:sendpacket|sends[752]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[751]" is converted into an equivalent circuit using register "packet:sendpacket|sends[751]~synth" and latch "packet:sendpacket|sends[751]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[750]" is converted into an equivalent circuit using register "packet:sendpacket|sends[750]~synth" and latch "packet:sendpacket|sends[750]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[749]" is converted into an equivalent circuit using register "packet:sendpacket|sends[749]~synth" and latch "packet:sendpacket|sends[749]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[748]" is converted into an equivalent circuit using register "packet:sendpacket|sends[748]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[747]" is converted into an equivalent circuit using register "packet:sendpacket|sends[747]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[746]" is converted into an equivalent circuit using register "packet:sendpacket|sends[746]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[745]" is converted into an equivalent circuit using register "packet:sendpacket|sends[745]~synth" and latch "packet:sendpacket|sends[745]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[744]" is converted into an equivalent circuit using register "packet:sendpacket|sends[744]~synth" and latch "packet:sendpacket|sends[744]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[743]" is converted into an equivalent circuit using register "packet:sendpacket|sends[743]~synth" and latch "packet:sendpacket|sends[743]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[742]" is converted into an equivalent circuit using register "packet:sendpacket|sends[742]~synth" and latch "packet:sendpacket|sends[742]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[741]" is converted into an equivalent circuit using register "packet:sendpacket|sends[741]~synth" and latch "packet:sendpacket|sends[741]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[740]" is converted into an equivalent circuit using register "packet:sendpacket|sends[740]~synth" and latch "packet:sendpacket|sends[740]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[739]" is converted into an equivalent circuit using register "packet:sendpacket|sends[739]~synth" and latch "packet:sendpacket|sends[739]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[738]" is converted into an equivalent circuit using register "packet:sendpacket|sends[738]~synth" and latch "packet:sendpacket|sends[738]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[737]" is converted into an equivalent circuit using register "packet:sendpacket|sends[737]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[736]" is converted into an equivalent circuit using register "packet:sendpacket|sends[736]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[735]" is converted into an equivalent circuit using register "packet:sendpacket|sends[735]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[734]" is converted into an equivalent circuit using register "packet:sendpacket|sends[734]~synth" and latch "packet:sendpacket|sends[734]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[733]" is converted into an equivalent circuit using register "packet:sendpacket|sends[733]~synth" and latch "packet:sendpacket|sends[733]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[732]" is converted into an equivalent circuit using register "packet:sendpacket|sends[732]~synth" and latch "packet:sendpacket|sends[732]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[731]" is converted into an equivalent circuit using register "packet:sendpacket|sends[731]~synth" and latch "packet:sendpacket|sends[731]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[730]" is converted into an equivalent circuit using register "packet:sendpacket|sends[730]~synth" and latch "packet:sendpacket|sends[730]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[729]" is converted into an equivalent circuit using register "packet:sendpacket|sends[729]~synth" and latch "packet:sendpacket|sends[729]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[728]" is converted into an equivalent circuit using register "packet:sendpacket|sends[728]~synth" and latch "packet:sendpacket|sends[728]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[727]" is converted into an equivalent circuit using register "packet:sendpacket|sends[727]~synth" and latch "packet:sendpacket|sends[727]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[726]" is converted into an equivalent circuit using register "packet:sendpacket|sends[726]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[725]" is converted into an equivalent circuit using register "packet:sendpacket|sends[725]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[724]" is converted into an equivalent circuit using register "packet:sendpacket|sends[724]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[723]" is converted into an equivalent circuit using register "packet:sendpacket|sends[723]~synth" and latch "packet:sendpacket|sends[723]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[722]" is converted into an equivalent circuit using register "packet:sendpacket|sends[722]~synth" and latch "packet:sendpacket|sends[722]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[721]" is converted into an equivalent circuit using register "packet:sendpacket|sends[721]~synth" and latch "packet:sendpacket|sends[721]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[720]" is converted into an equivalent circuit using register "packet:sendpacket|sends[720]~synth" and latch "packet:sendpacket|sends[720]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[719]" is converted into an equivalent circuit using register "packet:sendpacket|sends[719]~synth" and latch "packet:sendpacket|sends[719]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[718]" is converted into an equivalent circuit using register "packet:sendpacket|sends[718]~synth" and latch "packet:sendpacket|sends[718]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[717]" is converted into an equivalent circuit using register "packet:sendpacket|sends[717]~synth" and latch "packet:sendpacket|sends[717]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[716]" is converted into an equivalent circuit using register "packet:sendpacket|sends[716]~synth" and latch "packet:sendpacket|sends[716]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[715]" is converted into an equivalent circuit using register "packet:sendpacket|sends[715]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[714]" is converted into an equivalent circuit using register "packet:sendpacket|sends[714]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[713]" is converted into an equivalent circuit using register "packet:sendpacket|sends[713]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[712]" is converted into an equivalent circuit using register "packet:sendpacket|sends[712]~synth" and latch "packet:sendpacket|sends[712]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[711]" is converted into an equivalent circuit using register "packet:sendpacket|sends[711]~synth" and latch "packet:sendpacket|sends[711]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[710]" is converted into an equivalent circuit using register "packet:sendpacket|sends[710]~synth" and latch "packet:sendpacket|sends[710]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[709]" is converted into an equivalent circuit using register "packet:sendpacket|sends[709]~synth" and latch "packet:sendpacket|sends[709]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[708]" is converted into an equivalent circuit using register "packet:sendpacket|sends[708]~synth" and latch "packet:sendpacket|sends[708]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[707]" is converted into an equivalent circuit using register "packet:sendpacket|sends[707]~synth" and latch "packet:sendpacket|sends[707]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[706]" is converted into an equivalent circuit using register "packet:sendpacket|sends[706]~synth" and latch "packet:sendpacket|sends[706]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[705]" is converted into an equivalent circuit using register "packet:sendpacket|sends[705]~synth" and latch "packet:sendpacket|sends[705]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[704]" is converted into an equivalent circuit using register "packet:sendpacket|sends[704]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[703]" is converted into an equivalent circuit using register "packet:sendpacket|sends[703]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[702]" is converted into an equivalent circuit using register "packet:sendpacket|sends[702]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[701]" is converted into an equivalent circuit using register "packet:sendpacket|sends[701]~synth" and latch "packet:sendpacket|sends[701]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[700]" is converted into an equivalent circuit using register "packet:sendpacket|sends[700]~synth" and latch "packet:sendpacket|sends[700]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[699]" is converted into an equivalent circuit using register "packet:sendpacket|sends[699]~synth" and latch "packet:sendpacket|sends[699]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[698]" is converted into an equivalent circuit using register "packet:sendpacket|sends[698]~synth" and latch "packet:sendpacket|sends[698]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[697]" is converted into an equivalent circuit using register "packet:sendpacket|sends[697]~synth" and latch "packet:sendpacket|sends[697]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[696]" is converted into an equivalent circuit using register "packet:sendpacket|sends[696]~synth" and latch "packet:sendpacket|sends[696]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[695]" is converted into an equivalent circuit using register "packet:sendpacket|sends[695]~synth" and latch "packet:sendpacket|sends[695]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[694]" is converted into an equivalent circuit using register "packet:sendpacket|sends[694]~synth" and latch "packet:sendpacket|sends[694]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[693]" is converted into an equivalent circuit using register "packet:sendpacket|sends[693]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[692]" is converted into an equivalent circuit using register "packet:sendpacket|sends[692]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[691]" is converted into an equivalent circuit using register "packet:sendpacket|sends[691]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[690]" is converted into an equivalent circuit using register "packet:sendpacket|sends[690]~synth" and latch "packet:sendpacket|sends[690]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[689]" is converted into an equivalent circuit using register "packet:sendpacket|sends[689]~synth" and latch "packet:sendpacket|sends[689]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[688]" is converted into an equivalent circuit using register "packet:sendpacket|sends[688]~synth" and latch "packet:sendpacket|sends[688]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[687]" is converted into an equivalent circuit using register "packet:sendpacket|sends[687]~synth" and latch "packet:sendpacket|sends[687]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[686]" is converted into an equivalent circuit using register "packet:sendpacket|sends[686]~synth" and latch "packet:sendpacket|sends[686]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[685]" is converted into an equivalent circuit using register "packet:sendpacket|sends[685]~synth" and latch "packet:sendpacket|sends[685]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[684]" is converted into an equivalent circuit using register "packet:sendpacket|sends[684]~synth" and latch "packet:sendpacket|sends[684]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[683]" is converted into an equivalent circuit using register "packet:sendpacket|sends[683]~synth" and latch "packet:sendpacket|sends[683]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[682]" is converted into an equivalent circuit using register "packet:sendpacket|sends[682]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[681]" is converted into an equivalent circuit using register "packet:sendpacket|sends[681]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[680]" is converted into an equivalent circuit using register "packet:sendpacket|sends[680]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[679]" is converted into an equivalent circuit using register "packet:sendpacket|sends[679]~synth" and latch "packet:sendpacket|sends[679]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[678]" is converted into an equivalent circuit using register "packet:sendpacket|sends[678]~synth" and latch "packet:sendpacket|sends[678]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[677]" is converted into an equivalent circuit using register "packet:sendpacket|sends[677]~synth" and latch "packet:sendpacket|sends[677]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[676]" is converted into an equivalent circuit using register "packet:sendpacket|sends[676]~synth" and latch "packet:sendpacket|sends[676]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[675]" is converted into an equivalent circuit using register "packet:sendpacket|sends[675]~synth" and latch "packet:sendpacket|sends[675]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[674]" is converted into an equivalent circuit using register "packet:sendpacket|sends[674]~synth" and latch "packet:sendpacket|sends[674]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[673]" is converted into an equivalent circuit using register "packet:sendpacket|sends[673]~synth" and latch "packet:sendpacket|sends[673]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[672]" is converted into an equivalent circuit using register "packet:sendpacket|sends[672]~synth" and latch "packet:sendpacket|sends[672]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[671]" is converted into an equivalent circuit using register "packet:sendpacket|sends[671]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[670]" is converted into an equivalent circuit using register "packet:sendpacket|sends[670]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[669]" is converted into an equivalent circuit using register "packet:sendpacket|sends[669]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[668]" is converted into an equivalent circuit using register "packet:sendpacket|sends[668]~synth" and latch "packet:sendpacket|sends[668]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[667]" is converted into an equivalent circuit using register "packet:sendpacket|sends[667]~synth" and latch "packet:sendpacket|sends[667]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[666]" is converted into an equivalent circuit using register "packet:sendpacket|sends[666]~synth" and latch "packet:sendpacket|sends[666]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[665]" is converted into an equivalent circuit using register "packet:sendpacket|sends[665]~synth" and latch "packet:sendpacket|sends[665]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[664]" is converted into an equivalent circuit using register "packet:sendpacket|sends[664]~synth" and latch "packet:sendpacket|sends[664]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[663]" is converted into an equivalent circuit using register "packet:sendpacket|sends[663]~synth" and latch "packet:sendpacket|sends[663]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[662]" is converted into an equivalent circuit using register "packet:sendpacket|sends[662]~synth" and latch "packet:sendpacket|sends[662]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[661]" is converted into an equivalent circuit using register "packet:sendpacket|sends[661]~synth" and latch "packet:sendpacket|sends[661]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[660]" is converted into an equivalent circuit using register "packet:sendpacket|sends[660]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[659]" is converted into an equivalent circuit using register "packet:sendpacket|sends[659]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[658]" is converted into an equivalent circuit using register "packet:sendpacket|sends[658]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[657]" is converted into an equivalent circuit using register "packet:sendpacket|sends[657]~synth" and latch "packet:sendpacket|sends[657]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[656]" is converted into an equivalent circuit using register "packet:sendpacket|sends[656]~synth" and latch "packet:sendpacket|sends[656]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[655]" is converted into an equivalent circuit using register "packet:sendpacket|sends[655]~synth" and latch "packet:sendpacket|sends[655]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[654]" is converted into an equivalent circuit using register "packet:sendpacket|sends[654]~synth" and latch "packet:sendpacket|sends[654]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[653]" is converted into an equivalent circuit using register "packet:sendpacket|sends[653]~synth" and latch "packet:sendpacket|sends[653]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[652]" is converted into an equivalent circuit using register "packet:sendpacket|sends[652]~synth" and latch "packet:sendpacket|sends[652]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[651]" is converted into an equivalent circuit using register "packet:sendpacket|sends[651]~synth" and latch "packet:sendpacket|sends[651]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[650]" is converted into an equivalent circuit using register "packet:sendpacket|sends[650]~synth" and latch "packet:sendpacket|sends[650]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[649]" is converted into an equivalent circuit using register "packet:sendpacket|sends[649]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[648]" is converted into an equivalent circuit using register "packet:sendpacket|sends[648]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[647]" is converted into an equivalent circuit using register "packet:sendpacket|sends[647]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[646]" is converted into an equivalent circuit using register "packet:sendpacket|sends[646]~synth" and latch "packet:sendpacket|sends[646]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[645]" is converted into an equivalent circuit using register "packet:sendpacket|sends[645]~synth" and latch "packet:sendpacket|sends[645]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[644]" is converted into an equivalent circuit using register "packet:sendpacket|sends[644]~synth" and latch "packet:sendpacket|sends[644]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[643]" is converted into an equivalent circuit using register "packet:sendpacket|sends[643]~synth" and latch "packet:sendpacket|sends[643]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[642]" is converted into an equivalent circuit using register "packet:sendpacket|sends[642]~synth" and latch "packet:sendpacket|sends[642]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[641]" is converted into an equivalent circuit using register "packet:sendpacket|sends[641]~synth" and latch "packet:sendpacket|sends[641]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[640]" is converted into an equivalent circuit using register "packet:sendpacket|sends[640]~synth" and latch "packet:sendpacket|sends[640]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[639]" is converted into an equivalent circuit using register "packet:sendpacket|sends[639]~synth" and latch "packet:sendpacket|sends[639]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[638]" is converted into an equivalent circuit using register "packet:sendpacket|sends[638]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[637]" is converted into an equivalent circuit using register "packet:sendpacket|sends[637]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[636]" is converted into an equivalent circuit using register "packet:sendpacket|sends[636]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[635]" is converted into an equivalent circuit using register "packet:sendpacket|sends[635]~synth" and latch "packet:sendpacket|sends[635]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[634]" is converted into an equivalent circuit using register "packet:sendpacket|sends[634]~synth" and latch "packet:sendpacket|sends[634]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[633]" is converted into an equivalent circuit using register "packet:sendpacket|sends[633]~synth" and latch "packet:sendpacket|sends[633]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[632]" is converted into an equivalent circuit using register "packet:sendpacket|sends[632]~synth" and latch "packet:sendpacket|sends[632]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[631]" is converted into an equivalent circuit using register "packet:sendpacket|sends[631]~synth" and latch "packet:sendpacket|sends[631]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[630]" is converted into an equivalent circuit using register "packet:sendpacket|sends[630]~synth" and latch "packet:sendpacket|sends[630]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[629]" is converted into an equivalent circuit using register "packet:sendpacket|sends[629]~synth" and latch "packet:sendpacket|sends[629]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[628]" is converted into an equivalent circuit using register "packet:sendpacket|sends[628]~synth" and latch "packet:sendpacket|sends[628]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[627]" is converted into an equivalent circuit using register "packet:sendpacket|sends[627]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[626]" is converted into an equivalent circuit using register "packet:sendpacket|sends[626]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[625]" is converted into an equivalent circuit using register "packet:sendpacket|sends[625]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[624]" is converted into an equivalent circuit using register "packet:sendpacket|sends[624]~synth" and latch "packet:sendpacket|sends[624]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[623]" is converted into an equivalent circuit using register "packet:sendpacket|sends[623]~synth" and latch "packet:sendpacket|sends[623]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[622]" is converted into an equivalent circuit using register "packet:sendpacket|sends[622]~synth" and latch "packet:sendpacket|sends[622]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[621]" is converted into an equivalent circuit using register "packet:sendpacket|sends[621]~synth" and latch "packet:sendpacket|sends[621]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[620]" is converted into an equivalent circuit using register "packet:sendpacket|sends[620]~synth" and latch "packet:sendpacket|sends[620]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[619]" is converted into an equivalent circuit using register "packet:sendpacket|sends[619]~synth" and latch "packet:sendpacket|sends[619]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[618]" is converted into an equivalent circuit using register "packet:sendpacket|sends[618]~synth" and latch "packet:sendpacket|sends[618]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[617]" is converted into an equivalent circuit using register "packet:sendpacket|sends[617]~synth" and latch "packet:sendpacket|sends[617]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[616]" is converted into an equivalent circuit using register "packet:sendpacket|sends[616]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[615]" is converted into an equivalent circuit using register "packet:sendpacket|sends[615]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[614]" is converted into an equivalent circuit using register "packet:sendpacket|sends[614]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[613]" is converted into an equivalent circuit using register "packet:sendpacket|sends[613]~synth" and latch "packet:sendpacket|sends[613]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[612]" is converted into an equivalent circuit using register "packet:sendpacket|sends[612]~synth" and latch "packet:sendpacket|sends[612]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[611]" is converted into an equivalent circuit using register "packet:sendpacket|sends[611]~synth" and latch "packet:sendpacket|sends[611]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[610]" is converted into an equivalent circuit using register "packet:sendpacket|sends[610]~synth" and latch "packet:sendpacket|sends[610]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[609]" is converted into an equivalent circuit using register "packet:sendpacket|sends[609]~synth" and latch "packet:sendpacket|sends[609]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[608]" is converted into an equivalent circuit using register "packet:sendpacket|sends[608]~synth" and latch "packet:sendpacket|sends[608]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[607]" is converted into an equivalent circuit using register "packet:sendpacket|sends[607]~synth" and latch "packet:sendpacket|sends[607]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[606]" is converted into an equivalent circuit using register "packet:sendpacket|sends[606]~synth" and latch "packet:sendpacket|sends[606]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[605]" is converted into an equivalent circuit using register "packet:sendpacket|sends[605]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[604]" is converted into an equivalent circuit using register "packet:sendpacket|sends[604]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[603]" is converted into an equivalent circuit using register "packet:sendpacket|sends[603]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[602]" is converted into an equivalent circuit using register "packet:sendpacket|sends[602]~synth" and latch "packet:sendpacket|sends[602]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[601]" is converted into an equivalent circuit using register "packet:sendpacket|sends[601]~synth" and latch "packet:sendpacket|sends[601]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[600]" is converted into an equivalent circuit using register "packet:sendpacket|sends[600]~synth" and latch "packet:sendpacket|sends[600]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[599]" is converted into an equivalent circuit using register "packet:sendpacket|sends[599]~synth" and latch "packet:sendpacket|sends[599]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[598]" is converted into an equivalent circuit using register "packet:sendpacket|sends[598]~synth" and latch "packet:sendpacket|sends[598]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[597]" is converted into an equivalent circuit using register "packet:sendpacket|sends[597]~synth" and latch "packet:sendpacket|sends[597]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[596]" is converted into an equivalent circuit using register "packet:sendpacket|sends[596]~synth" and latch "packet:sendpacket|sends[596]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[595]" is converted into an equivalent circuit using register "packet:sendpacket|sends[595]~synth" and latch "packet:sendpacket|sends[595]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[594]" is converted into an equivalent circuit using register "packet:sendpacket|sends[594]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[593]" is converted into an equivalent circuit using register "packet:sendpacket|sends[593]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[592]" is converted into an equivalent circuit using register "packet:sendpacket|sends[592]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[591]" is converted into an equivalent circuit using register "packet:sendpacket|sends[591]~synth" and latch "packet:sendpacket|sends[591]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[590]" is converted into an equivalent circuit using register "packet:sendpacket|sends[590]~synth" and latch "packet:sendpacket|sends[590]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[589]" is converted into an equivalent circuit using register "packet:sendpacket|sends[589]~synth" and latch "packet:sendpacket|sends[589]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[588]" is converted into an equivalent circuit using register "packet:sendpacket|sends[588]~synth" and latch "packet:sendpacket|sends[588]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[587]" is converted into an equivalent circuit using register "packet:sendpacket|sends[587]~synth" and latch "packet:sendpacket|sends[587]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[586]" is converted into an equivalent circuit using register "packet:sendpacket|sends[586]~synth" and latch "packet:sendpacket|sends[586]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[585]" is converted into an equivalent circuit using register "packet:sendpacket|sends[585]~synth" and latch "packet:sendpacket|sends[585]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[584]" is converted into an equivalent circuit using register "packet:sendpacket|sends[584]~synth" and latch "packet:sendpacket|sends[584]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[583]" is converted into an equivalent circuit using register "packet:sendpacket|sends[583]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[582]" is converted into an equivalent circuit using register "packet:sendpacket|sends[582]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[581]" is converted into an equivalent circuit using register "packet:sendpacket|sends[581]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[580]" is converted into an equivalent circuit using register "packet:sendpacket|sends[580]~synth" and latch "packet:sendpacket|sends[580]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[579]" is converted into an equivalent circuit using register "packet:sendpacket|sends[579]~synth" and latch "packet:sendpacket|sends[579]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[578]" is converted into an equivalent circuit using register "packet:sendpacket|sends[578]~synth" and latch "packet:sendpacket|sends[578]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[577]" is converted into an equivalent circuit using register "packet:sendpacket|sends[577]~synth" and latch "packet:sendpacket|sends[577]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[576]" is converted into an equivalent circuit using register "packet:sendpacket|sends[576]~synth" and latch "packet:sendpacket|sends[576]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[575]" is converted into an equivalent circuit using register "packet:sendpacket|sends[575]~synth" and latch "packet:sendpacket|sends[575]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[574]" is converted into an equivalent circuit using register "packet:sendpacket|sends[574]~synth" and latch "packet:sendpacket|sends[574]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[573]" is converted into an equivalent circuit using register "packet:sendpacket|sends[573]~synth" and latch "packet:sendpacket|sends[573]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[572]" is converted into an equivalent circuit using register "packet:sendpacket|sends[572]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[571]" is converted into an equivalent circuit using register "packet:sendpacket|sends[571]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[570]" is converted into an equivalent circuit using register "packet:sendpacket|sends[570]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[569]" is converted into an equivalent circuit using register "packet:sendpacket|sends[569]~synth" and latch "packet:sendpacket|sends[569]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[568]" is converted into an equivalent circuit using register "packet:sendpacket|sends[568]~synth" and latch "packet:sendpacket|sends[568]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[567]" is converted into an equivalent circuit using register "packet:sendpacket|sends[567]~synth" and latch "packet:sendpacket|sends[567]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[566]" is converted into an equivalent circuit using register "packet:sendpacket|sends[566]~synth" and latch "packet:sendpacket|sends[566]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[565]" is converted into an equivalent circuit using register "packet:sendpacket|sends[565]~synth" and latch "packet:sendpacket|sends[565]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[564]" is converted into an equivalent circuit using register "packet:sendpacket|sends[564]~synth" and latch "packet:sendpacket|sends[564]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[563]" is converted into an equivalent circuit using register "packet:sendpacket|sends[563]~synth" and latch "packet:sendpacket|sends[563]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[562]" is converted into an equivalent circuit using register "packet:sendpacket|sends[562]~synth" and latch "packet:sendpacket|sends[562]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[561]" is converted into an equivalent circuit using register "packet:sendpacket|sends[561]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[560]" is converted into an equivalent circuit using register "packet:sendpacket|sends[560]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[559]" is converted into an equivalent circuit using register "packet:sendpacket|sends[559]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[558]" is converted into an equivalent circuit using register "packet:sendpacket|sends[558]~synth" and latch "packet:sendpacket|sends[558]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[557]" is converted into an equivalent circuit using register "packet:sendpacket|sends[557]~synth" and latch "packet:sendpacket|sends[557]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[556]" is converted into an equivalent circuit using register "packet:sendpacket|sends[556]~synth" and latch "packet:sendpacket|sends[556]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[555]" is converted into an equivalent circuit using register "packet:sendpacket|sends[555]~synth" and latch "packet:sendpacket|sends[555]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[554]" is converted into an equivalent circuit using register "packet:sendpacket|sends[554]~synth" and latch "packet:sendpacket|sends[554]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[553]" is converted into an equivalent circuit using register "packet:sendpacket|sends[553]~synth" and latch "packet:sendpacket|sends[553]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[552]" is converted into an equivalent circuit using register "packet:sendpacket|sends[552]~synth" and latch "packet:sendpacket|sends[552]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[551]" is converted into an equivalent circuit using register "packet:sendpacket|sends[551]~synth" and latch "packet:sendpacket|sends[551]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[550]" is converted into an equivalent circuit using register "packet:sendpacket|sends[550]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[549]" is converted into an equivalent circuit using register "packet:sendpacket|sends[549]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[548]" is converted into an equivalent circuit using register "packet:sendpacket|sends[548]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[547]" is converted into an equivalent circuit using register "packet:sendpacket|sends[547]~synth" and latch "packet:sendpacket|sends[547]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[546]" is converted into an equivalent circuit using register "packet:sendpacket|sends[546]~synth" and latch "packet:sendpacket|sends[546]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[545]" is converted into an equivalent circuit using register "packet:sendpacket|sends[545]~synth" and latch "packet:sendpacket|sends[545]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[544]" is converted into an equivalent circuit using register "packet:sendpacket|sends[544]~synth" and latch "packet:sendpacket|sends[544]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[543]" is converted into an equivalent circuit using register "packet:sendpacket|sends[543]~synth" and latch "packet:sendpacket|sends[543]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[542]" is converted into an equivalent circuit using register "packet:sendpacket|sends[542]~synth" and latch "packet:sendpacket|sends[542]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[541]" is converted into an equivalent circuit using register "packet:sendpacket|sends[541]~synth" and latch "packet:sendpacket|sends[541]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[540]" is converted into an equivalent circuit using register "packet:sendpacket|sends[540]~synth" and latch "packet:sendpacket|sends[540]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[539]" is converted into an equivalent circuit using register "packet:sendpacket|sends[539]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[538]" is converted into an equivalent circuit using register "packet:sendpacket|sends[538]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[537]" is converted into an equivalent circuit using register "packet:sendpacket|sends[537]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[536]" is converted into an equivalent circuit using register "packet:sendpacket|sends[536]~synth" and latch "packet:sendpacket|sends[536]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[535]" is converted into an equivalent circuit using register "packet:sendpacket|sends[535]~synth" and latch "packet:sendpacket|sends[535]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[534]" is converted into an equivalent circuit using register "packet:sendpacket|sends[534]~synth" and latch "packet:sendpacket|sends[534]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[533]" is converted into an equivalent circuit using register "packet:sendpacket|sends[533]~synth" and latch "packet:sendpacket|sends[533]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[532]" is converted into an equivalent circuit using register "packet:sendpacket|sends[532]~synth" and latch "packet:sendpacket|sends[532]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[531]" is converted into an equivalent circuit using register "packet:sendpacket|sends[531]~synth" and latch "packet:sendpacket|sends[531]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[530]" is converted into an equivalent circuit using register "packet:sendpacket|sends[530]~synth" and latch "packet:sendpacket|sends[530]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[529]" is converted into an equivalent circuit using register "packet:sendpacket|sends[529]~synth" and latch "packet:sendpacket|sends[529]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[528]" is converted into an equivalent circuit using register "packet:sendpacket|sends[528]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[527]" is converted into an equivalent circuit using register "packet:sendpacket|sends[527]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[526]" is converted into an equivalent circuit using register "packet:sendpacket|sends[526]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[525]" is converted into an equivalent circuit using register "packet:sendpacket|sends[525]~synth" and latch "packet:sendpacket|sends[525]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[524]" is converted into an equivalent circuit using register "packet:sendpacket|sends[524]~synth" and latch "packet:sendpacket|sends[524]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[523]" is converted into an equivalent circuit using register "packet:sendpacket|sends[523]~synth" and latch "packet:sendpacket|sends[523]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[522]" is converted into an equivalent circuit using register "packet:sendpacket|sends[522]~synth" and latch "packet:sendpacket|sends[522]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[521]" is converted into an equivalent circuit using register "packet:sendpacket|sends[521]~synth" and latch "packet:sendpacket|sends[521]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[520]" is converted into an equivalent circuit using register "packet:sendpacket|sends[520]~synth" and latch "packet:sendpacket|sends[520]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[519]" is converted into an equivalent circuit using register "packet:sendpacket|sends[519]~synth" and latch "packet:sendpacket|sends[519]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[518]" is converted into an equivalent circuit using register "packet:sendpacket|sends[518]~synth" and latch "packet:sendpacket|sends[518]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[517]" is converted into an equivalent circuit using register "packet:sendpacket|sends[517]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[516]" is converted into an equivalent circuit using register "packet:sendpacket|sends[516]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[515]" is converted into an equivalent circuit using register "packet:sendpacket|sends[515]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[514]" is converted into an equivalent circuit using register "packet:sendpacket|sends[514]~synth" and latch "packet:sendpacket|sends[514]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[513]" is converted into an equivalent circuit using register "packet:sendpacket|sends[513]~synth" and latch "packet:sendpacket|sends[513]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[512]" is converted into an equivalent circuit using register "packet:sendpacket|sends[512]~synth" and latch "packet:sendpacket|sends[512]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[511]" is converted into an equivalent circuit using register "packet:sendpacket|sends[511]~synth" and latch "packet:sendpacket|sends[511]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[510]" is converted into an equivalent circuit using register "packet:sendpacket|sends[510]~synth" and latch "packet:sendpacket|sends[510]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[509]" is converted into an equivalent circuit using register "packet:sendpacket|sends[509]~synth" and latch "packet:sendpacket|sends[509]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[508]" is converted into an equivalent circuit using register "packet:sendpacket|sends[508]~synth" and latch "packet:sendpacket|sends[508]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[507]" is converted into an equivalent circuit using register "packet:sendpacket|sends[507]~synth" and latch "packet:sendpacket|sends[507]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[506]" is converted into an equivalent circuit using register "packet:sendpacket|sends[506]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[505]" is converted into an equivalent circuit using register "packet:sendpacket|sends[505]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[504]" is converted into an equivalent circuit using register "packet:sendpacket|sends[504]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[503]" is converted into an equivalent circuit using register "packet:sendpacket|sends[503]~synth" and latch "packet:sendpacket|sends[503]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[502]" is converted into an equivalent circuit using register "packet:sendpacket|sends[502]~synth" and latch "packet:sendpacket|sends[502]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[501]" is converted into an equivalent circuit using register "packet:sendpacket|sends[501]~synth" and latch "packet:sendpacket|sends[501]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[500]" is converted into an equivalent circuit using register "packet:sendpacket|sends[500]~synth" and latch "packet:sendpacket|sends[500]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[499]" is converted into an equivalent circuit using register "packet:sendpacket|sends[499]~synth" and latch "packet:sendpacket|sends[499]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[498]" is converted into an equivalent circuit using register "packet:sendpacket|sends[498]~synth" and latch "packet:sendpacket|sends[498]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[497]" is converted into an equivalent circuit using register "packet:sendpacket|sends[497]~synth" and latch "packet:sendpacket|sends[497]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[496]" is converted into an equivalent circuit using register "packet:sendpacket|sends[496]~synth" and latch "packet:sendpacket|sends[496]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[495]" is converted into an equivalent circuit using register "packet:sendpacket|sends[495]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[494]" is converted into an equivalent circuit using register "packet:sendpacket|sends[494]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[493]" is converted into an equivalent circuit using register "packet:sendpacket|sends[493]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[492]" is converted into an equivalent circuit using register "packet:sendpacket|sends[492]~synth" and latch "packet:sendpacket|sends[492]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[491]" is converted into an equivalent circuit using register "packet:sendpacket|sends[491]~synth" and latch "packet:sendpacket|sends[491]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[490]" is converted into an equivalent circuit using register "packet:sendpacket|sends[490]~synth" and latch "packet:sendpacket|sends[490]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[489]" is converted into an equivalent circuit using register "packet:sendpacket|sends[489]~synth" and latch "packet:sendpacket|sends[489]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[488]" is converted into an equivalent circuit using register "packet:sendpacket|sends[488]~synth" and latch "packet:sendpacket|sends[488]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[487]" is converted into an equivalent circuit using register "packet:sendpacket|sends[487]~synth" and latch "packet:sendpacket|sends[487]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[486]" is converted into an equivalent circuit using register "packet:sendpacket|sends[486]~synth" and latch "packet:sendpacket|sends[486]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[485]" is converted into an equivalent circuit using register "packet:sendpacket|sends[485]~synth" and latch "packet:sendpacket|sends[485]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[484]" is converted into an equivalent circuit using register "packet:sendpacket|sends[484]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[483]" is converted into an equivalent circuit using register "packet:sendpacket|sends[483]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[482]" is converted into an equivalent circuit using register "packet:sendpacket|sends[482]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[481]" is converted into an equivalent circuit using register "packet:sendpacket|sends[481]~synth" and latch "packet:sendpacket|sends[481]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[480]" is converted into an equivalent circuit using register "packet:sendpacket|sends[480]~synth" and latch "packet:sendpacket|sends[480]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[479]" is converted into an equivalent circuit using register "packet:sendpacket|sends[479]~synth" and latch "packet:sendpacket|sends[479]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[478]" is converted into an equivalent circuit using register "packet:sendpacket|sends[478]~synth" and latch "packet:sendpacket|sends[478]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[477]" is converted into an equivalent circuit using register "packet:sendpacket|sends[477]~synth" and latch "packet:sendpacket|sends[477]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[476]" is converted into an equivalent circuit using register "packet:sendpacket|sends[476]~synth" and latch "packet:sendpacket|sends[476]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[475]" is converted into an equivalent circuit using register "packet:sendpacket|sends[475]~synth" and latch "packet:sendpacket|sends[475]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[474]" is converted into an equivalent circuit using register "packet:sendpacket|sends[474]~synth" and latch "packet:sendpacket|sends[474]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[473]" is converted into an equivalent circuit using register "packet:sendpacket|sends[473]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[472]" is converted into an equivalent circuit using register "packet:sendpacket|sends[472]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[471]" is converted into an equivalent circuit using register "packet:sendpacket|sends[471]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[470]" is converted into an equivalent circuit using register "packet:sendpacket|sends[470]~synth" and latch "packet:sendpacket|sends[470]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[469]" is converted into an equivalent circuit using register "packet:sendpacket|sends[469]~synth" and latch "packet:sendpacket|sends[469]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[468]" is converted into an equivalent circuit using register "packet:sendpacket|sends[468]~synth" and latch "packet:sendpacket|sends[468]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[467]" is converted into an equivalent circuit using register "packet:sendpacket|sends[467]~synth" and latch "packet:sendpacket|sends[467]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[466]" is converted into an equivalent circuit using register "packet:sendpacket|sends[466]~synth" and latch "packet:sendpacket|sends[466]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[465]" is converted into an equivalent circuit using register "packet:sendpacket|sends[465]~synth" and latch "packet:sendpacket|sends[465]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[464]" is converted into an equivalent circuit using register "packet:sendpacket|sends[464]~synth" and latch "packet:sendpacket|sends[464]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[463]" is converted into an equivalent circuit using register "packet:sendpacket|sends[463]~synth" and latch "packet:sendpacket|sends[463]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[462]" is converted into an equivalent circuit using register "packet:sendpacket|sends[462]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[461]" is converted into an equivalent circuit using register "packet:sendpacket|sends[461]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[460]" is converted into an equivalent circuit using register "packet:sendpacket|sends[460]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[459]" is converted into an equivalent circuit using register "packet:sendpacket|sends[459]~synth" and latch "packet:sendpacket|sends[459]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[458]" is converted into an equivalent circuit using register "packet:sendpacket|sends[458]~synth" and latch "packet:sendpacket|sends[458]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[457]" is converted into an equivalent circuit using register "packet:sendpacket|sends[457]~synth" and latch "packet:sendpacket|sends[457]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[456]" is converted into an equivalent circuit using register "packet:sendpacket|sends[456]~synth" and latch "packet:sendpacket|sends[456]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[455]" is converted into an equivalent circuit using register "packet:sendpacket|sends[455]~synth" and latch "packet:sendpacket|sends[455]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[454]" is converted into an equivalent circuit using register "packet:sendpacket|sends[454]~synth" and latch "packet:sendpacket|sends[454]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[453]" is converted into an equivalent circuit using register "packet:sendpacket|sends[453]~synth" and latch "packet:sendpacket|sends[453]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[452]" is converted into an equivalent circuit using register "packet:sendpacket|sends[452]~synth" and latch "packet:sendpacket|sends[452]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[451]" is converted into an equivalent circuit using register "packet:sendpacket|sends[451]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[450]" is converted into an equivalent circuit using register "packet:sendpacket|sends[450]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[449]" is converted into an equivalent circuit using register "packet:sendpacket|sends[449]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[448]" is converted into an equivalent circuit using register "packet:sendpacket|sends[448]~synth" and latch "packet:sendpacket|sends[448]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[447]" is converted into an equivalent circuit using register "packet:sendpacket|sends[447]~synth" and latch "packet:sendpacket|sends[447]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[446]" is converted into an equivalent circuit using register "packet:sendpacket|sends[446]~synth" and latch "packet:sendpacket|sends[446]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[445]" is converted into an equivalent circuit using register "packet:sendpacket|sends[445]~synth" and latch "packet:sendpacket|sends[445]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[444]" is converted into an equivalent circuit using register "packet:sendpacket|sends[444]~synth" and latch "packet:sendpacket|sends[444]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[443]" is converted into an equivalent circuit using register "packet:sendpacket|sends[443]~synth" and latch "packet:sendpacket|sends[443]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[442]" is converted into an equivalent circuit using register "packet:sendpacket|sends[442]~synth" and latch "packet:sendpacket|sends[442]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[441]" is converted into an equivalent circuit using register "packet:sendpacket|sends[441]~synth" and latch "packet:sendpacket|sends[441]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[440]" is converted into an equivalent circuit using register "packet:sendpacket|sends[440]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[439]" is converted into an equivalent circuit using register "packet:sendpacket|sends[439]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[438]" is converted into an equivalent circuit using register "packet:sendpacket|sends[438]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[437]" is converted into an equivalent circuit using register "packet:sendpacket|sends[437]~synth" and latch "packet:sendpacket|sends[437]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[436]" is converted into an equivalent circuit using register "packet:sendpacket|sends[436]~synth" and latch "packet:sendpacket|sends[436]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[435]" is converted into an equivalent circuit using register "packet:sendpacket|sends[435]~synth" and latch "packet:sendpacket|sends[435]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[434]" is converted into an equivalent circuit using register "packet:sendpacket|sends[434]~synth" and latch "packet:sendpacket|sends[434]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[433]" is converted into an equivalent circuit using register "packet:sendpacket|sends[433]~synth" and latch "packet:sendpacket|sends[433]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[432]" is converted into an equivalent circuit using register "packet:sendpacket|sends[432]~synth" and latch "packet:sendpacket|sends[432]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[431]" is converted into an equivalent circuit using register "packet:sendpacket|sends[431]~synth" and latch "packet:sendpacket|sends[431]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[430]" is converted into an equivalent circuit using register "packet:sendpacket|sends[430]~synth" and latch "packet:sendpacket|sends[430]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[429]" is converted into an equivalent circuit using register "packet:sendpacket|sends[429]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[428]" is converted into an equivalent circuit using register "packet:sendpacket|sends[428]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[427]" is converted into an equivalent circuit using register "packet:sendpacket|sends[427]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[426]" is converted into an equivalent circuit using register "packet:sendpacket|sends[426]~synth" and latch "packet:sendpacket|sends[426]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[425]" is converted into an equivalent circuit using register "packet:sendpacket|sends[425]~synth" and latch "packet:sendpacket|sends[425]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[424]" is converted into an equivalent circuit using register "packet:sendpacket|sends[424]~synth" and latch "packet:sendpacket|sends[424]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[423]" is converted into an equivalent circuit using register "packet:sendpacket|sends[423]~synth" and latch "packet:sendpacket|sends[423]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[422]" is converted into an equivalent circuit using register "packet:sendpacket|sends[422]~synth" and latch "packet:sendpacket|sends[422]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[421]" is converted into an equivalent circuit using register "packet:sendpacket|sends[421]~synth" and latch "packet:sendpacket|sends[421]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[420]" is converted into an equivalent circuit using register "packet:sendpacket|sends[420]~synth" and latch "packet:sendpacket|sends[420]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[419]" is converted into an equivalent circuit using register "packet:sendpacket|sends[419]~synth" and latch "packet:sendpacket|sends[419]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[418]" is converted into an equivalent circuit using register "packet:sendpacket|sends[418]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[417]" is converted into an equivalent circuit using register "packet:sendpacket|sends[417]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[416]" is converted into an equivalent circuit using register "packet:sendpacket|sends[416]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[415]" is converted into an equivalent circuit using register "packet:sendpacket|sends[415]~synth" and latch "packet:sendpacket|sends[415]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[414]" is converted into an equivalent circuit using register "packet:sendpacket|sends[414]~synth" and latch "packet:sendpacket|sends[414]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[413]" is converted into an equivalent circuit using register "packet:sendpacket|sends[413]~synth" and latch "packet:sendpacket|sends[413]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[412]" is converted into an equivalent circuit using register "packet:sendpacket|sends[412]~synth" and latch "packet:sendpacket|sends[412]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[411]" is converted into an equivalent circuit using register "packet:sendpacket|sends[411]~synth" and latch "packet:sendpacket|sends[411]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[410]" is converted into an equivalent circuit using register "packet:sendpacket|sends[410]~synth" and latch "packet:sendpacket|sends[410]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[409]" is converted into an equivalent circuit using register "packet:sendpacket|sends[409]~synth" and latch "packet:sendpacket|sends[409]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[408]" is converted into an equivalent circuit using register "packet:sendpacket|sends[408]~synth" and latch "packet:sendpacket|sends[408]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[407]" is converted into an equivalent circuit using register "packet:sendpacket|sends[407]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[406]" is converted into an equivalent circuit using register "packet:sendpacket|sends[406]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[405]" is converted into an equivalent circuit using register "packet:sendpacket|sends[405]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[404]" is converted into an equivalent circuit using register "packet:sendpacket|sends[404]~synth" and latch "packet:sendpacket|sends[404]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[403]" is converted into an equivalent circuit using register "packet:sendpacket|sends[403]~synth" and latch "packet:sendpacket|sends[403]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[402]" is converted into an equivalent circuit using register "packet:sendpacket|sends[402]~synth" and latch "packet:sendpacket|sends[402]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[401]" is converted into an equivalent circuit using register "packet:sendpacket|sends[401]~synth" and latch "packet:sendpacket|sends[401]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[400]" is converted into an equivalent circuit using register "packet:sendpacket|sends[400]~synth" and latch "packet:sendpacket|sends[400]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[399]" is converted into an equivalent circuit using register "packet:sendpacket|sends[399]~synth" and latch "packet:sendpacket|sends[399]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[398]" is converted into an equivalent circuit using register "packet:sendpacket|sends[398]~synth" and latch "packet:sendpacket|sends[398]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[397]" is converted into an equivalent circuit using register "packet:sendpacket|sends[397]~synth" and latch "packet:sendpacket|sends[397]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[396]" is converted into an equivalent circuit using register "packet:sendpacket|sends[396]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[395]" is converted into an equivalent circuit using register "packet:sendpacket|sends[395]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[394]" is converted into an equivalent circuit using register "packet:sendpacket|sends[394]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[393]" is converted into an equivalent circuit using register "packet:sendpacket|sends[393]~synth" and latch "packet:sendpacket|sends[393]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[392]" is converted into an equivalent circuit using register "packet:sendpacket|sends[392]~synth" and latch "packet:sendpacket|sends[392]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[391]" is converted into an equivalent circuit using register "packet:sendpacket|sends[391]~synth" and latch "packet:sendpacket|sends[391]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[390]" is converted into an equivalent circuit using register "packet:sendpacket|sends[390]~synth" and latch "packet:sendpacket|sends[390]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[389]" is converted into an equivalent circuit using register "packet:sendpacket|sends[389]~synth" and latch "packet:sendpacket|sends[389]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[388]" is converted into an equivalent circuit using register "packet:sendpacket|sends[388]~synth" and latch "packet:sendpacket|sends[388]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[387]" is converted into an equivalent circuit using register "packet:sendpacket|sends[387]~synth" and latch "packet:sendpacket|sends[387]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[386]" is converted into an equivalent circuit using register "packet:sendpacket|sends[386]~synth" and latch "packet:sendpacket|sends[386]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[385]" is converted into an equivalent circuit using register "packet:sendpacket|sends[385]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[384]" is converted into an equivalent circuit using register "packet:sendpacket|sends[384]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[383]" is converted into an equivalent circuit using register "packet:sendpacket|sends[383]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[382]" is converted into an equivalent circuit using register "packet:sendpacket|sends[382]~synth" and latch "packet:sendpacket|sends[382]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[381]" is converted into an equivalent circuit using register "packet:sendpacket|sends[381]~synth" and latch "packet:sendpacket|sends[381]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[380]" is converted into an equivalent circuit using register "packet:sendpacket|sends[380]~synth" and latch "packet:sendpacket|sends[380]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[379]" is converted into an equivalent circuit using register "packet:sendpacket|sends[379]~synth" and latch "packet:sendpacket|sends[379]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[378]" is converted into an equivalent circuit using register "packet:sendpacket|sends[378]~synth" and latch "packet:sendpacket|sends[378]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[377]" is converted into an equivalent circuit using register "packet:sendpacket|sends[377]~synth" and latch "packet:sendpacket|sends[377]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[376]" is converted into an equivalent circuit using register "packet:sendpacket|sends[376]~synth" and latch "packet:sendpacket|sends[376]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[375]" is converted into an equivalent circuit using register "packet:sendpacket|sends[375]~synth" and latch "packet:sendpacket|sends[375]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[374]" is converted into an equivalent circuit using register "packet:sendpacket|sends[374]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[373]" is converted into an equivalent circuit using register "packet:sendpacket|sends[373]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[372]" is converted into an equivalent circuit using register "packet:sendpacket|sends[372]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[371]" is converted into an equivalent circuit using register "packet:sendpacket|sends[371]~synth" and latch "packet:sendpacket|sends[371]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[370]" is converted into an equivalent circuit using register "packet:sendpacket|sends[370]~synth" and latch "packet:sendpacket|sends[370]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[369]" is converted into an equivalent circuit using register "packet:sendpacket|sends[369]~synth" and latch "packet:sendpacket|sends[369]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[368]" is converted into an equivalent circuit using register "packet:sendpacket|sends[368]~synth" and latch "packet:sendpacket|sends[368]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[367]" is converted into an equivalent circuit using register "packet:sendpacket|sends[367]~synth" and latch "packet:sendpacket|sends[367]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[366]" is converted into an equivalent circuit using register "packet:sendpacket|sends[366]~synth" and latch "packet:sendpacket|sends[366]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[365]" is converted into an equivalent circuit using register "packet:sendpacket|sends[365]~synth" and latch "packet:sendpacket|sends[365]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[364]" is converted into an equivalent circuit using register "packet:sendpacket|sends[364]~synth" and latch "packet:sendpacket|sends[364]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[363]" is converted into an equivalent circuit using register "packet:sendpacket|sends[363]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[362]" is converted into an equivalent circuit using register "packet:sendpacket|sends[362]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[361]" is converted into an equivalent circuit using register "packet:sendpacket|sends[361]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[360]" is converted into an equivalent circuit using register "packet:sendpacket|sends[360]~synth" and latch "packet:sendpacket|sends[360]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[359]" is converted into an equivalent circuit using register "packet:sendpacket|sends[359]~synth" and latch "packet:sendpacket|sends[359]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[358]" is converted into an equivalent circuit using register "packet:sendpacket|sends[358]~synth" and latch "packet:sendpacket|sends[358]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[357]" is converted into an equivalent circuit using register "packet:sendpacket|sends[357]~synth" and latch "packet:sendpacket|sends[357]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[356]" is converted into an equivalent circuit using register "packet:sendpacket|sends[356]~synth" and latch "packet:sendpacket|sends[356]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[355]" is converted into an equivalent circuit using register "packet:sendpacket|sends[355]~synth" and latch "packet:sendpacket|sends[355]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[354]" is converted into an equivalent circuit using register "packet:sendpacket|sends[354]~synth" and latch "packet:sendpacket|sends[354]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[353]" is converted into an equivalent circuit using register "packet:sendpacket|sends[353]~synth" and latch "packet:sendpacket|sends[353]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[352]" is converted into an equivalent circuit using register "packet:sendpacket|sends[352]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[351]" is converted into an equivalent circuit using register "packet:sendpacket|sends[351]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[350]" is converted into an equivalent circuit using register "packet:sendpacket|sends[350]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[349]" is converted into an equivalent circuit using register "packet:sendpacket|sends[349]~synth" and latch "packet:sendpacket|sends[349]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[348]" is converted into an equivalent circuit using register "packet:sendpacket|sends[348]~synth" and latch "packet:sendpacket|sends[348]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[347]" is converted into an equivalent circuit using register "packet:sendpacket|sends[347]~synth" and latch "packet:sendpacket|sends[347]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[346]" is converted into an equivalent circuit using register "packet:sendpacket|sends[346]~synth" and latch "packet:sendpacket|sends[346]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[345]" is converted into an equivalent circuit using register "packet:sendpacket|sends[345]~synth" and latch "packet:sendpacket|sends[345]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[344]" is converted into an equivalent circuit using register "packet:sendpacket|sends[344]~synth" and latch "packet:sendpacket|sends[344]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[343]" is converted into an equivalent circuit using register "packet:sendpacket|sends[343]~synth" and latch "packet:sendpacket|sends[343]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[342]" is converted into an equivalent circuit using register "packet:sendpacket|sends[342]~synth" and latch "packet:sendpacket|sends[342]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[341]" is converted into an equivalent circuit using register "packet:sendpacket|sends[341]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[340]" is converted into an equivalent circuit using register "packet:sendpacket|sends[340]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[339]" is converted into an equivalent circuit using register "packet:sendpacket|sends[339]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[338]" is converted into an equivalent circuit using register "packet:sendpacket|sends[338]~synth" and latch "packet:sendpacket|sends[338]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[337]" is converted into an equivalent circuit using register "packet:sendpacket|sends[337]~synth" and latch "packet:sendpacket|sends[337]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[336]" is converted into an equivalent circuit using register "packet:sendpacket|sends[336]~synth" and latch "packet:sendpacket|sends[336]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[335]" is converted into an equivalent circuit using register "packet:sendpacket|sends[335]~synth" and latch "packet:sendpacket|sends[335]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[334]" is converted into an equivalent circuit using register "packet:sendpacket|sends[334]~synth" and latch "packet:sendpacket|sends[334]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[333]" is converted into an equivalent circuit using register "packet:sendpacket|sends[333]~synth" and latch "packet:sendpacket|sends[333]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[332]" is converted into an equivalent circuit using register "packet:sendpacket|sends[332]~synth" and latch "packet:sendpacket|sends[332]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[331]" is converted into an equivalent circuit using register "packet:sendpacket|sends[331]~synth" and latch "packet:sendpacket|sends[331]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[330]" is converted into an equivalent circuit using register "packet:sendpacket|sends[330]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[329]" is converted into an equivalent circuit using register "packet:sendpacket|sends[329]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[328]" is converted into an equivalent circuit using register "packet:sendpacket|sends[328]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[327]" is converted into an equivalent circuit using register "packet:sendpacket|sends[327]~synth" and latch "packet:sendpacket|sends[327]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[326]" is converted into an equivalent circuit using register "packet:sendpacket|sends[326]~synth" and latch "packet:sendpacket|sends[326]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[325]" is converted into an equivalent circuit using register "packet:sendpacket|sends[325]~synth" and latch "packet:sendpacket|sends[325]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[324]" is converted into an equivalent circuit using register "packet:sendpacket|sends[324]~synth" and latch "packet:sendpacket|sends[324]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[323]" is converted into an equivalent circuit using register "packet:sendpacket|sends[323]~synth" and latch "packet:sendpacket|sends[323]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[322]" is converted into an equivalent circuit using register "packet:sendpacket|sends[322]~synth" and latch "packet:sendpacket|sends[322]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[321]" is converted into an equivalent circuit using register "packet:sendpacket|sends[321]~synth" and latch "packet:sendpacket|sends[321]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[320]" is converted into an equivalent circuit using register "packet:sendpacket|sends[320]~synth" and latch "packet:sendpacket|sends[320]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[319]" is converted into an equivalent circuit using register "packet:sendpacket|sends[319]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[318]" is converted into an equivalent circuit using register "packet:sendpacket|sends[318]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[317]" is converted into an equivalent circuit using register "packet:sendpacket|sends[317]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[316]" is converted into an equivalent circuit using register "packet:sendpacket|sends[316]~synth" and latch "packet:sendpacket|sends[316]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[315]" is converted into an equivalent circuit using register "packet:sendpacket|sends[315]~synth" and latch "packet:sendpacket|sends[315]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[314]" is converted into an equivalent circuit using register "packet:sendpacket|sends[314]~synth" and latch "packet:sendpacket|sends[314]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[313]" is converted into an equivalent circuit using register "packet:sendpacket|sends[313]~synth" and latch "packet:sendpacket|sends[313]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[312]" is converted into an equivalent circuit using register "packet:sendpacket|sends[312]~synth" and latch "packet:sendpacket|sends[312]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[311]" is converted into an equivalent circuit using register "packet:sendpacket|sends[311]~synth" and latch "packet:sendpacket|sends[311]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[310]" is converted into an equivalent circuit using register "packet:sendpacket|sends[310]~synth" and latch "packet:sendpacket|sends[310]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[309]" is converted into an equivalent circuit using register "packet:sendpacket|sends[309]~synth" and latch "packet:sendpacket|sends[309]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[308]" is converted into an equivalent circuit using register "packet:sendpacket|sends[308]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[307]" is converted into an equivalent circuit using register "packet:sendpacket|sends[307]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[306]" is converted into an equivalent circuit using register "packet:sendpacket|sends[306]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[305]" is converted into an equivalent circuit using register "packet:sendpacket|sends[305]~synth" and latch "packet:sendpacket|sends[305]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[304]" is converted into an equivalent circuit using register "packet:sendpacket|sends[304]~synth" and latch "packet:sendpacket|sends[304]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[303]" is converted into an equivalent circuit using register "packet:sendpacket|sends[303]~synth" and latch "packet:sendpacket|sends[303]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[302]" is converted into an equivalent circuit using register "packet:sendpacket|sends[302]~synth" and latch "packet:sendpacket|sends[302]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[301]" is converted into an equivalent circuit using register "packet:sendpacket|sends[301]~synth" and latch "packet:sendpacket|sends[301]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[300]" is converted into an equivalent circuit using register "packet:sendpacket|sends[300]~synth" and latch "packet:sendpacket|sends[300]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[299]" is converted into an equivalent circuit using register "packet:sendpacket|sends[299]~synth" and latch "packet:sendpacket|sends[299]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[298]" is converted into an equivalent circuit using register "packet:sendpacket|sends[298]~synth" and latch "packet:sendpacket|sends[298]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[297]" is converted into an equivalent circuit using register "packet:sendpacket|sends[297]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[296]" is converted into an equivalent circuit using register "packet:sendpacket|sends[296]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[295]" is converted into an equivalent circuit using register "packet:sendpacket|sends[295]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[294]" is converted into an equivalent circuit using register "packet:sendpacket|sends[294]~synth" and latch "packet:sendpacket|sends[294]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[293]" is converted into an equivalent circuit using register "packet:sendpacket|sends[293]~synth" and latch "packet:sendpacket|sends[293]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[292]" is converted into an equivalent circuit using register "packet:sendpacket|sends[292]~synth" and latch "packet:sendpacket|sends[292]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[291]" is converted into an equivalent circuit using register "packet:sendpacket|sends[291]~synth" and latch "packet:sendpacket|sends[291]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[290]" is converted into an equivalent circuit using register "packet:sendpacket|sends[290]~synth" and latch "packet:sendpacket|sends[290]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[289]" is converted into an equivalent circuit using register "packet:sendpacket|sends[289]~synth" and latch "packet:sendpacket|sends[289]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[288]" is converted into an equivalent circuit using register "packet:sendpacket|sends[288]~synth" and latch "packet:sendpacket|sends[288]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[287]" is converted into an equivalent circuit using register "packet:sendpacket|sends[287]~synth" and latch "packet:sendpacket|sends[287]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[286]" is converted into an equivalent circuit using register "packet:sendpacket|sends[286]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[285]" is converted into an equivalent circuit using register "packet:sendpacket|sends[285]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[284]" is converted into an equivalent circuit using register "packet:sendpacket|sends[284]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[283]" is converted into an equivalent circuit using register "packet:sendpacket|sends[283]~synth" and latch "packet:sendpacket|sends[283]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[282]" is converted into an equivalent circuit using register "packet:sendpacket|sends[282]~synth" and latch "packet:sendpacket|sends[282]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[281]" is converted into an equivalent circuit using register "packet:sendpacket|sends[281]~synth" and latch "packet:sendpacket|sends[281]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[280]" is converted into an equivalent circuit using register "packet:sendpacket|sends[280]~synth" and latch "packet:sendpacket|sends[280]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[279]" is converted into an equivalent circuit using register "packet:sendpacket|sends[279]~synth" and latch "packet:sendpacket|sends[279]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[278]" is converted into an equivalent circuit using register "packet:sendpacket|sends[278]~synth" and latch "packet:sendpacket|sends[278]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[277]" is converted into an equivalent circuit using register "packet:sendpacket|sends[277]~synth" and latch "packet:sendpacket|sends[277]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[276]" is converted into an equivalent circuit using register "packet:sendpacket|sends[276]~synth" and latch "packet:sendpacket|sends[276]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[275]" is converted into an equivalent circuit using register "packet:sendpacket|sends[275]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[274]" is converted into an equivalent circuit using register "packet:sendpacket|sends[274]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[273]" is converted into an equivalent circuit using register "packet:sendpacket|sends[273]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[272]" is converted into an equivalent circuit using register "packet:sendpacket|sends[272]~synth" and latch "packet:sendpacket|sends[272]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[271]" is converted into an equivalent circuit using register "packet:sendpacket|sends[271]~synth" and latch "packet:sendpacket|sends[271]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[270]" is converted into an equivalent circuit using register "packet:sendpacket|sends[270]~synth" and latch "packet:sendpacket|sends[270]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[269]" is converted into an equivalent circuit using register "packet:sendpacket|sends[269]~synth" and latch "packet:sendpacket|sends[269]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[268]" is converted into an equivalent circuit using register "packet:sendpacket|sends[268]~synth" and latch "packet:sendpacket|sends[268]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[267]" is converted into an equivalent circuit using register "packet:sendpacket|sends[267]~synth" and latch "packet:sendpacket|sends[267]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[266]" is converted into an equivalent circuit using register "packet:sendpacket|sends[266]~synth" and latch "packet:sendpacket|sends[266]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[265]" is converted into an equivalent circuit using register "packet:sendpacket|sends[265]~synth" and latch "packet:sendpacket|sends[265]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[264]" is converted into an equivalent circuit using register "packet:sendpacket|sends[264]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[263]" is converted into an equivalent circuit using register "packet:sendpacket|sends[263]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[262]" is converted into an equivalent circuit using register "packet:sendpacket|sends[262]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[261]" is converted into an equivalent circuit using register "packet:sendpacket|sends[261]~synth" and latch "packet:sendpacket|sends[261]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[260]" is converted into an equivalent circuit using register "packet:sendpacket|sends[260]~synth" and latch "packet:sendpacket|sends[260]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[259]" is converted into an equivalent circuit using register "packet:sendpacket|sends[259]~synth" and latch "packet:sendpacket|sends[259]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[258]" is converted into an equivalent circuit using register "packet:sendpacket|sends[258]~synth" and latch "packet:sendpacket|sends[258]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[257]" is converted into an equivalent circuit using register "packet:sendpacket|sends[257]~synth" and latch "packet:sendpacket|sends[257]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[256]" is converted into an equivalent circuit using register "packet:sendpacket|sends[256]~synth" and latch "packet:sendpacket|sends[256]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[255]" is converted into an equivalent circuit using register "packet:sendpacket|sends[255]~synth" and latch "packet:sendpacket|sends[255]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[254]" is converted into an equivalent circuit using register "packet:sendpacket|sends[254]~synth" and latch "packet:sendpacket|sends[254]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[253]" is converted into an equivalent circuit using register "packet:sendpacket|sends[253]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[252]" is converted into an equivalent circuit using register "packet:sendpacket|sends[252]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[251]" is converted into an equivalent circuit using register "packet:sendpacket|sends[251]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[250]" is converted into an equivalent circuit using register "packet:sendpacket|sends[250]~synth" and latch "packet:sendpacket|sends[250]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[249]" is converted into an equivalent circuit using register "packet:sendpacket|sends[249]~synth" and latch "packet:sendpacket|sends[249]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[248]" is converted into an equivalent circuit using register "packet:sendpacket|sends[248]~synth" and latch "packet:sendpacket|sends[248]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[247]" is converted into an equivalent circuit using register "packet:sendpacket|sends[247]~synth" and latch "packet:sendpacket|sends[247]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[246]" is converted into an equivalent circuit using register "packet:sendpacket|sends[246]~synth" and latch "packet:sendpacket|sends[246]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[245]" is converted into an equivalent circuit using register "packet:sendpacket|sends[245]~synth" and latch "packet:sendpacket|sends[245]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[244]" is converted into an equivalent circuit using register "packet:sendpacket|sends[244]~synth" and latch "packet:sendpacket|sends[244]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[243]" is converted into an equivalent circuit using register "packet:sendpacket|sends[243]~synth" and latch "packet:sendpacket|sends[243]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[242]" is converted into an equivalent circuit using register "packet:sendpacket|sends[242]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[241]" is converted into an equivalent circuit using register "packet:sendpacket|sends[241]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[240]" is converted into an equivalent circuit using register "packet:sendpacket|sends[240]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[239]" is converted into an equivalent circuit using register "packet:sendpacket|sends[239]~synth" and latch "packet:sendpacket|sends[239]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[238]" is converted into an equivalent circuit using register "packet:sendpacket|sends[238]~synth" and latch "packet:sendpacket|sends[238]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[237]" is converted into an equivalent circuit using register "packet:sendpacket|sends[237]~synth" and latch "packet:sendpacket|sends[237]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[236]" is converted into an equivalent circuit using register "packet:sendpacket|sends[236]~synth" and latch "packet:sendpacket|sends[236]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[235]" is converted into an equivalent circuit using register "packet:sendpacket|sends[235]~synth" and latch "packet:sendpacket|sends[235]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[234]" is converted into an equivalent circuit using register "packet:sendpacket|sends[234]~synth" and latch "packet:sendpacket|sends[234]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[233]" is converted into an equivalent circuit using register "packet:sendpacket|sends[233]~synth" and latch "packet:sendpacket|sends[233]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[232]" is converted into an equivalent circuit using register "packet:sendpacket|sends[232]~synth" and latch "packet:sendpacket|sends[232]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[231]" is converted into an equivalent circuit using register "packet:sendpacket|sends[231]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[230]" is converted into an equivalent circuit using register "packet:sendpacket|sends[230]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[229]" is converted into an equivalent circuit using register "packet:sendpacket|sends[229]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[228]" is converted into an equivalent circuit using register "packet:sendpacket|sends[228]~synth" and latch "packet:sendpacket|sends[228]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[227]" is converted into an equivalent circuit using register "packet:sendpacket|sends[227]~synth" and latch "packet:sendpacket|sends[227]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[226]" is converted into an equivalent circuit using register "packet:sendpacket|sends[226]~synth" and latch "packet:sendpacket|sends[226]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[225]" is converted into an equivalent circuit using register "packet:sendpacket|sends[225]~synth" and latch "packet:sendpacket|sends[225]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[224]" is converted into an equivalent circuit using register "packet:sendpacket|sends[224]~synth" and latch "packet:sendpacket|sends[224]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[223]" is converted into an equivalent circuit using register "packet:sendpacket|sends[223]~synth" and latch "packet:sendpacket|sends[223]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[222]" is converted into an equivalent circuit using register "packet:sendpacket|sends[222]~synth" and latch "packet:sendpacket|sends[222]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[221]" is converted into an equivalent circuit using register "packet:sendpacket|sends[221]~synth" and latch "packet:sendpacket|sends[221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[220]" is converted into an equivalent circuit using register "packet:sendpacket|sends[220]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[219]" is converted into an equivalent circuit using register "packet:sendpacket|sends[219]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[218]" is converted into an equivalent circuit using register "packet:sendpacket|sends[218]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[217]" is converted into an equivalent circuit using register "packet:sendpacket|sends[217]~synth" and latch "packet:sendpacket|sends[217]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[216]" is converted into an equivalent circuit using register "packet:sendpacket|sends[216]~synth" and latch "packet:sendpacket|sends[216]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[215]" is converted into an equivalent circuit using register "packet:sendpacket|sends[215]~synth" and latch "packet:sendpacket|sends[215]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[214]" is converted into an equivalent circuit using register "packet:sendpacket|sends[214]~synth" and latch "packet:sendpacket|sends[214]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[213]" is converted into an equivalent circuit using register "packet:sendpacket|sends[213]~synth" and latch "packet:sendpacket|sends[213]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[212]" is converted into an equivalent circuit using register "packet:sendpacket|sends[212]~synth" and latch "packet:sendpacket|sends[212]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[211]" is converted into an equivalent circuit using register "packet:sendpacket|sends[211]~synth" and latch "packet:sendpacket|sends[211]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[210]" is converted into an equivalent circuit using register "packet:sendpacket|sends[210]~synth" and latch "packet:sendpacket|sends[210]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[209]" is converted into an equivalent circuit using register "packet:sendpacket|sends[209]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[208]" is converted into an equivalent circuit using register "packet:sendpacket|sends[208]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[207]" is converted into an equivalent circuit using register "packet:sendpacket|sends[207]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[206]" is converted into an equivalent circuit using register "packet:sendpacket|sends[206]~synth" and latch "packet:sendpacket|sends[206]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[205]" is converted into an equivalent circuit using register "packet:sendpacket|sends[205]~synth" and latch "packet:sendpacket|sends[205]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[204]" is converted into an equivalent circuit using register "packet:sendpacket|sends[204]~synth" and latch "packet:sendpacket|sends[204]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[203]" is converted into an equivalent circuit using register "packet:sendpacket|sends[203]~synth" and latch "packet:sendpacket|sends[203]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[202]" is converted into an equivalent circuit using register "packet:sendpacket|sends[202]~synth" and latch "packet:sendpacket|sends[202]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[201]" is converted into an equivalent circuit using register "packet:sendpacket|sends[201]~synth" and latch "packet:sendpacket|sends[201]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[200]" is converted into an equivalent circuit using register "packet:sendpacket|sends[200]~synth" and latch "packet:sendpacket|sends[200]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[199]" is converted into an equivalent circuit using register "packet:sendpacket|sends[199]~synth" and latch "packet:sendpacket|sends[199]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[198]" is converted into an equivalent circuit using register "packet:sendpacket|sends[198]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[197]" is converted into an equivalent circuit using register "packet:sendpacket|sends[197]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[196]" is converted into an equivalent circuit using register "packet:sendpacket|sends[196]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[195]" is converted into an equivalent circuit using register "packet:sendpacket|sends[195]~synth" and latch "packet:sendpacket|sends[195]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[194]" is converted into an equivalent circuit using register "packet:sendpacket|sends[194]~synth" and latch "packet:sendpacket|sends[194]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[193]" is converted into an equivalent circuit using register "packet:sendpacket|sends[193]~synth" and latch "packet:sendpacket|sends[193]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[192]" is converted into an equivalent circuit using register "packet:sendpacket|sends[192]~synth" and latch "packet:sendpacket|sends[192]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[191]" is converted into an equivalent circuit using register "packet:sendpacket|sends[191]~synth" and latch "packet:sendpacket|sends[191]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[190]" is converted into an equivalent circuit using register "packet:sendpacket|sends[190]~synth" and latch "packet:sendpacket|sends[190]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[189]" is converted into an equivalent circuit using register "packet:sendpacket|sends[189]~synth" and latch "packet:sendpacket|sends[189]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[188]" is converted into an equivalent circuit using register "packet:sendpacket|sends[188]~synth" and latch "packet:sendpacket|sends[188]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[187]" is converted into an equivalent circuit using register "packet:sendpacket|sends[187]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[186]" is converted into an equivalent circuit using register "packet:sendpacket|sends[186]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[185]" is converted into an equivalent circuit using register "packet:sendpacket|sends[185]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[184]" is converted into an equivalent circuit using register "packet:sendpacket|sends[184]~synth" and latch "packet:sendpacket|sends[184]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[183]" is converted into an equivalent circuit using register "packet:sendpacket|sends[183]~synth" and latch "packet:sendpacket|sends[183]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[182]" is converted into an equivalent circuit using register "packet:sendpacket|sends[182]~synth" and latch "packet:sendpacket|sends[182]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[181]" is converted into an equivalent circuit using register "packet:sendpacket|sends[181]~synth" and latch "packet:sendpacket|sends[181]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[180]" is converted into an equivalent circuit using register "packet:sendpacket|sends[180]~synth" and latch "packet:sendpacket|sends[180]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[179]" is converted into an equivalent circuit using register "packet:sendpacket|sends[179]~synth" and latch "packet:sendpacket|sends[179]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[178]" is converted into an equivalent circuit using register "packet:sendpacket|sends[178]~synth" and latch "packet:sendpacket|sends[178]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[177]" is converted into an equivalent circuit using register "packet:sendpacket|sends[177]~synth" and latch "packet:sendpacket|sends[177]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[176]" is converted into an equivalent circuit using register "packet:sendpacket|sends[176]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[175]" is converted into an equivalent circuit using register "packet:sendpacket|sends[175]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[174]" is converted into an equivalent circuit using register "packet:sendpacket|sends[174]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[173]" is converted into an equivalent circuit using register "packet:sendpacket|sends[173]~synth" and latch "packet:sendpacket|sends[173]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[172]" is converted into an equivalent circuit using register "packet:sendpacket|sends[172]~synth" and latch "packet:sendpacket|sends[172]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[171]" is converted into an equivalent circuit using register "packet:sendpacket|sends[171]~synth" and latch "packet:sendpacket|sends[171]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[170]" is converted into an equivalent circuit using register "packet:sendpacket|sends[170]~synth" and latch "packet:sendpacket|sends[170]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[169]" is converted into an equivalent circuit using register "packet:sendpacket|sends[169]~synth" and latch "packet:sendpacket|sends[169]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[168]" is converted into an equivalent circuit using register "packet:sendpacket|sends[168]~synth" and latch "packet:sendpacket|sends[168]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[167]" is converted into an equivalent circuit using register "packet:sendpacket|sends[167]~synth" and latch "packet:sendpacket|sends[167]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[166]" is converted into an equivalent circuit using register "packet:sendpacket|sends[166]~synth" and latch "packet:sendpacket|sends[166]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[165]" is converted into an equivalent circuit using register "packet:sendpacket|sends[165]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[164]" is converted into an equivalent circuit using register "packet:sendpacket|sends[164]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[163]" is converted into an equivalent circuit using register "packet:sendpacket|sends[163]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[162]" is converted into an equivalent circuit using register "packet:sendpacket|sends[162]~synth" and latch "packet:sendpacket|sends[162]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[161]" is converted into an equivalent circuit using register "packet:sendpacket|sends[161]~synth" and latch "packet:sendpacket|sends[161]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[160]" is converted into an equivalent circuit using register "packet:sendpacket|sends[160]~synth" and latch "packet:sendpacket|sends[160]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[159]" is converted into an equivalent circuit using register "packet:sendpacket|sends[159]~synth" and latch "packet:sendpacket|sends[159]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[158]" is converted into an equivalent circuit using register "packet:sendpacket|sends[158]~synth" and latch "packet:sendpacket|sends[158]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[157]" is converted into an equivalent circuit using register "packet:sendpacket|sends[157]~synth" and latch "packet:sendpacket|sends[157]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[156]" is converted into an equivalent circuit using register "packet:sendpacket|sends[156]~synth" and latch "packet:sendpacket|sends[156]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[155]" is converted into an equivalent circuit using register "packet:sendpacket|sends[155]~synth" and latch "packet:sendpacket|sends[155]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[154]" is converted into an equivalent circuit using register "packet:sendpacket|sends[154]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[153]" is converted into an equivalent circuit using register "packet:sendpacket|sends[153]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[152]" is converted into an equivalent circuit using register "packet:sendpacket|sends[152]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[151]" is converted into an equivalent circuit using register "packet:sendpacket|sends[151]~synth" and latch "packet:sendpacket|sends[151]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[150]" is converted into an equivalent circuit using register "packet:sendpacket|sends[150]~synth" and latch "packet:sendpacket|sends[150]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[149]" is converted into an equivalent circuit using register "packet:sendpacket|sends[149]~synth" and latch "packet:sendpacket|sends[149]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[148]" is converted into an equivalent circuit using register "packet:sendpacket|sends[148]~synth" and latch "packet:sendpacket|sends[148]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[147]" is converted into an equivalent circuit using register "packet:sendpacket|sends[147]~synth" and latch "packet:sendpacket|sends[147]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[146]" is converted into an equivalent circuit using register "packet:sendpacket|sends[146]~synth" and latch "packet:sendpacket|sends[146]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[145]" is converted into an equivalent circuit using register "packet:sendpacket|sends[145]~synth" and latch "packet:sendpacket|sends[145]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[144]" is converted into an equivalent circuit using register "packet:sendpacket|sends[144]~synth" and latch "packet:sendpacket|sends[144]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[143]" is converted into an equivalent circuit using register "packet:sendpacket|sends[143]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[142]" is converted into an equivalent circuit using register "packet:sendpacket|sends[142]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[141]" is converted into an equivalent circuit using register "packet:sendpacket|sends[141]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[140]" is converted into an equivalent circuit using register "packet:sendpacket|sends[140]~synth" and latch "packet:sendpacket|sends[140]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[139]" is converted into an equivalent circuit using register "packet:sendpacket|sends[139]~synth" and latch "packet:sendpacket|sends[139]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[138]" is converted into an equivalent circuit using register "packet:sendpacket|sends[138]~synth" and latch "packet:sendpacket|sends[138]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[137]" is converted into an equivalent circuit using register "packet:sendpacket|sends[137]~synth" and latch "packet:sendpacket|sends[137]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[136]" is converted into an equivalent circuit using register "packet:sendpacket|sends[136]~synth" and latch "packet:sendpacket|sends[136]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[135]" is converted into an equivalent circuit using register "packet:sendpacket|sends[135]~synth" and latch "packet:sendpacket|sends[135]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[134]" is converted into an equivalent circuit using register "packet:sendpacket|sends[134]~synth" and latch "packet:sendpacket|sends[134]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[133]" is converted into an equivalent circuit using register "packet:sendpacket|sends[133]~synth" and latch "packet:sendpacket|sends[133]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[132]" is converted into an equivalent circuit using register "packet:sendpacket|sends[132]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[131]" is converted into an equivalent circuit using register "packet:sendpacket|sends[131]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[130]" is converted into an equivalent circuit using register "packet:sendpacket|sends[130]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[129]" is converted into an equivalent circuit using register "packet:sendpacket|sends[129]~synth" and latch "packet:sendpacket|sends[129]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[128]" is converted into an equivalent circuit using register "packet:sendpacket|sends[128]~synth" and latch "packet:sendpacket|sends[128]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[127]" is converted into an equivalent circuit using register "packet:sendpacket|sends[127]~synth" and latch "packet:sendpacket|sends[127]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[126]" is converted into an equivalent circuit using register "packet:sendpacket|sends[126]~synth" and latch "packet:sendpacket|sends[126]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[125]" is converted into an equivalent circuit using register "packet:sendpacket|sends[125]~synth" and latch "packet:sendpacket|sends[125]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[124]" is converted into an equivalent circuit using register "packet:sendpacket|sends[124]~synth" and latch "packet:sendpacket|sends[124]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[123]" is converted into an equivalent circuit using register "packet:sendpacket|sends[123]~synth" and latch "packet:sendpacket|sends[123]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[122]" is converted into an equivalent circuit using register "packet:sendpacket|sends[122]~synth" and latch "packet:sendpacket|sends[122]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[121]" is converted into an equivalent circuit using register "packet:sendpacket|sends[121]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[120]" is converted into an equivalent circuit using register "packet:sendpacket|sends[120]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[119]" is converted into an equivalent circuit using register "packet:sendpacket|sends[119]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[118]" is converted into an equivalent circuit using register "packet:sendpacket|sends[118]~synth" and latch "packet:sendpacket|sends[118]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[117]" is converted into an equivalent circuit using register "packet:sendpacket|sends[117]~synth" and latch "packet:sendpacket|sends[117]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[116]" is converted into an equivalent circuit using register "packet:sendpacket|sends[116]~synth" and latch "packet:sendpacket|sends[116]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[115]" is converted into an equivalent circuit using register "packet:sendpacket|sends[115]~synth" and latch "packet:sendpacket|sends[115]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[114]" is converted into an equivalent circuit using register "packet:sendpacket|sends[114]~synth" and latch "packet:sendpacket|sends[114]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[113]" is converted into an equivalent circuit using register "packet:sendpacket|sends[113]~synth" and latch "packet:sendpacket|sends[113]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[112]" is converted into an equivalent circuit using register "packet:sendpacket|sends[112]~synth" and latch "packet:sendpacket|sends[112]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[111]" is converted into an equivalent circuit using register "packet:sendpacket|sends[111]~synth" and latch "packet:sendpacket|sends[111]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[110]" is converted into an equivalent circuit using register "packet:sendpacket|sends[110]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[109]" is converted into an equivalent circuit using register "packet:sendpacket|sends[109]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[108]" is converted into an equivalent circuit using register "packet:sendpacket|sends[108]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[107]" is converted into an equivalent circuit using register "packet:sendpacket|sends[107]~synth" and latch "packet:sendpacket|sends[107]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[106]" is converted into an equivalent circuit using register "packet:sendpacket|sends[106]~synth" and latch "packet:sendpacket|sends[106]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[105]" is converted into an equivalent circuit using register "packet:sendpacket|sends[105]~synth" and latch "packet:sendpacket|sends[105]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[104]" is converted into an equivalent circuit using register "packet:sendpacket|sends[104]~synth" and latch "packet:sendpacket|sends[104]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[103]" is converted into an equivalent circuit using register "packet:sendpacket|sends[103]~synth" and latch "packet:sendpacket|sends[103]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[102]" is converted into an equivalent circuit using register "packet:sendpacket|sends[102]~synth" and latch "packet:sendpacket|sends[102]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[101]" is converted into an equivalent circuit using register "packet:sendpacket|sends[101]~synth" and latch "packet:sendpacket|sends[101]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[100]" is converted into an equivalent circuit using register "packet:sendpacket|sends[100]~synth" and latch "packet:sendpacket|sends[100]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[99]" is converted into an equivalent circuit using register "packet:sendpacket|sends[99]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[98]" is converted into an equivalent circuit using register "packet:sendpacket|sends[98]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[97]" is converted into an equivalent circuit using register "packet:sendpacket|sends[97]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[96]" is converted into an equivalent circuit using register "packet:sendpacket|sends[96]~synth" and latch "packet:sendpacket|sends[96]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[95]" is converted into an equivalent circuit using register "packet:sendpacket|sends[95]~synth" and latch "packet:sendpacket|sends[95]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[94]" is converted into an equivalent circuit using register "packet:sendpacket|sends[94]~synth" and latch "packet:sendpacket|sends[94]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[93]" is converted into an equivalent circuit using register "packet:sendpacket|sends[93]~synth" and latch "packet:sendpacket|sends[93]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[92]" is converted into an equivalent circuit using register "packet:sendpacket|sends[92]~synth" and latch "packet:sendpacket|sends[92]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[91]" is converted into an equivalent circuit using register "packet:sendpacket|sends[91]~synth" and latch "packet:sendpacket|sends[91]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[90]" is converted into an equivalent circuit using register "packet:sendpacket|sends[90]~synth" and latch "packet:sendpacket|sends[90]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[89]" is converted into an equivalent circuit using register "packet:sendpacket|sends[89]~synth" and latch "packet:sendpacket|sends[89]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[88]" is converted into an equivalent circuit using register "packet:sendpacket|sends[88]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[87]" is converted into an equivalent circuit using register "packet:sendpacket|sends[87]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[86]" is converted into an equivalent circuit using register "packet:sendpacket|sends[86]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[85]" is converted into an equivalent circuit using register "packet:sendpacket|sends[85]~synth" and latch "packet:sendpacket|sends[85]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[84]" is converted into an equivalent circuit using register "packet:sendpacket|sends[84]~synth" and latch "packet:sendpacket|sends[84]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[83]" is converted into an equivalent circuit using register "packet:sendpacket|sends[83]~synth" and latch "packet:sendpacket|sends[83]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[82]" is converted into an equivalent circuit using register "packet:sendpacket|sends[82]~synth" and latch "packet:sendpacket|sends[82]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[81]" is converted into an equivalent circuit using register "packet:sendpacket|sends[81]~synth" and latch "packet:sendpacket|sends[81]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[80]" is converted into an equivalent circuit using register "packet:sendpacket|sends[80]~synth" and latch "packet:sendpacket|sends[80]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[79]" is converted into an equivalent circuit using register "packet:sendpacket|sends[79]~synth" and latch "packet:sendpacket|sends[79]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[78]" is converted into an equivalent circuit using register "packet:sendpacket|sends[78]~synth" and latch "packet:sendpacket|sends[78]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[77]" is converted into an equivalent circuit using register "packet:sendpacket|sends[77]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[76]" is converted into an equivalent circuit using register "packet:sendpacket|sends[76]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[75]" is converted into an equivalent circuit using register "packet:sendpacket|sends[75]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[74]" is converted into an equivalent circuit using register "packet:sendpacket|sends[74]~synth" and latch "packet:sendpacket|sends[74]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[73]" is converted into an equivalent circuit using register "packet:sendpacket|sends[73]~synth" and latch "packet:sendpacket|sends[73]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[72]" is converted into an equivalent circuit using register "packet:sendpacket|sends[72]~synth" and latch "packet:sendpacket|sends[72]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[71]" is converted into an equivalent circuit using register "packet:sendpacket|sends[71]~synth" and latch "packet:sendpacket|sends[71]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[70]" is converted into an equivalent circuit using register "packet:sendpacket|sends[70]~synth" and latch "packet:sendpacket|sends[70]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[69]" is converted into an equivalent circuit using register "packet:sendpacket|sends[69]~synth" and latch "packet:sendpacket|sends[69]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[68]" is converted into an equivalent circuit using register "packet:sendpacket|sends[68]~synth" and latch "packet:sendpacket|sends[68]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[67]" is converted into an equivalent circuit using register "packet:sendpacket|sends[67]~synth" and latch "packet:sendpacket|sends[67]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[66]" is converted into an equivalent circuit using register "packet:sendpacket|sends[66]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[65]" is converted into an equivalent circuit using register "packet:sendpacket|sends[65]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[64]" is converted into an equivalent circuit using register "packet:sendpacket|sends[64]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[63]" is converted into an equivalent circuit using register "packet:sendpacket|sends[63]~synth" and latch "packet:sendpacket|sends[63]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[62]" is converted into an equivalent circuit using register "packet:sendpacket|sends[62]~synth" and latch "packet:sendpacket|sends[62]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[61]" is converted into an equivalent circuit using register "packet:sendpacket|sends[61]~synth" and latch "packet:sendpacket|sends[61]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[60]" is converted into an equivalent circuit using register "packet:sendpacket|sends[60]~synth" and latch "packet:sendpacket|sends[60]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[59]" is converted into an equivalent circuit using register "packet:sendpacket|sends[59]~synth" and latch "packet:sendpacket|sends[59]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[58]" is converted into an equivalent circuit using register "packet:sendpacket|sends[58]~synth" and latch "packet:sendpacket|sends[58]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[57]" is converted into an equivalent circuit using register "packet:sendpacket|sends[57]~synth" and latch "packet:sendpacket|sends[57]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[56]" is converted into an equivalent circuit using register "packet:sendpacket|sends[56]~synth" and latch "packet:sendpacket|sends[56]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[55]" is converted into an equivalent circuit using register "packet:sendpacket|sends[55]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[54]" is converted into an equivalent circuit using register "packet:sendpacket|sends[54]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[53]" is converted into an equivalent circuit using register "packet:sendpacket|sends[53]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[52]" is converted into an equivalent circuit using register "packet:sendpacket|sends[52]~synth" and latch "packet:sendpacket|sends[52]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[51]" is converted into an equivalent circuit using register "packet:sendpacket|sends[51]~synth" and latch "packet:sendpacket|sends[51]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[50]" is converted into an equivalent circuit using register "packet:sendpacket|sends[50]~synth" and latch "packet:sendpacket|sends[50]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[49]" is converted into an equivalent circuit using register "packet:sendpacket|sends[49]~synth" and latch "packet:sendpacket|sends[49]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[48]" is converted into an equivalent circuit using register "packet:sendpacket|sends[48]~synth" and latch "packet:sendpacket|sends[48]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[47]" is converted into an equivalent circuit using register "packet:sendpacket|sends[47]~synth" and latch "packet:sendpacket|sends[47]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[46]" is converted into an equivalent circuit using register "packet:sendpacket|sends[46]~synth" and latch "packet:sendpacket|sends[46]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[45]" is converted into an equivalent circuit using register "packet:sendpacket|sends[45]~synth" and latch "packet:sendpacket|sends[45]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[44]" is converted into an equivalent circuit using register "packet:sendpacket|sends[44]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[43]" is converted into an equivalent circuit using register "packet:sendpacket|sends[43]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[42]" is converted into an equivalent circuit using register "packet:sendpacket|sends[42]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[41]" is converted into an equivalent circuit using register "packet:sendpacket|sends[41]~synth" and latch "packet:sendpacket|sends[41]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[40]" is converted into an equivalent circuit using register "packet:sendpacket|sends[40]~synth" and latch "packet:sendpacket|sends[40]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[39]" is converted into an equivalent circuit using register "packet:sendpacket|sends[39]~synth" and latch "packet:sendpacket|sends[39]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[38]" is converted into an equivalent circuit using register "packet:sendpacket|sends[38]~synth" and latch "packet:sendpacket|sends[38]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[37]" is converted into an equivalent circuit using register "packet:sendpacket|sends[37]~synth" and latch "packet:sendpacket|sends[37]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[36]" is converted into an equivalent circuit using register "packet:sendpacket|sends[36]~synth" and latch "packet:sendpacket|sends[36]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[35]" is converted into an equivalent circuit using register "packet:sendpacket|sends[35]~synth" and latch "packet:sendpacket|sends[35]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[34]" is converted into an equivalent circuit using register "packet:sendpacket|sends[34]~synth" and latch "packet:sendpacket|sends[34]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[33]" is converted into an equivalent circuit using register "packet:sendpacket|sends[33]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[32]" is converted into an equivalent circuit using register "packet:sendpacket|sends[32]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[31]" is converted into an equivalent circuit using register "packet:sendpacket|sends[31]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[30]" is converted into an equivalent circuit using register "packet:sendpacket|sends[30]~synth" and latch "packet:sendpacket|sends[30]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[29]" is converted into an equivalent circuit using register "packet:sendpacket|sends[29]~synth" and latch "packet:sendpacket|sends[29]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[28]" is converted into an equivalent circuit using register "packet:sendpacket|sends[28]~synth" and latch "packet:sendpacket|sends[28]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[27]" is converted into an equivalent circuit using register "packet:sendpacket|sends[27]~synth" and latch "packet:sendpacket|sends[27]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[26]" is converted into an equivalent circuit using register "packet:sendpacket|sends[26]~synth" and latch "packet:sendpacket|sends[26]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[25]" is converted into an equivalent circuit using register "packet:sendpacket|sends[25]~synth" and latch "packet:sendpacket|sends[25]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[24]" is converted into an equivalent circuit using register "packet:sendpacket|sends[24]~synth" and latch "packet:sendpacket|sends[24]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[23]" is converted into an equivalent circuit using register "packet:sendpacket|sends[23]~synth" and latch "packet:sendpacket|sends[23]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[22]" is converted into an equivalent circuit using register "packet:sendpacket|sends[22]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[21]" is converted into an equivalent circuit using register "packet:sendpacket|sends[21]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[20]" is converted into an equivalent circuit using register "packet:sendpacket|sends[20]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[19]" is converted into an equivalent circuit using register "packet:sendpacket|sends[19]~synth" and latch "packet:sendpacket|sends[19]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[18]" is converted into an equivalent circuit using register "packet:sendpacket|sends[18]~synth" and latch "packet:sendpacket|sends[18]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[17]" is converted into an equivalent circuit using register "packet:sendpacket|sends[17]~synth" and latch "packet:sendpacket|sends[17]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[16]" is converted into an equivalent circuit using register "packet:sendpacket|sends[16]~synth" and latch "packet:sendpacket|sends[16]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[15]" is converted into an equivalent circuit using register "packet:sendpacket|sends[15]~synth" and latch "packet:sendpacket|sends[15]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[14]" is converted into an equivalent circuit using register "packet:sendpacket|sends[14]~synth" and latch "packet:sendpacket|sends[14]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[13]" is converted into an equivalent circuit using register "packet:sendpacket|sends[13]~synth" and latch "packet:sendpacket|sends[13]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[12]" is converted into an equivalent circuit using register "packet:sendpacket|sends[12]~synth" and latch "packet:sendpacket|sends[12]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[11]" is converted into an equivalent circuit using register "packet:sendpacket|sends[11]~synth" and latch "packet:sendpacket|sends[2221]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[10]" is converted into an equivalent circuit using register "packet:sendpacket|sends[10]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[9]" is converted into an equivalent circuit using register "packet:sendpacket|sends[9]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[8]" is converted into an equivalent circuit using register "packet:sendpacket|sends[8]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[7]" is converted into an equivalent circuit using register "packet:sendpacket|sends[7]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[6]" is converted into an equivalent circuit using register "packet:sendpacket|sends[6]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[5]" is converted into an equivalent circuit using register "packet:sendpacket|sends[5]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[4]" is converted into an equivalent circuit using register "packet:sendpacket|sends[4]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[3]" is converted into an equivalent circuit using register "packet:sendpacket|sends[3]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[2]" is converted into an equivalent circuit using register "packet:sendpacket|sends[2]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
    Warning (13310): Register "packet:sendpacket|sends[1]" is converted into an equivalent circuit using register "packet:sendpacket|sends[1]~synth" and latch "packet:sendpacket|sends[0]~synth" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v Line: 82
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/output_files/LightBoard.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 3
    Warning (15610): No output dependent on input pin "SW[9]" File: M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v Line: 4
Info (21057): Implemented 46664 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 46618 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5657 warnings
    Info: Peak virtual memory: 5691 megabytes
    Info: Processing ended: Thu Dec  4 14:56:14 2025
    Info: Elapsed time: 00:02:17
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/output_files/LightBoard.map.smsg.


