# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_dual_port_ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" \
"../../../../lab2_dual_port_ram.srcs/sources_1/new/lab2_dual_port_ram_gen.vhd" \
"../../../../lab2_dual_port_ram.srcs/sim_1/new/lab2_testbench_dual_port_ram_gen.vhd" \

# Do not sort compile order
nosort
