Quartus II 64-Bit
Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
13
1224
OFF
OFF
OFF
ON
ON
OFF
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
Top_Medipix
# storage
db|Medipix_prj.(0).cnf
db|Medipix_prj.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_top_medipix|top_medipix.v
ca65bbc2adcd70c0458fa237b54ebe8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Packet_Length
1024
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
|
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Rst_Syncronizer
# storage
db|Medipix_prj.(1).cnf
db|Medipix_prj.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_reset_syncronize|rst_syncronizer.v
54861133a1a723a2829a56e0e1a140b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Rst_Syncronizer:u_Rst_Syncronizer
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_pll
# storage
db|Medipix_prj.(2).cnf
db|Medipix_prj.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_cpu_pll|cpu_pll.v
2259e16e2255f27ff1186f64a1f568ed
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cpu_pll:u_cpu_pll
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altpll
# storage
db|Medipix_prj.(3).cnf
db|Medipix_prj.(3).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altpll.tdf
cbf8352be130f16a6c6b6a631be32d
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
40000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK3_MULTIPLY_BY
4
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
5
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK3_DIVIDE_BY
5
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
5
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK3_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cpu_pll_altpll
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
inclk
-1
3
clk
-1
3
areset
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
scanclkena
-1
2
pllena
-1
2
phaseupdown
-1
2
phasestep
-1
2
phasecounterselect
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# hierarchies {
cpu_pll:u_cpu_pll|altpll:altpll_component
}
# macro_sequence

# end
# entity
cpu_pll_altpll
# storage
db|Medipix_prj.(4).cnf
db|Medipix_prj.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
db|cpu_pll_altpll.v
f5d75a1d5269ebd6a455157193a86d2e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_Bridge
# storage
db|Medipix_prj.(5).cnf
db|Medipix_prj.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_medipix_bridge|medipix_bridge.v
1c21cee7ace4bc7c0b128314d915e3d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_Bridge:u_Medipix_Bridge
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Decoder_Parametros
# storage
db|Medipix_prj.(6).cnf
db|Medipix_prj.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medipix_bridge|decoder_parametros.vhd
d8c6a9faba2715393cfbfa384418
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
Medipix_Bridge:u_Medipix_Bridge|Decoder_Parametros:u_Decoder_Parametros
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
Gera_M
# storage
db|Medipix_prj.(7).cnf
db|Medipix_prj.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medipix_bridge|gera_m.vhd
e03d22d548984fe14b5119363fb19d5c
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
Select_Output
# storage
db|Medipix_prj.(8).cnf
db|Medipix_prj.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medipix_bridge|select_output.vhd
e6ac87a8987bf85ecb7911737797055
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
Medipix_Bridge:u_Medipix_Bridge|Select_Output:u_Select_Output
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
Gera_Rajada_OMR
# storage
db|Medipix_prj.(9).cnf
db|Medipix_prj.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medipix_bridge|gera_rajada_omr.vhd
ff8ea1fb0bb7c54ca6f31366b6d75e0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_OMR:u_Gera_Rajada_OMR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
Gera_Rajada_Read_DAC
# storage
db|Medipix_prj.(10).cnf
db|Medipix_prj.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medipix_bridge|gera_rajada_read_dac.vhd
141839721c4df5367fef861fe53ba5bc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Read_DAC:u_Gera_Rajada_Read_DAC
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
TOP_MEDoIP
# storage
db|Medipix_prj.(12).cnf
db|Medipix_prj.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_medoip|vhd|top_medoip.v
751b7c5be78c831f49743c979b0eda9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Decoder_IP_TX
# storage
db|Medipix_prj.(13).cnf
db|Medipix_prj.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medoip|vhd|decoder_ip_tx.vhd
e6d71dc9df8c54737a4b1f31c054dc1e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|Decoder_IP_TX:u_Decoder_IP_TX
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
CtrlWrTxTsOIP
# storage
db|Medipix_prj.(14).cnf
db|Medipix_prj.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medoip|vhd|ctrlwrtxtsoip.vhd
d693b594482a946bc7ca01aa0b22e3b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
IpFifoTsOIp
# storage
db|Medipix_prj.(15).cnf
db|Medipix_prj.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medoip|ip|ipfifotsoip.vhd
4b6ad992d38078f74a33f79744570bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
dcfifo
# storage
db|Medipix_prj.(16).cnf
db|Medipix_prj.(16).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|dcfifo.tdf
9cf51a8b61337e59952fbdd098b64290
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
4096
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
12
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
dcfifo_2oj1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw9
-1
3
wrusedw8
-1
3
wrusedw7
-1
3
wrusedw6
-1
3
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw11
-1
3
wrusedw10
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdusedw9
-1
3
rdusedw8
-1
3
rdusedw7
-1
3
rdusedw6
-1
3
rdusedw5
-1
3
rdusedw4
-1
3
rdusedw3
-1
3
rdusedw2
-1
3
rdusedw11
-1
3
rdusedw10
-1
3
rdusedw1
-1
3
rdusedw0
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component
}
# macro_sequence

# end
# entity
dcfifo_2oj1
# storage
db|Medipix_prj.(17).cnf
db|Medipix_prj.(17).cnf
# case_insensitive
# source_file
db|dcfifo_2oj1.tdf
53c8ac6979290d018220c8af97d2e6
7
# used_port {
wrusedw9
-1
3
wrusedw8
-1
3
wrusedw7
-1
3
wrusedw6
-1
3
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw11
-1
3
wrusedw10
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdusedw9
-1
3
rdusedw8
-1
3
rdusedw7
-1
3
rdusedw6
-1
3
rdusedw5
-1
3
rdusedw4
-1
3
rdusedw3
-1
3
rdusedw2
-1
3
rdusedw11
-1
3
rdusedw10
-1
3
rdusedw1
-1
3
rdusedw0
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_9ib
# storage
db|Medipix_prj.(18).cnf
db|Medipix_prj.(18).cnf
# case_insensitive
# source_file
db|a_gray2bin_9ib.tdf
39292eca855e9c4d65ab7d249b12611a
7
# used_port {
gray9
-1
3
gray8
-1
3
gray7
-1
3
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray12
-1
3
gray11
-1
3
gray10
-1
3
gray1
-1
3
gray0
-1
3
bin9
-1
3
bin8
-1
3
bin7
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin12
-1
3
bin11
-1
3
bin10
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
a_graycounter_877
# storage
db|Medipix_prj.(19).cnf
db|Medipix_prj.(19).cnf
# case_insensitive
# source_file
db|a_graycounter_877.tdf
4b92646bd469a4f4220d7c0f58bfe3a
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|a_graycounter_877:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_4lc
# storage
db|Medipix_prj.(20).cnf
db|Medipix_prj.(20).cnf
# case_insensitive
# source_file
db|a_graycounter_4lc.tdf
888c1796b152f7e19adddf76c23a728
7
# used_port {
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|a_graycounter_4lc:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_3lc
# storage
db|Medipix_prj.(21).cnf
db|Medipix_prj.(21).cnf
# case_insensitive
# source_file
db|a_graycounter_3lc.tdf
a91ce84015f1833fd370459c4354849d
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|a_graycounter_3lc:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_bj31
# storage
db|Medipix_prj.(22).cnf
db|Medipix_prj.(22).cnf
# case_insensitive
# source_file
db|altsyncram_bj31.tdf
4b2cbebbda9660d8826a7725da7d710
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|altsyncram_bj31:fifo_ram
}
# macro_sequence

# end
# entity
dffpipe_re9
# storage
db|Medipix_prj.(23).cnf
db|Medipix_prj.(23).cnf
# case_insensitive
# source_file
db|dffpipe_re9.tdf
d27686ce5d416d20f5ddaadc7c176f
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|dffpipe_re9:rs_brp
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|dffpipe_re9:rs_bwp
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|dffpipe_re9:ws_brp
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|dffpipe_re9:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_tld
# storage
db|Medipix_prj.(24).cnf
db|Medipix_prj.(24).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_tld.tdf
317d2d61180512a452aacea38a04dbf
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|alt_synch_pipe_tld:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_se9
# storage
db|Medipix_prj.(25).cnf
db|Medipix_prj.(25).cnf
# case_insensitive
# source_file
db|dffpipe_se9.tdf
ca55fba6b1e24a6e47584865d850d179
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe16
}
# macro_sequence

# end
# entity
alt_synch_pipe_uld
# storage
db|Medipix_prj.(26).cnf
db|Medipix_prj.(26).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_uld.tdf
d2dd112e4eeef898484b88199680f085
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|alt_synch_pipe_uld:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_te9
# storage
db|Medipix_prj.(27).cnf
db|Medipix_prj.(27).cnf
# case_insensitive
# source_file
db|dffpipe_te9.tdf
729ede491ee3262c22334bfc122423fc
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe19
}
# macro_sequence

# end
# entity
cmpr_q76
# storage
db|Medipix_prj.(28).cnf
db|Medipix_prj.(28).cnf
# case_insensitive
# source_file
db|cmpr_q76.tdf
ec2ff88c5df48163ada6416811af09d
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|cmpr_q76:rdempty_eq_comp
TOP_MEDoIP:u_TOP_MEDoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_2oj1:auto_generated|cmpr_q76:wrfull_eq_comp
}
# macro_sequence

# end
# entity
mac_header
# storage
db|Medipix_prj.(29).cnf
db|Medipix_prj.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medoip|vhd|mac_header.vhd
343ddf16a5ecdec99c396fb8abd1eec5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|mac_header:u_mac_header
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
IPRamHeadermac
# storage
db|Medipix_prj.(30).cnf
db|Medipix_prj.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medoip|ip|ipramheadermac.vhd
3c7962b4d81bc33facb8cd0fed639e2
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IPRamHeadermac:u_IpRamHeadermac
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
altsyncram
# storage
db|Medipix_prj.(31).cnf
db|Medipix_prj.(31).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
64
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
64
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_k7n1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_k7n1
# storage
db|Medipix_prj.(32).cnf
db|Medipix_prj.(32).cnf
# case_insensitive
# source_file
db|altsyncram_k7n1.tdf
866438c24e0dd2ebf7cbf52e738f2
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_k7n1:auto_generated
}
# macro_sequence

# end
# entity
CtrlRdTxTsOIp
# storage
db|Medipix_prj.(33).cnf
db|Medipix_prj.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medoip|vhd|ctrlrdtxtsoip.vhd
0d756811f608b565b2795eb41a20aa
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
MuxHdPactAddCRC
# storage
db|Medipix_prj.(34).cnf
db|Medipix_prj.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medoip|vhd|muxhdpactaddcrc.vhd
2df08a34838b71d019a01473e3e1ba4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
modules|m_medoip|vhd|pck_crc32_d4.vhd
d9208de86ad7841d1baa34ed7b423b60
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
mux_crc
# storage
db|Medipix_prj.(35).cnf
db|Medipix_prj.(35).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medoip|vhd|mux_crc.vhd
ff1a283ce605edef8d8415f3d4e423
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|mux_crc:u_mux_crc
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
teste_crc
# storage
db|Medipix_prj.(36).cnf
db|Medipix_prj.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medoip|vhd|teste_crc.vhd
d3d8fcfa181bb580269c85dcc799f0ff
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|teste_crc:u_teste_crc
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
auk_udpipmac_ethernet_crc
# storage
db|Medipix_prj.(37).cnf
db|Medipix_prj.(37).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_medoip|vhd|auk_udpipmac_ethernet_crc.v
94363e635db8d0f587b8144ea827b939
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
myblkinv2
# storage
db|Medipix_prj.(38).cnf
db|Medipix_prj.(38).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_medoip|vhd|myblkinv2.v
6656838be77b324f5ff2ca41dd965de7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|myblkinv2:u_myblkinv2
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
PhyInterface
# storage
db|Medipix_prj.(39).cnf
db|Medipix_prj.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medoip|vhd|phyinterface.vhd
1af5ba98be9bb931fd2f24848de5d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
TOP_MEDoIP:u_TOP_MEDoIP|PhyInterface:u_PhyInterface
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
Eth_Share
# storage
db|Medipix_prj.(40).cnf
db|Medipix_prj.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_eth_share|eth_share.vhd
6bc5ef17d2beb641c43374413d614a6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
Eth_Share:u_Eth_Share
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
Medipix_sopc
# storage
db|Medipix_prj.(41).cnf
db|Medipix_prj.(41).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_0_upstream_arbitrator
# storage
db|Medipix_prj.(42).cnf
db|Medipix_prj.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module
# storage
db|Medipix_prj.(43).cnf
db|Medipix_prj.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module
# storage
db|Medipix_prj.(44).cnf
db|Medipix_prj.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_0_downstream_arbitrator
# storage
db|Medipix_prj.(45).cnf
db|Medipix_prj.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_downstream_arbitrator:the_Medipix_sopc_burst_0_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_0
# storage
db|Medipix_prj.(46).cnf
db|Medipix_prj.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_0.v
b5a31bec62cd79735582e43b40b15c6b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_1_upstream_arbitrator
# storage
db|Medipix_prj.(47).cnf
db|Medipix_prj.(47).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module
# storage
db|Medipix_prj.(48).cnf
db|Medipix_prj.(48).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module
# storage
db|Medipix_prj.(49).cnf
db|Medipix_prj.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_1_downstream_arbitrator
# storage
db|Medipix_prj.(50).cnf
db|Medipix_prj.(50).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_downstream_arbitrator:the_Medipix_sopc_burst_1_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_1
# storage
db|Medipix_prj.(51).cnf
db|Medipix_prj.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_1.v
6b5675159acb2ba2ccb2659bee32a72e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_10_upstream_arbitrator
# storage
db|Medipix_prj.(52).cnf
db|Medipix_prj.(52).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module
# storage
db|Medipix_prj.(53).cnf
db|Medipix_prj.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module
# storage
db|Medipix_prj.(54).cnf
db|Medipix_prj.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_10_downstream_arbitrator
# storage
db|Medipix_prj.(55).cnf
db|Medipix_prj.(55).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_downstream_arbitrator:the_Medipix_sopc_burst_10_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_10
# storage
db|Medipix_prj.(56).cnf
db|Medipix_prj.(56).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_10.v
edc8101a22245c6640d956afff55a1d5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_11_upstream_arbitrator
# storage
db|Medipix_prj.(57).cnf
db|Medipix_prj.(57).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module
# storage
db|Medipix_prj.(58).cnf
db|Medipix_prj.(58).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module
# storage
db|Medipix_prj.(59).cnf
db|Medipix_prj.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_11_downstream_arbitrator
# storage
db|Medipix_prj.(60).cnf
db|Medipix_prj.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_downstream_arbitrator:the_Medipix_sopc_burst_11_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_11
# storage
db|Medipix_prj.(61).cnf
db|Medipix_prj.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_11.v
2a67162613296852129194b834a5df32
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_12_upstream_arbitrator
# storage
db|Medipix_prj.(62).cnf
db|Medipix_prj.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module
# storage
db|Medipix_prj.(63).cnf
db|Medipix_prj.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module
# storage
db|Medipix_prj.(64).cnf
db|Medipix_prj.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_12_downstream_arbitrator
# storage
db|Medipix_prj.(65).cnf
db|Medipix_prj.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_downstream_arbitrator:the_Medipix_sopc_burst_12_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_12
# storage
db|Medipix_prj.(66).cnf
db|Medipix_prj.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_12.v
b9ecffe4ae3c8e475ad6277166dd141
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_13_upstream_arbitrator
# storage
db|Medipix_prj.(67).cnf
db|Medipix_prj.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_13_upstream_arbitrator:the_Medipix_sopc_burst_13_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_13_upstream_module
# storage
db|Medipix_prj.(68).cnf
db|Medipix_prj.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_13_upstream_arbitrator:the_Medipix_sopc_burst_13_upstream|burstcount_fifo_for_Medipix_sopc_burst_13_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_13_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_13_upstream_module
# storage
db|Medipix_prj.(69).cnf
db|Medipix_prj.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_13_upstream_arbitrator:the_Medipix_sopc_burst_13_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_13_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_13_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_13_downstream_arbitrator
# storage
db|Medipix_prj.(70).cnf
db|Medipix_prj.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_13_downstream_arbitrator:the_Medipix_sopc_burst_13_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_13
# storage
db|Medipix_prj.(71).cnf
db|Medipix_prj.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_13.v
d797f8335cfdbc7a252fb72be639fec
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_13:the_Medipix_sopc_burst_13
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_14_upstream_arbitrator
# storage
db|Medipix_prj.(72).cnf
db|Medipix_prj.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_14_upstream_arbitrator:the_Medipix_sopc_burst_14_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_14_upstream_module
# storage
db|Medipix_prj.(73).cnf
db|Medipix_prj.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_14_upstream_arbitrator:the_Medipix_sopc_burst_14_upstream|burstcount_fifo_for_Medipix_sopc_burst_14_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_14_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_14_upstream_module
# storage
db|Medipix_prj.(74).cnf
db|Medipix_prj.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_14_upstream_arbitrator:the_Medipix_sopc_burst_14_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_14_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_14_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_14_downstream_arbitrator
# storage
db|Medipix_prj.(75).cnf
db|Medipix_prj.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_14_downstream_arbitrator:the_Medipix_sopc_burst_14_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_14
# storage
db|Medipix_prj.(76).cnf
db|Medipix_prj.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_14.v
8cd99027c2e5d47352459199e1865a1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_14:the_Medipix_sopc_burst_14
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_2_upstream_arbitrator
# storage
db|Medipix_prj.(77).cnf
db|Medipix_prj.(77).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module
# storage
db|Medipix_prj.(78).cnf
db|Medipix_prj.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module
# storage
db|Medipix_prj.(79).cnf
db|Medipix_prj.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_2_downstream_arbitrator
# storage
db|Medipix_prj.(80).cnf
db|Medipix_prj.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_downstream_arbitrator:the_Medipix_sopc_burst_2_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_2
# storage
db|Medipix_prj.(81).cnf
db|Medipix_prj.(81).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_2.v
a24d478b7aa07a7bdcee4d23e338d6e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_3_upstream_arbitrator
# storage
db|Medipix_prj.(82).cnf
db|Medipix_prj.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module
# storage
db|Medipix_prj.(83).cnf
db|Medipix_prj.(83).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module
# storage
db|Medipix_prj.(84).cnf
db|Medipix_prj.(84).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_3_downstream_arbitrator
# storage
db|Medipix_prj.(85).cnf
db|Medipix_prj.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_downstream_arbitrator:the_Medipix_sopc_burst_3_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_3
# storage
db|Medipix_prj.(86).cnf
db|Medipix_prj.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_3.v
e886fa0af38397d51e9183c633957b7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_4_upstream_arbitrator
# storage
db|Medipix_prj.(87).cnf
db|Medipix_prj.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module
# storage
db|Medipix_prj.(88).cnf
db|Medipix_prj.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module
# storage
db|Medipix_prj.(89).cnf
db|Medipix_prj.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_4_downstream_arbitrator
# storage
db|Medipix_prj.(90).cnf
db|Medipix_prj.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_downstream_arbitrator:the_Medipix_sopc_burst_4_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_4
# storage
db|Medipix_prj.(91).cnf
db|Medipix_prj.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_4.v
aa5d94b113fdbdf9272234b0445c41
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_5_upstream_arbitrator
# storage
db|Medipix_prj.(92).cnf
db|Medipix_prj.(92).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module
# storage
db|Medipix_prj.(93).cnf
db|Medipix_prj.(93).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module
# storage
db|Medipix_prj.(94).cnf
db|Medipix_prj.(94).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_5_downstream_arbitrator
# storage
db|Medipix_prj.(95).cnf
db|Medipix_prj.(95).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_downstream_arbitrator:the_Medipix_sopc_burst_5_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_5
# storage
db|Medipix_prj.(96).cnf
db|Medipix_prj.(96).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_5.v
3cb58d59e788aaa019527bd12257321b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_6_upstream_arbitrator
# storage
db|Medipix_prj.(97).cnf
db|Medipix_prj.(97).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module
# storage
db|Medipix_prj.(98).cnf
db|Medipix_prj.(98).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module
# storage
db|Medipix_prj.(99).cnf
db|Medipix_prj.(99).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_6_downstream_arbitrator
# storage
db|Medipix_prj.(100).cnf
db|Medipix_prj.(100).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_downstream_arbitrator:the_Medipix_sopc_burst_6_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_6
# storage
db|Medipix_prj.(101).cnf
db|Medipix_prj.(101).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_6.v
3a5fad26c8698c097ec80db6e1c65a9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_7_upstream_arbitrator
# storage
db|Medipix_prj.(102).cnf
db|Medipix_prj.(102).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module
# storage
db|Medipix_prj.(103).cnf
db|Medipix_prj.(103).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module
# storage
db|Medipix_prj.(104).cnf
db|Medipix_prj.(104).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_7_downstream_arbitrator
# storage
db|Medipix_prj.(105).cnf
db|Medipix_prj.(105).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_downstream_arbitrator:the_Medipix_sopc_burst_7_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_7
# storage
db|Medipix_prj.(106).cnf
db|Medipix_prj.(106).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_7.v
9755b6bed94c14e4e666bee96ee81c3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_8_upstream_arbitrator
# storage
db|Medipix_prj.(107).cnf
db|Medipix_prj.(107).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module
# storage
db|Medipix_prj.(108).cnf
db|Medipix_prj.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module
# storage
db|Medipix_prj.(109).cnf
db|Medipix_prj.(109).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_8_downstream_arbitrator
# storage
db|Medipix_prj.(110).cnf
db|Medipix_prj.(110).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_downstream_arbitrator:the_Medipix_sopc_burst_8_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_8
# storage
db|Medipix_prj.(111).cnf
db|Medipix_prj.(111).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_8.v
363ec277f29c3ca99ccaa292b539d28f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_9_upstream_arbitrator
# storage
db|Medipix_prj.(112).cnf
db|Medipix_prj.(112).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module
# storage
db|Medipix_prj.(113).cnf
db|Medipix_prj.(113).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module
# storage
db|Medipix_prj.(114).cnf
db|Medipix_prj.(114).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_9_downstream_arbitrator
# storage
db|Medipix_prj.(115).cnf
db|Medipix_prj.(115).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_downstream_arbitrator:the_Medipix_sopc_burst_9_downstream
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_burst_9
# storage
db|Medipix_prj.(116).cnf
db|Medipix_prj.(116).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc_burst_9.v
f373aaf7dbd01fa72f1a0b92efcb7fd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
clock_crossing_s1_arbitrator
# storage
db|Medipix_prj.(117).cnf
db|Medipix_prj.(117).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module
# storage
db|Medipix_prj.(118).cnf
db|Medipix_prj.(118).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module
# storage
db|Medipix_prj.(119).cnf
db|Medipix_prj.(119).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module
# storage
db|Medipix_prj.(120).cnf
db|Medipix_prj.(120).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
clock_crossing_m1_arbitrator
# storage
db|Medipix_prj.(121).cnf
db|Medipix_prj.(121).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing_m1_arbitrator:the_clock_crossing_m1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
clock_crossing
# storage
db|Medipix_prj.(122).cnf
db|Medipix_prj.(122).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
clock_crossing.v
c5b3c06d68ddc9d0a46bb9c47f5431
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
clock_crossing_downstream_fifo
# storage
db|Medipix_prj.(123).cnf
db|Medipix_prj.(123).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
clock_crossing.v
c5b3c06d68ddc9d0a46bb9c47f5431
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
dcfifo
# storage
db|Medipix_prj.(124).cnf
db|Medipix_prj.(124).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|dcfifo.tdf
9cf51a8b61337e59952fbdd098b64290
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
88
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
5
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_vvf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
}
# macro_sequence

# end
# entity
dcfifo_vvf1
# storage
db|Medipix_prj.(125).cnf
db|Medipix_prj.(125).cnf
# case_insensitive
# source_file
db|dcfifo_vvf1.tdf
c4752613e7a8588e94b7f17c0da5c69
7
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated
}
# macro_sequence

# end
# entity
a_graycounter_q57
# storage
db|Medipix_prj.(126).cnf
db|Medipix_prj.(126).cnf
# case_insensitive
# source_file
db|a_graycounter_q57.tdf
c72bdc6962754837d7342f8b70c2fce3
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_q57:rdptr_g1p
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_q57:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_mjc
# storage
db|Medipix_prj.(127).cnf
db|Medipix_prj.(127).cnf
# case_insensitive
# source_file
db|a_graycounter_mjc.tdf
4245c69f33895dec716ce772eb3e04b
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_mjc:wrptr_g1p
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_mjc:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_ljc
# storage
db|Medipix_prj.(128).cnf
db|Medipix_prj.(128).cnf
# case_insensitive
# source_file
db|a_graycounter_ljc.tdf
ff755f552129d699d78e729b34b342f
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_ljc:wrptr_gp
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_ljc:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_vj31
# storage
db|Medipix_prj.(129).cnf
db|Medipix_prj.(129).cnf
# case_insensitive
# source_file
db|altsyncram_vj31.tdf
61276ee9e8d17b405a47c3e286a7b0ed
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|altsyncram_vj31:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_fkd
# storage
db|Medipix_prj.(130).cnf
db|Medipix_prj.(130).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_fkd.tdf
e87521dbf81458cc58f94c5d6b3f12
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_ed9
# storage
db|Medipix_prj.(131).cnf
db|Medipix_prj.(131).cnf
# case_insensitive
# source_file
db|dffpipe_ed9.tdf
f0e4c2f6fa1e712cbc49fe1bb32f352a
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15
}
# macro_sequence

# end
# entity
alt_synch_pipe_gkd
# storage
db|Medipix_prj.(132).cnf
db|Medipix_prj.(132).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_gkd.tdf
285af9f6324396e759a4c589172932c
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_fd9
# storage
db|Medipix_prj.(133).cnf
db|Medipix_prj.(133).cnf
# case_insensitive
# source_file
db|dffpipe_fd9.tdf
2fd236a6af6052249c769bb9c5b31974
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18
}
# macro_sequence

# end
# entity
cmpr_966
# storage
db|Medipix_prj.(134).cnf
db|Medipix_prj.(134).cnf
# case_insensitive
# source_file
db|cmpr_966.tdf
5282ce815499ea5fa521427fe5d1e8a
7
# used_port {
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:rdempty_eq_comp1_msb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:rdempty_eq_comp_lsb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:rdempty_eq_comp_msb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:wrfull_eq_comp1_lsb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:wrfull_eq_comp1_msb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:wrfull_eq_comp_lsb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:wrfull_eq_comp_msb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_966:rdempty_eq_comp1_msb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_966:rdempty_eq_comp_msb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_966:wrfull_eq_comp1_msb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_966:wrfull_eq_comp_msb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:rdempty_eq_comp1_msb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:rdempty_eq_comp_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:rdempty_eq_comp_msb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:wrfull_eq_comp1_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:wrfull_eq_comp1_msb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:wrfull_eq_comp_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:wrfull_eq_comp_msb
}
# macro_sequence

# end
# entity
mux_j28
# storage
db|Medipix_prj.(135).cnf
db|Medipix_prj.(135).cnf
# case_insensitive
# source_file
db|mux_j28.tdf
b927bccccc346fec9e7807250c18
7
# used_port {
sel0
-1
3
result0
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
}
# macro_sequence

# end
# entity
clock_crossing_upstream_fifo
# storage
db|Medipix_prj.(136).cnf
db|Medipix_prj.(136).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
clock_crossing.v
c5b3c06d68ddc9d0a46bb9c47f5431
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
dcfifo
# storage
db|Medipix_prj.(137).cnf
db|Medipix_prj.(137).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|dcfifo.tdf
9cf51a8b61337e59952fbdd098b64290
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
33
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_73g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
}
# macro_sequence

# end
# entity
dcfifo_73g1
# storage
db|Medipix_prj.(138).cnf
db|Medipix_prj.(138).cnf
# case_insensitive
# source_file
db|dcfifo_73g1.tdf
e2ec4443e519f685ec1d9037c15f62c
7
# used_port {
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_sgb
# storage
db|Medipix_prj.(139).cnf
db|Medipix_prj.(139).cnf
# case_insensitive
# source_file
db|a_gray2bin_sgb.tdf
5f977bc34222e71a4fc26232e1b366e
7
# used_port {
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray1
-1
3
gray0
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
a_graycounter_r57
# storage
db|Medipix_prj.(140).cnf
db|Medipix_prj.(140).cnf
# case_insensitive
# source_file
db|a_graycounter_r57.tdf
4179c648416a22bde61037d493a25638
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_njc
# storage
db|Medipix_prj.(141).cnf
db|Medipix_prj.(141).cnf
# case_insensitive
# source_file
db|a_graycounter_njc.tdf
d51c96cc276fe31f7e733d533891d98
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_ojc
# storage
db|Medipix_prj.(142).cnf
db|Medipix_prj.(142).cnf
# case_insensitive
# source_file
db|a_graycounter_ojc.tdf
f25ec06aedab2e7767c342f637e34c7
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_dj31
# storage
db|Medipix_prj.(143).cnf
db|Medipix_prj.(143).cnf
# case_insensitive
# source_file
db|altsyncram_dj31.tdf
ce8a147a915cba5ae6ac6f7d215be11
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|altsyncram_dj31:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_hkd
# storage
db|Medipix_prj.(144).cnf
db|Medipix_prj.(144).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_hkd.tdf
891811279774846a3b948f75637d5ae8
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_gd9
# storage
db|Medipix_prj.(145).cnf
db|Medipix_prj.(145).cnf
# case_insensitive
# source_file
db|dffpipe_gd9.tdf
3df0ad8d79c2b3d94ca9f088248bf84c
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15
}
# macro_sequence

# end
# entity
dffpipe_hd9
# storage
db|Medipix_prj.(146).cnf
db|Medipix_prj.(146).cnf
# case_insensitive
# source_file
db|dffpipe_hd9.tdf
78fd8a25c09b12b84cf0d213792744a7
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_brp
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_ikd
# storage
db|Medipix_prj.(147).cnf
db|Medipix_prj.(147).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_ikd.tdf
47403598f1f6a6eb302fa21ba94bd5
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_id9
# storage
db|Medipix_prj.(148).cnf
db|Medipix_prj.(148).cnf
# case_insensitive
# source_file
db|dffpipe_id9.tdf
9e388bdeb99e0387513d9f4ea22378
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19
}
# macro_sequence

# end
# entity
cmpr_a66
# storage
db|Medipix_prj.(149).cnf
db|Medipix_prj.(149).cnf
# case_insensitive
# source_file
db|cmpr_a66.tdf
bb8cf8e936b2fcd0f220776cbc57478c
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_a66:rdempty_eq_comp_lsb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_a66:wrfull_eq_comp1_lsb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_a66:wrfull_eq_comp_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:rdempty_eq_comp_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:rdempty_eq_comp_msb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:wrfull_eq_comp1_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:wrfull_eq_comp_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:wrfull_eq_comp_msb
}
# macro_sequence

# end
# entity
cpu_linux_jtag_debug_module_arbitrator
# storage
db|Medipix_prj.(150).cnf
db|Medipix_prj.(150).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_data_master_arbitrator
# storage
db|Medipix_prj.(151).cnf
db|Medipix_prj.(151).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_instruction_master_arbitrator
# storage
db|Medipix_prj.(152).cnf
db|Medipix_prj.(152).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux_instruction_master_arbitrator:the_cpu_linux_instruction_master
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux
# storage
db|Medipix_prj.(153).cnf
db|Medipix_prj.(153).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_test_bench
# storage
db|Medipix_prj.(154).cnf
db|Medipix_prj.(154).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux_test_bench.v
53a94d29a7bfcbde476fef159782995
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_test_bench:the_cpu_linux_test_bench
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_ic_data_module
# storage
db|Medipix_prj.(155).cnf
db|Medipix_prj.(155).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_data_module:cpu_linux_ic_data
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(156).cnf
db|Medipix_prj.(156).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
14
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16384
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
14
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
16384
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_9nd1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_data_module:cpu_linux_ic_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_9nd1
# storage
db|Medipix_prj.(157).cnf
db|Medipix_prj.(157).cnf
# case_insensitive
# source_file
db|altsyncram_9nd1.tdf
f23f58ad200fd198ae72d368aba639
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_data_module:cpu_linux_ic_data|altsyncram:the_altsyncram|altsyncram_9nd1:auto_generated
}
# macro_sequence

# end
# entity
decode_jsa
# storage
db|Medipix_prj.(158).cnf
db|Medipix_prj.(158).cnf
# case_insensitive
# source_file
db|decode_jsa.tdf
83feb0a6d99a84c25dc1c91e1076a647
7
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_data_module:cpu_linux_ic_data|altsyncram:the_altsyncram|altsyncram_9nd1:auto_generated|decode_jsa:decode2
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_data_module:cpu_linux_dc_data|altsyncram:the_altsyncram|altsyncram_vmf1:auto_generated|decode_jsa:decode2
}
# macro_sequence

# end
# entity
mux_gob
# storage
db|Medipix_prj.(159).cnf
db|Medipix_prj.(159).cnf
# case_insensitive
# source_file
db|mux_gob.tdf
e58f1cce978812c95f9914972d10d4bb
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_data_module:cpu_linux_ic_data|altsyncram:the_altsyncram|altsyncram_9nd1:auto_generated|mux_gob:mux3
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_data_module:cpu_linux_dc_data|altsyncram:the_altsyncram|altsyncram_vmf1:auto_generated|mux_gob:mux3
}
# macro_sequence

# end
# entity
cpu_linux_ic_tag_module
# storage
db|Medipix_prj.(160).cnf
db|Medipix_prj.(160).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_linux_ic_tag_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_tag_module:cpu_linux_ic_tag
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(161).cnf
db|Medipix_prj.(161).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
20
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
2048
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
20
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
2048
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_linux_ic_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_gvg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_tag_module:cpu_linux_ic_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_gvg1
# storage
db|Medipix_prj.(162).cnf
db|Medipix_prj.(162).cnf
# case_insensitive
# source_file
db|altsyncram_gvg1.tdf
5549e569158cf95145189e7661b5cb5
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_linux_ic_tag_ram.mif
7629bbb634d55ef519bdc23c1c43b9e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_tag_module:cpu_linux_ic_tag|altsyncram:the_altsyncram|altsyncram_gvg1:auto_generated
}
# macro_sequence

# end
# entity
cpu_linux_bht_module
# storage
db|Medipix_prj.(163).cnf
db|Medipix_prj.(163).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_linux_bht_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_bht_module:cpu_linux_bht
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(164).cnf
db|Medipix_prj.(164).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_linux_bht_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_hdg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_bht_module:cpu_linux_bht|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_hdg1
# storage
db|Medipix_prj.(165).cnf
db|Medipix_prj.(165).cnf
# case_insensitive
# source_file
db|altsyncram_hdg1.tdf
d23a3f91dd2dd4274e86b271ae4e0
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_linux_bht_ram.mif
36794495684ca75696cf683f9ce4b249
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_bht_module:cpu_linux_bht|altsyncram:the_altsyncram|altsyncram_hdg1:auto_generated
}
# macro_sequence

# end
# entity
cpu_linux_register_bank_a_module
# storage
db|Medipix_prj.(166).cnf
db|Medipix_prj.(166).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_linux_rf_ram_a.mif
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(167).cnf
db|Medipix_prj.(167).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_linux_rf_ram_a.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_hrf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_hrf1
# storage
db|Medipix_prj.(168).cnf
db|Medipix_prj.(168).cnf
# case_insensitive
# source_file
db|altsyncram_hrf1.tdf
fa241a3e11b42a94f0d930a96eec3237
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_linux_rf_ram_a.mif
37e6bb46f593b58f68ad218371e525
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrf1:auto_generated
}
# macro_sequence

# end
# entity
cpu_linux_register_bank_b_module
# storage
db|Medipix_prj.(169).cnf
db|Medipix_prj.(169).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_linux_rf_ram_b.mif
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(170).cnf
db|Medipix_prj.(170).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_linux_rf_ram_b.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_irf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_irf1
# storage
db|Medipix_prj.(171).cnf
db|Medipix_prj.(171).cnf
# case_insensitive
# source_file
db|altsyncram_irf1.tdf
df5bc4db90f72a6a8668a10b4db9948
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_linux_rf_ram_b.mif
37e6bb46f593b58f68ad218371e525
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b|altsyncram:the_altsyncram|altsyncram_irf1:auto_generated
}
# macro_sequence

# end
# entity
cpu_linux_dc_tag_module
# storage
db|Medipix_prj.(172).cnf
db|Medipix_prj.(172).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_linux_dc_tag_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_tag_module:cpu_linux_dc_tag
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(173).cnf
db|Medipix_prj.(173).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
14
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
2048
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
14
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
2048
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_linux_dc_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_7bg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_tag_module:cpu_linux_dc_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_7bg1
# storage
db|Medipix_prj.(174).cnf
db|Medipix_prj.(174).cnf
# case_insensitive
# source_file
db|altsyncram_7bg1.tdf
ae593862b6c3b0cf5a146882984356
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_linux_dc_tag_ram.mif
e63229c5f8a1a3619285ab211dfafb3e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_tag_module:cpu_linux_dc_tag|altsyncram:the_altsyncram|altsyncram_7bg1:auto_generated
}
# macro_sequence

# end
# entity
cpu_linux_dc_data_module
# storage
db|Medipix_prj.(175).cnf
db|Medipix_prj.(175).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_data_module:cpu_linux_dc_data
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(176).cnf
db|Medipix_prj.(176).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
14
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16384
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
14
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
16384
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_vmf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_data_module:cpu_linux_dc_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_vmf1
# storage
db|Medipix_prj.(177).cnf
db|Medipix_prj.(177).cnf
# case_insensitive
# source_file
db|altsyncram_vmf1.tdf
9f2893d16c76d1e3e25b76beb9b839f5
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_data_module:cpu_linux_dc_data|altsyncram:the_altsyncram|altsyncram_vmf1:auto_generated
}
# macro_sequence

# end
# entity
cpu_linux_dc_victim_module
# storage
db|Medipix_prj.(178).cnf
db|Medipix_prj.(178).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_victim_module:cpu_linux_dc_victim
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(179).cnf
db|Medipix_prj.(179).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_i3d1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_victim_module:cpu_linux_dc_victim|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_i3d1
# storage
db|Medipix_prj.(180).cnf
db|Medipix_prj.(180).cnf
# case_insensitive
# source_file
db|altsyncram_i3d1.tdf
21b0b4aec65dcd1f78305c2b7134bb91
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_victim_module:cpu_linux_dc_victim|altsyncram:the_altsyncram|altsyncram_i3d1:auto_generated
}
# macro_sequence

# end
# entity
cpu_linux_mult_cell
# storage
db|Medipix_prj.(181).cnf
db|Medipix_prj.(181).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux_mult_cell.v
e62fb79ab6da7ea3deacb810f91eb3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altmult_add
# storage
db|Medipix_prj.(182).cnf
db|Medipix_prj.(182).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altmult_add.tdf
de728d3dedf56908ae1f4346de6102c
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
32
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_mgr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_1
}
# macro_sequence

# end
# entity
mult_add_mgr2
# storage
db|Medipix_prj.(183).cnf
db|Medipix_prj.(183).cnf
# case_insensitive
# source_file
db|mult_add_mgr2.tdf
f77af3f84a95e9df3a8911ebffdb401
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated
}
# macro_sequence

# end
# entity
ded_mult_ks81
# storage
db|Medipix_prj.(184).cnf
db|Medipix_prj.(184).cnf
# case_insensitive
# source_file
db|ded_mult_ks81.tdf
a4a3f6429aaf9d4cd8ebaa5b2ebca9b
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
ena0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
aclr3
-1
1
aclr2
-1
1
aclr1
-1
1
ena3
-1
2
ena2
-1
2
ena1
-1
2
clock3
-1
2
clock2
-1
2
clock1
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1
}
# macro_sequence

# end
# entity
dffpipe_93c
# storage
db|Medipix_prj.(185).cnf
db|Medipix_prj.(185).cnf
# case_insensitive
# source_file
db|dffpipe_93c.tdf
24d5857c5e5cd7ce718bd95f5f3a327e
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d31
-1
3
d30
-1
3
d3
-1
3
d29
-1
3
d28
-1
3
d27
-1
3
d26
-1
3
d25
-1
3
d24
-1
3
d23
-1
3
d22
-1
3
d21
-1
3
d20
-1
3
d2
-1
3
d19
-1
3
d18
-1
3
d17
-1
3
d16
-1
3
d15
-1
3
d14
-1
3
d13
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|Medipix_prj.(186).cnf
db|Medipix_prj.(186).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altmult_add.tdf
de728d3dedf56908ae1f4346de6102c
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
16
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_ogr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_2
}
# macro_sequence

# end
# entity
mult_add_ogr2
# storage
db|Medipix_prj.(187).cnf
db|Medipix_prj.(187).cnf
# case_insensitive
# source_file
db|mult_add_ogr2.tdf
99fdf5509f96e160172b73abb13a15
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated
}
# macro_sequence

# end
# entity
cpu_linux_nios2_oci
# storage
db|Medipix_prj.(188).cnf
db|Medipix_prj.(188).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_debug
# storage
db|Medipix_prj.(189).cnf
db|Medipix_prj.(189).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_ocimem
# storage
db|Medipix_prj.(190).cnf
db|Medipix_prj.(190).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_ociram_lpm_dram_bdp_component_module
# storage
db|Medipix_prj.(191).cnf
db|Medipix_prj.(191).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_linux_ociram_default_contents.mif
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(192).cnf
db|Medipix_prj.(192).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_linux_ociram_default_contents.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_lp72
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_lp72
# storage
db|Medipix_prj.(193).cnf
db|Medipix_prj.(193).cnf
# case_insensitive
# source_file
db|altsyncram_lp72.tdf
cd1437c0bb974ed793beff7f4a9dcb
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_linux_ociram_default_contents.mif
51b4a0533c31f409b79d13dbfca551b
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_lp72:auto_generated
}
# macro_sequence

# end
# entity
cpu_linux_nios2_avalon_reg
# storage
db|Medipix_prj.(194).cnf
db|Medipix_prj.(194).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_break
# storage
db|Medipix_prj.(195).cnf
db|Medipix_prj.(195).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_xbrk
# storage
db|Medipix_prj.(196).cnf
db|Medipix_prj.(196).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_dbrk
# storage
db|Medipix_prj.(197).cnf
db|Medipix_prj.(197).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_itrace
# storage
db|Medipix_prj.(198).cnf
db|Medipix_prj.(198).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_dtrace
# storage
db|Medipix_prj.(199).cnf
db|Medipix_prj.(199).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_td_mode
# storage
db|Medipix_prj.(200).cnf
db|Medipix_prj.(200).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|cpu_linux_nios2_oci_td_mode:cpu_linux_nios2_oci_trc_ctrl_td_mode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_fifo
# storage
db|Medipix_prj.(201).cnf
db|Medipix_prj.(201).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_compute_tm_count
# storage
db|Medipix_prj.(202).cnf
db|Medipix_prj.(202).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|cpu_linux_nios2_oci_compute_tm_count:cpu_linux_nios2_oci_compute_tm_count_tm_count
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_fifowp_inc
# storage
db|Medipix_prj.(203).cnf
db|Medipix_prj.(203).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|cpu_linux_nios2_oci_fifowp_inc:cpu_linux_nios2_oci_fifowp_inc_fifowp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_fifocount_inc
# storage
db|Medipix_prj.(204).cnf
db|Medipix_prj.(204).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|cpu_linux_nios2_oci_fifocount_inc:cpu_linux_nios2_oci_fifocount_inc_fifocount
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_oci_test_bench
# storage
db|Medipix_prj.(205).cnf
db|Medipix_prj.(205).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux_oci_test_bench.v
ab9b2464338205ee25c6b857b12db45
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|cpu_linux_oci_test_bench:the_cpu_linux_oci_test_bench
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_pib
# storage
db|Medipix_prj.(206).cnf
db|Medipix_prj.(206).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_pib:the_cpu_linux_nios2_oci_pib
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_nios2_oci_im
# storage
db|Medipix_prj.(207).cnf
db|Medipix_prj.(207).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_traceram_lpm_dram_bdp_component_module
# storage
db|Medipix_prj.(208).cnf
db|Medipix_prj.(208).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux.v
7ffe43da28dad19b0a041644c53add8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(209).cnf
db|Medipix_prj.(209).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_n902
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_n902
# storage
db|Medipix_prj.(210).cnf
db|Medipix_prj.(210).cnf
# case_insensitive
# source_file
db|altsyncram_n902.tdf
67b2f73bd38ebc11a521c3850b651a6
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n902:auto_generated
}
# macro_sequence

# end
# entity
cpu_linux_jtag_debug_module_wrapper
# storage
db|Medipix_prj.(211).cnf
db|Medipix_prj.(211).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux_jtag_debug_module_wrapper.v
14441e82eecdad9ae6ce9674e0caa280
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_jtag_debug_module_tck
# storage
db|Medipix_prj.(212).cnf
db|Medipix_prj.(212).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux_jtag_debug_module_tck.v
445ae8f449389f34759eea4a8656bd1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_std_synchronizer
# storage
db|Medipix_prj.(213).cnf
db|Medipix_prj.(213).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cpu_linux_jtag_debug_module_sysclk
# storage
db|Medipix_prj.(214).cnf
db|Medipix_prj.(214).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_linux_jtag_debug_module_sysclk.v
99ec7fc9c2be35bff746ce44b184ae36
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sld_virtual_jtag_basic
# storage
db|Medipix_prj.(215).cnf
db|Medipix_prj.(215).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
3121f52af92e46d5c99dcdf04b8fcf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action

PARAMETER_STRING
USR
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sld_virtual_jtag_impl
# storage
db|Medipix_prj.(216).cnf
db|Medipix_prj.(216).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
3121f52af92e46d5c99dcdf04b8fcf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
420496896
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
epcs_controller_epcs_control_port_arbitrator
# storage
db|Medipix_prj.(217).cnf
db|Medipix_prj.(217).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
epcs_controller
# storage
db|Medipix_prj.(218).cnf
db|Medipix_prj.(218).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
epcs_controller.v
51ed8872c56dc1841be91a6e7581ad8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
epcs_controller_sub
# storage
db|Medipix_prj.(219).cnf
db|Medipix_prj.(219).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
epcs_controller.v
51ed8872c56dc1841be91a6e7581ad8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(220).cnf
db|Medipix_prj.(220).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
epcs_controller_boot_rom.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_1t31
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clock0
-1
3
address_a
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom
}
# macro_sequence

# end
# entity
altsyncram_1t31
# storage
db|Medipix_prj.(221).cnf
db|Medipix_prj.(221).cnf
# case_insensitive
# source_file
db|altsyncram_1t31.tdf
4a94a26e89c7f61ef06fb1dd37cb79e
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
epcs_controller_boot_rom.hex
9ddddf27915afe3e6ed7d66b922b93d
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_1t31:auto_generated
}
# macro_sequence

# end
# entity
i2c_0_avalon_slave_arbitrator
# storage
db|Medipix_prj.(222).cnf
db|Medipix_prj.(222).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|i2c_0_avalon_slave_arbitrator:the_i2c_0_avalon_slave
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
i2c_0
# storage
db|Medipix_prj.(223).cnf
db|Medipix_prj.(223).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
i2c_0.v
a0aa54a8da46144db2621976ad9dcdf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|i2c_0:the_i2c_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
i2c_master
# storage
db|Medipix_prj.(224).cnf
db|Medipix_prj.(224).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_i2c_master|hdl|i2c_master.v
e3ac291b2286a356d71a398d3d5aec
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|i2c_0:the_i2c_0|i2c_master:i2c_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
i2c_master_top
# storage
db|Medipix_prj.(225).cnf
db|Medipix_prj.(225).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_i2c_master|hdl|i2c_master_top.v
48d5998833dda6e2082de53ad4aa2d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ARST_LVL
0
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
modules|m_i2c_master|hdl|i2c_master_defines.v
96c43ffc443f1f29cf336c46bd184d
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|i2c_0:the_i2c_0|i2c_master:i2c_0|i2c_master_top:i2c_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
i2c_master_byte_ctrl
# storage
db|Medipix_prj.(226).cnf
db|Medipix_prj.(226).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_i2c_master|hdl|i2c_master_byte_ctrl.v
32634887a4167b17154eb82efbfb7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ST_IDLE
00000
PARAMETER_UNSIGNED_BIN
DEF
ST_START
00001
PARAMETER_UNSIGNED_BIN
DEF
ST_READ
00010
PARAMETER_UNSIGNED_BIN
DEF
ST_WRITE
00100
PARAMETER_UNSIGNED_BIN
DEF
ST_ACK
01000
PARAMETER_UNSIGNED_BIN
DEF
ST_STOP
10000
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
modules|m_i2c_master|hdl|i2c_master_defines.v
96c43ffc443f1f29cf336c46bd184d
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|i2c_0:the_i2c_0|i2c_master:i2c_0|i2c_master_top:i2c_inst|i2c_master_byte_ctrl:byte_controller
}
# macro_sequence
I2C_CMD_NOP4'b0000I2C_CMD_NOP4'b0000I2C_CMD_START4'b0001I2C_CMD_READ4'b1000I2C_CMD_WRITE4'b0100I2C_CMD_STOP4'b0010I2C_CMD_READ4'b1000I2C_CMD_WRITE4'b0100I2C_CMD_READ4'b1000I2C_CMD_WRITE4'b0100I2C_CMD_WRITE4'b0100I2C_CMD_READ4'b1000I2C_CMD_STOP4'b0010I2C_CMD_NOP4'b0000I2C_CMD_NOP4'b0000ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
i2c_master_bit_ctrl
# storage
db|Medipix_prj.(227).cnf
db|Medipix_prj.(227).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_i2c_master|hdl|i2c_master_bit_ctrl.v
b883655c2ab3fa466d3ba641efdf8ae
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
idle
00000000000000000
PARAMETER_UNSIGNED_BIN
DEF
start_a
00000000000000001
PARAMETER_UNSIGNED_BIN
DEF
start_b
00000000000000010
PARAMETER_UNSIGNED_BIN
DEF
start_c
00000000000000100
PARAMETER_UNSIGNED_BIN
DEF
start_d
00000000000001000
PARAMETER_UNSIGNED_BIN
DEF
start_e
00000000000010000
PARAMETER_UNSIGNED_BIN
DEF
stop_a
00000000000100000
PARAMETER_UNSIGNED_BIN
DEF
stop_b
00000000001000000
PARAMETER_UNSIGNED_BIN
DEF
stop_c
00000000010000000
PARAMETER_UNSIGNED_BIN
DEF
stop_d
00000000100000000
PARAMETER_UNSIGNED_BIN
DEF
rd_a
00000001000000000
PARAMETER_UNSIGNED_BIN
DEF
rd_b
00000010000000000
PARAMETER_UNSIGNED_BIN
DEF
rd_c
00000100000000000
PARAMETER_UNSIGNED_BIN
DEF
rd_d
00001000000000000
PARAMETER_UNSIGNED_BIN
DEF
wr_a
00010000000000000
PARAMETER_UNSIGNED_BIN
DEF
wr_b
00100000000000000
PARAMETER_UNSIGNED_BIN
DEF
wr_c
01000000000000000
PARAMETER_UNSIGNED_BIN
DEF
wr_d
10000000000000000
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
modules|m_i2c_master|hdl|i2c_master_defines.v
96c43ffc443f1f29cf336c46bd184d
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|i2c_0:the_i2c_0|i2c_master:i2c_0|i2c_master_top:i2c_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
}
# macro_sequence
I2C_CMD_STOP4'b0010I2C_CMD_START4'b0001I2C_CMD_STOP4'b0010I2C_CMD_WRITE4'b0100I2C_CMD_READ4'b1000ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
igor_mac_control_port_arbitrator
# storage
db|Medipix_prj.(228).cnf
db|Medipix_prj.(228).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac_control_port_arbitrator:the_igor_mac_control_port
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
igor_mac_rx_master_arbitrator
# storage
db|Medipix_prj.(229).cnf
db|Medipix_prj.(229).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac_rx_master_arbitrator:the_igor_mac_rx_master
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
igor_mac_tx_master_arbitrator
# storage
db|Medipix_prj.(230).cnf
db|Medipix_prj.(230).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac_tx_master_arbitrator:the_igor_mac_tx_master
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
igor_mac
# storage
db|Medipix_prj.(231).cnf
db|Medipix_prj.(231).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
igor_mac.v
e4c34c73eba5ef92c148d2ebc1a3c2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_ocm
# storage
db|Medipix_prj.(232).cnf
db|Medipix_prj.(232).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_ocm.v
c0dbe46cef851339b5943e501e7b708e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
TOTAL_DESCRIPTORS
128
PARAMETER_SIGNED_DEC
USR
TX_FIFO_SIZE_IN_BYTES
128
PARAMETER_SIGNED_DEC
USR
RX_FIFO_SIZE_IN_BYTES
4096
PARAMETER_SIGNED_DEC
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
modules|m_eth_igormac|eth_defines.v
f07e1b3489b27a512f92591146cb5e6
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac
}
# macro_sequence
ETH_REGISTERED_OUTPUTSETH_REGISTERED_OUTPUTSETH_REGISTERED_OUTPUTSALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_miim
# storage
db|Medipix_prj.(233).cnf
db|Medipix_prj.(233).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_miim.v
ad9d458dc4eb0fe11f2469b76acbd76
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_clockgen
# storage
db|Medipix_prj.(234).cnf
db|Medipix_prj.(234).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_clockgen.v
a3429864d38a7b86354e4abc6c32c89
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_clockgen:clkgen
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_shiftreg
# storage
db|Medipix_prj.(235).cnf
db|Medipix_prj.(235).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_shiftreg.v
4191985081befdd59ec448fe555d17
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_outputcontrol
# storage
db|Medipix_prj.(236).cnf
db|Medipix_prj.(236).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_outputcontrol.v
77d475b5a287ede6aa42ee63632e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_outputcontrol:outctrl
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_registers
# storage
db|Medipix_prj.(237).cnf
db|Medipix_prj.(237).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_registers.v
2e31ea2dcfb7aec8945c796e0792c81
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
modules|m_eth_igormac|eth_defines.v
f07e1b3489b27a512f92591146cb5e6
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1
}
# macro_sequence
ETH_MODER_ADR8'h0    ETH_INT_SOURCE_ADR8'h1    ETH_INT_MASK_ADR8'h2    ETH_IPGT_ADR8'h3    ETH_IPGR1_ADR8'h4    ETH_IPGR2_ADR8'h5    ETH_PACKETLEN_ADR8'h6    ETH_COLLCONF_ADR8'h7    ETH_CTRLMODER_ADR8'h9    ETH_MIIMODER_ADR8'hA    ETH_MIICOMMAND_ADR8'hB    ETH_MIIADDRESS_ADR8'hC    ETH_MIITX_DATA_ADR8'hD    ETH_MAC_ADDR0_ADR8'h10   ETH_MAC_ADDR1_ADR8'h11   ETH_HASH0_ADR8'h12   ETH_HASH1_ADR8'h13   ETH_TX_CTRL_ADR8'h14   ETH_RX_CTRL_ADR8'h15   ETH_TX_BD_NUM_ADR8'h8    ETH_MODER_WIDTH_08ETH_MODER_DEF_08'h00ETH_MODER_WIDTH_08ETH_MODER_WIDTH_08ETH_MODER_WIDTH_18ETH_MODER_DEF_18'hA0ETH_MODER_WIDTH_18ETH_MODER_WIDTH_18ETH_MODER_WIDTH_21ETH_MODER_DEF_21'h0ETH_MODER_WIDTH_21ETH_MODER_WIDTH_21ETH_MODER_WIDTH_21ETH_INT_MASK_WIDTH_07ETH_INT_MASK_DEF_07'h0ETH_INT_MASK_WIDTH_07ETH_INT_MASK_WIDTH_07ETH_INT_MASK_WIDTH_07ETH_IPGT_WIDTH_07ETH_IPGT_DEF_07'h12ETH_IPGT_WIDTH_07ETH_IPGT_WIDTH_07ETH_IPGT_WIDTH_07ETH_IPGR1_WIDTH_07ETH_IPGR1_DEF_07'h0CETH_IPGR1_WIDTH_07ETH_IPGR1_WIDTH_07ETH_IPGR1_WIDTH_07ETH_IPGR2_WIDTH_07ETH_IPGR2_DEF_07'h12ETH_IPGR2_WIDTH_07ETH_IPGR2_WIDTH_07ETH_IPGR2_WIDTH_07ETH_PACKETLEN_WIDTH_08ETH_PACKETLEN_DEF_08'h00ETH_PACKETLEN_WIDTH_08ETH_PACKETLEN_WIDTH_08ETH_PACKETLEN_WIDTH_18ETH_PACKETLEN_DEF_18'h06ETH_PACKETLEN_WIDTH_18ETH_PACKETLEN_WIDTH_18ETH_PACKETLEN_WIDTH_28ETH_PACKETLEN_DEF_28'h40ETH_PACKETLEN_WIDTH_28ETH_PACKETLEN_WIDTH_28ETH_PACKETLEN_WIDTH_38ETH_PACKETLEN_DEF_38'h00ETH_PACKETLEN_WIDTH_38ETH_PACKETLEN_WIDTH_38ETH_COLLCONF_WIDTH_06ETH_COLLCONF_DEF_06'h3fETH_COLLCONF_WIDTH_06ETH_COLLCONF_WIDTH_06ETH_COLLCONF_WIDTH_24ETH_COLLCONF_DEF_24'hFETH_COLLCONF_WIDTH_24ETH_COLLCONF_WIDTH_24ETH_COLLCONF_WIDTH_06ETH_COLLCONF_WIDTH_24ETH_TX_BD_NUM_WIDTH_08ETH_TX_BD_NUM_DEF_08'h40ETH_TX_BD_NUM_WIDTH_08ETH_TX_BD_NUM_WIDTH_08ETH_TX_BD_NUM_WIDTH_08ETH_CTRLMODER_WIDTH_03ETH_CTRLMODER_DEF_03'h0ETH_CTRLMODER_WIDTH_03ETH_CTRLMODER_WIDTH_03ETH_CTRLMODER_WIDTH_03ETH_MIIMODER_WIDTH_08ETH_MIIMODER_DEF_08'h64ETH_MIIMODER_WIDTH_08ETH_MIIMODER_WIDTH_08ETH_MIIMODER_WIDTH_11ETH_MIIMODER_DEF_11'h0ETH_MIIMODER_WIDTH_11ETH_MIIMODER_WIDTH_11ETH_MIIMODER_WIDTH_11ETH_MIICOMMAND_WIDTH_03ETH_MIIADDRESS_WIDTH_05ETH_MIIADDRESS_DEF_05'h00ETH_MIIADDRESS_WIDTH_05ETH_MIIADDRESS_WIDTH_05ETH_MIIADDRESS_WIDTH_15ETH_MIIADDRESS_DEF_15'h00ETH_MIIADDRESS_WIDTH_15ETH_MIIADDRESS_WIDTH_15ETH_MIIADDRESS_WIDTH_05ETH_MIIADDRESS_WIDTH_15ETH_MIITX_DATA_WIDTH_08ETH_MIITX_DATA_DEF_08'h00ETH_MIITX_DATA_WIDTH_08ETH_MIITX_DATA_WIDTH_08ETH_MIITX_DATA_WIDTH_18ETH_MIITX_DATA_DEF_18'h00ETH_MIITX_DATA_WIDTH_18ETH_MIITX_DATA_WIDTH_18ETH_MIITX_DATA_WIDTH_18ETH_MIIRX_DATA_WIDTH16 ETH_MIIRX_DATA_DEF16'h0000 ETH_MIIRX_DATA_WIDTH16 ETH_MIIRX_DATA_WIDTH16 ETH_MIIRX_DATA_WIDTH16 ETH_MAC_ADDR0_WIDTH_08ETH_MAC_ADDR0_DEF_08'h00ETH_MAC_ADDR0_WIDTH_08ETH_MAC_ADDR0_WIDTH_08ETH_MAC_ADDR0_WIDTH_18ETH_MAC_ADDR0_DEF_18'h00ETH_MAC_ADDR0_WIDTH_18ETH_MAC_ADDR0_WIDTH_18ETH_MAC_ADDR0_WIDTH_28ETH_MAC_ADDR0_DEF_28'h00ETH_MAC_ADDR0_WIDTH_28ETH_MAC_ADDR0_WIDTH_28ETH_MAC_ADDR0_WIDTH_38ETH_MAC_ADDR0_DEF_38'h00ETH_MAC_ADDR0_WIDTH_38ETH_MAC_ADDR0_WIDTH_38ETH_MAC_ADDR1_WIDTH_08ETH_MAC_ADDR1_DEF_08'h00ETH_MAC_ADDR1_WIDTH_08ETH_MAC_ADDR1_WIDTH_08ETH_MAC_ADDR1_WIDTH_18ETH_MAC_ADDR1_DEF_18'h00ETH_MAC_ADDR1_WIDTH_18ETH_MAC_ADDR1_WIDTH_18ETH_MAC_ADDR1_WIDTH_18ETH_HASH0_WIDTH_08ETH_HASH0_DEF_08'h00ETH_HASH0_WIDTH_08ETH_HASH0_WIDTH_08ETH_HASH0_WIDTH_18ETH_HASH0_DEF_18'h00ETH_HASH0_WIDTH_18ETH_HASH0_WIDTH_18ETH_HASH0_WIDTH_28ETH_HASH0_DEF_28'h00ETH_HASH0_WIDTH_28ETH_HASH0_WIDTH_28ETH_HASH0_WIDTH_38ETH_HASH0_DEF_38'h00ETH_HASH0_WIDTH_38ETH_HASH0_WIDTH_38ETH_HASH1_WIDTH_08ETH_HASH1_DEF_08'h00ETH_HASH1_WIDTH_08ETH_HASH1_WIDTH_08ETH_HASH1_WIDTH_18ETH_HASH1_DEF_18'h00ETH_HASH1_WIDTH_18ETH_HASH1_WIDTH_18ETH_HASH1_WIDTH_28ETH_HASH1_DEF_28'h00ETH_HASH1_WIDTH_28ETH_HASH1_WIDTH_28ETH_HASH1_WIDTH_38ETH_HASH1_DEF_38'h00ETH_HASH1_WIDTH_38ETH_HASH1_WIDTH_38ETH_TX_CTRL_WIDTH_08ETH_TX_CTRL_DEF_08'h00 ETH_TX_CTRL_WIDTH_08ETH_TX_CTRL_WIDTH_08ETH_TX_CTRL_WIDTH_18ETH_TX_CTRL_DEF_18'h00 ETH_TX_CTRL_WIDTH_18ETH_TX_CTRL_WIDTH_18ETH_TX_CTRL_WIDTH_21ETH_TX_CTRL_DEF_21'h0  ETH_TX_CTRL_WIDTH_21ETH_TX_CTRL_WIDTH_21ETH_TX_CTRL_WIDTH_21ETH_MODER_ADR8'h0    ETH_INT_SOURCE_ADR8'h1    ETH_INT_MASK_ADR8'h2    ETH_IPGT_ADR8'h3    ETH_IPGR1_ADR8'h4    ETH_IPGR2_ADR8'h5    ETH_PACKETLEN_ADR8'h6    ETH_COLLCONF_ADR8'h7    ETH_CTRLMODER_ADR8'h9    ETH_MIIMODER_ADR8'hA    ETH_MIICOMMAND_ADR8'hB    ETH_MIIADDRESS_ADR8'hC    ETH_MIITX_DATA_ADR8'hD    ETH_MIIRX_DATA_ADR8'hE    ETH_MIISTATUS_ADR8'hF    ETH_MAC_ADDR0_ADR8'h10   ETH_MAC_ADDR1_ADR8'h11   ETH_TX_BD_NUM_ADR8'h8    ETH_HASH0_ADR8'h12   ETH_HASH1_ADR8'h13   ETH_TX_CTRL_ADR8'h14   ETH_MIISTATUS_WIDTH3 ETH_INT_SOURCE_WIDTH_07ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(238).cnf
db|Medipix_prj.(238).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
8
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
00000000
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(239).cnf
db|Medipix_prj.(239).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
8
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
10100000
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(240).cnf
db|Medipix_prj.(240).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
1
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
0
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIICOMMAND0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIICOMMAND1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIICOMMAND2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_2
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(241).cnf
db|Medipix_prj.(241).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
7
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
0000000
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:INT_MASK_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(242).cnf
db|Medipix_prj.(242).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
7
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
0010010
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGT_0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR2_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(243).cnf
db|Medipix_prj.(243).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
7
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
0001100
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR1_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(244).cnf
db|Medipix_prj.(244).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
8
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
00000110
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(245).cnf
db|Medipix_prj.(245).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
8
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
01000000
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TX_BD_NUM_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(246).cnf
db|Medipix_prj.(246).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
6
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
111111
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(247).cnf
db|Medipix_prj.(247).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
4
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
1111
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_2
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(248).cnf
db|Medipix_prj.(248).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
3
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
000
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:CTRLMODER_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(249).cnf
db|Medipix_prj.(249).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
8
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
01100100
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(250).cnf
db|Medipix_prj.(250).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
5
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
00000
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_register
# storage
db|Medipix_prj.(251).cnf
db|Medipix_prj.(251).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_register.v
3cc3c54da2c115dd0a5443d9361a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
16
PARAMETER_SIGNED_DEC
USR
RESET_VALUE
0000000000000000
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_maccontrol
# storage
db|Medipix_prj.(252).cnf
db|Medipix_prj.(252).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_maccontrol.v
457a41dfd1530b09f76baad48444b7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_receivecontrol
# storage
db|Medipix_prj.(253).cnf
db|Medipix_prj.(253).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_receivecontrol.v
30c1c0c32734ca1682456fec0dcd7ee
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_transmitcontrol
# storage
db|Medipix_prj.(254).cnf
db|Medipix_prj.(254).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_transmitcontrol.v
1b41deb9a75ff6c26d726d29e63f2b6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_txethmac
# storage
db|Medipix_prj.(255).cnf
db|Medipix_prj.(255).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_txethmac.v
d9daa05bcc65d4479b9d6836fbd61a5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_txcounters
# storage
db|Medipix_prj.(256).cnf
db|Medipix_prj.(256).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_txcounters.v
34c0716abd5c78f043e7c82347b92cb8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_txstatem
# storage
db|Medipix_prj.(257).cnf
db|Medipix_prj.(257).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_txstatem.v
e3723ad61166346ed87d736292453a5c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_crc
# storage
db|Medipix_prj.(258).cnf
db|Medipix_prj.(258).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_crc.v
de19571d44858d726a9fdd7adb5ba
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_random
# storage
db|Medipix_prj.(259).cnf
db|Medipix_prj.(259).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_random.v
3363f5a47348c0ad932c198895df83
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_rxethmac
# storage
db|Medipix_prj.(260).cnf
db|Medipix_prj.(260).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_rxethmac.v
c77ddc5377d6ef8d6fc9ba4ce1a410
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_rxstatem
# storage
db|Medipix_prj.(261).cnf
db|Medipix_prj.(261).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_rxstatem.v
2226b39c05b7b06ef81fd6921f6db9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_rxcounters
# storage
db|Medipix_prj.(262).cnf
db|Medipix_prj.(262).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_rxcounters.v
1b34a7301797aa8b8c25bebce6653d4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_rxaddrcheck
# storage
db|Medipix_prj.(263).cnf
db|Medipix_prj.(263).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_rxaddrcheck.v
33d3cc7e21f9733d8165f5046bc6b2b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_avalon
# storage
db|Medipix_prj.(264).cnf
db|Medipix_prj.(264).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_avalon.v
a48a6f972031c5825cf6ba0ee65661
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DESC_COUNT
128
PARAMETER_SIGNED_DEC
USR
RX_FIFO_DEPTH
4096
PARAMETER_SIGNED_DEC
USR
TX_FIFO_DEPTH
128
PARAMETER_SIGNED_DEC
USR
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
modules|m_eth_igormac|eth_avalon_functions.v
53aa3e3c992d4f7f5bd48223a3fac5
modules|m_eth_igormac|eth_defines.v
f07e1b3489b27a512f92591146cb5e6
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_avalon_bd_ram
# storage
db|Medipix_prj.(265).cnf
db|Medipix_prj.(265).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_avalon_bd_ram.v
2d8933c3f225e4940183a7bd2641cd5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEPTH
128
PARAMETER_SIGNED_DEC
USR
}
# include_file {
modules|m_eth_igormac|eth_avalon_functions.v
53aa3e3c992d4f7f5bd48223a3fac5
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:ptr_ram
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(266).cnf
db|Medipix_prj.(266).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_6472
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:ptr_ram|altsyncram:altsyncram_component
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_6472
# storage
db|Medipix_prj.(267).cnf
db|Medipix_prj.(267).cnf
# case_insensitive
# source_file
db|altsyncram_6472.tdf
8c48a7833099ddb4b87fdd43434457f5
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:ptr_ram|altsyncram:altsyncram_component|altsyncram_6472:auto_generated
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:altsyncram_component|altsyncram_6472:auto_generated
}
# macro_sequence

# end
# entity
eth_avalon_rxdma
# storage
db|Medipix_prj.(268).cnf
db|Medipix_prj.(268).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_avalon_rxdma.v
ccfe9b85a240af2a032222d6713ccb4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FIFO_DEPTH
4096
PARAMETER_SIGNED_DEC
USR
}
# include_file {
modules|m_eth_igormac|eth_avalon_functions.v
53aa3e3c992d4f7f5bd48223a3fac5
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_avalon_dma_fifo
# storage
db|Medipix_prj.(269).cnf
db|Medipix_prj.(269).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_avalon_dma_fifo.v
dd921e8fd6efeb2da0bdd2a2b883ff6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEPTH
1024
PARAMETER_SIGNED_DEC
USR
WIDTH
36
PARAMETER_SIGNED_DEC
USR
}
# include_file {
modules|m_eth_igormac|eth_avalon_functions.v
53aa3e3c992d4f7f5bd48223a3fac5
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
dcfifo
# storage
db|Medipix_prj.(270).cnf
db|Medipix_prj.(270).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|dcfifo.tdf
9cf51a8b61337e59952fbdd098b64290
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
36
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
1024
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
10
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
7
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
dcfifo_fnk1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdusedw
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component
}
# macro_sequence

# end
# entity
dcfifo_fnk1
# storage
db|Medipix_prj.(271).cnf
db|Medipix_prj.(271).cnf
# case_insensitive
# source_file
db|dcfifo_fnk1.tdf
aa5e4e8b57d5898d32ee6015a828c98
7
# used_port {
wrusedw9
-1
3
wrusedw8
-1
3
wrusedw7
-1
3
wrusedw6
-1
3
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdusedw9
-1
3
rdusedw8
-1
3
rdusedw7
-1
3
rdusedw6
-1
3
rdusedw5
-1
3
rdusedw4
-1
3
rdusedw3
-1
3
rdusedw2
-1
3
rdusedw1
-1
3
rdusedw0
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_7ib
# storage
db|Medipix_prj.(272).cnf
db|Medipix_prj.(272).cnf
# case_insensitive
# source_file
db|a_gray2bin_7ib.tdf
3ba68e94e26e679b944be5ada47e7eb
7
# used_port {
gray9
-1
3
gray8
-1
3
gray7
-1
3
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray10
-1
3
gray1
-1
3
gray0
-1
3
bin9
-1
3
bin8
-1
3
bin7
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin10
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
a_graycounter_677
# storage
db|Medipix_prj.(273).cnf
db|Medipix_prj.(273).cnf
# case_insensitive
# source_file
db|a_graycounter_677.tdf
733314f234488993bf77453e160e9
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_2lc
# storage
db|Medipix_prj.(274).cnf
db|Medipix_prj.(274).cnf
# case_insensitive
# source_file
db|a_graycounter_2lc.tdf
98a85b3d3d8de73f0d538734c8e76ea
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_1lc
# storage
db|Medipix_prj.(275).cnf
db|Medipix_prj.(275).cnf
# case_insensitive
# source_file
db|a_graycounter_1lc.tdf
2078fd88441e59abd3c5bcf85d543bca
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_0f11
# storage
db|Medipix_prj.(276).cnf
db|Medipix_prj.(276).cnf
# case_insensitive
# source_file
db|altsyncram_0f11.tdf
1fde542f6c7ab7c5d63dec1ec3125e3
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|altsyncram_0f11:fifo_ram
}
# macro_sequence

# end
# entity
dffpipe_pe9
# storage
db|Medipix_prj.(277).cnf
db|Medipix_prj.(277).cnf
# case_insensitive
# source_file
db|dffpipe_pe9.tdf
5e6a0547b21c96fe2e1b8f8894ebbf1
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_rld
# storage
db|Medipix_prj.(278).cnf
db|Medipix_prj.(278).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_rld.tdf
d07b8fc992fb96898fd1794f5af570e2
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_qe9
# storage
db|Medipix_prj.(279).cnf
db|Medipix_prj.(279).cnf
# case_insensitive
# source_file
db|dffpipe_qe9.tdf
ba9984e857b6a7e38e075b270288c95
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16
}
# macro_sequence

# end
# entity
alt_synch_pipe_sld
# storage
db|Medipix_prj.(280).cnf
db|Medipix_prj.(280).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_sld.tdf
ebc2168ddfcf21cad0bd9fc04dde80f5
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_ue9
# storage
db|Medipix_prj.(281).cnf
db|Medipix_prj.(281).cnf
# case_insensitive
# source_file
db|dffpipe_ue9.tdf
584a2713cae51a91a4495e6d7567e8
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_ue9:dffpipe19
}
# macro_sequence

# end
# entity
cmpr_c66
# storage
db|Medipix_prj.(282).cnf
db|Medipix_prj.(282).cnf
# case_insensitive
# source_file
db|cmpr_c66.tdf
76c7f97cafb55ebb884c914b2d53935e
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
}
# macro_sequence

# end
# entity
cmpr_b66
# storage
db|Medipix_prj.(283).cnf
db|Medipix_prj.(283).cnf
# case_insensitive
# source_file
db|cmpr_b66.tdf
f78d4b3d622b3a7b639187b42f44c0e5
7
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
}
# macro_sequence

# end
# entity
eth_avalon_dma_fifo
# storage
db|Medipix_prj.(284).cnf
db|Medipix_prj.(284).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_avalon_dma_fifo.v
dd921e8fd6efeb2da0bdd2a2b883ff6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEPTH
128
PARAMETER_SIGNED_DEC
USR
WIDTH
9
PARAMETER_SIGNED_DEC
USR
}
# include_file {
modules|m_eth_igormac|eth_avalon_functions.v
53aa3e3c992d4f7f5bd48223a3fac5
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
dcfifo
# storage
db|Medipix_prj.(285).cnf
db|Medipix_prj.(285).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|dcfifo.tdf
9cf51a8b61337e59952fbdd098b64290
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
7
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
dcfifo_fgk1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdusedw
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component
}
# macro_sequence

# end
# entity
dcfifo_fgk1
# storage
db|Medipix_prj.(286).cnf
db|Medipix_prj.(286).cnf
# case_insensitive
# source_file
db|dcfifo_fgk1.tdf
cccd7874e540a179a4df82e07a5428d4
7
# used_port {
wrusedw6
-1
3
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdusedw6
-1
3
rdusedw5
-1
3
rdusedw4
-1
3
rdusedw3
-1
3
rdusedw2
-1
3
rdusedw1
-1
3
rdusedw0
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_tgb
# storage
db|Medipix_prj.(287).cnf
db|Medipix_prj.(287).cnf
# case_insensitive
# source_file
db|a_gray2bin_tgb.tdf
a09d2ba41f1757493ba34de69bbdd65d
7
# used_port {
gray7
-1
3
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray1
-1
3
gray0
-1
3
bin7
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
a_graycounter_s57
# storage
db|Medipix_prj.(288).cnf
db|Medipix_prj.(288).cnf
# case_insensitive
# source_file
db|a_graycounter_s57.tdf
89630f8b16c6ef66cdfe681f6421218
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_pjc
# storage
db|Medipix_prj.(289).cnf
db|Medipix_prj.(289).cnf
# case_insensitive
# source_file
db|a_graycounter_pjc.tdf
55d05bf7f84736f8b224e4cf2d1a5010
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_qjc
# storage
db|Medipix_prj.(290).cnf
db|Medipix_prj.(290).cnf
# case_insensitive
# source_file
db|a_graycounter_qjc.tdf
f6cdb473a1ae9c975557f2efacac76
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_c911
# storage
db|Medipix_prj.(291).cnf
db|Medipix_prj.(291).cnf
# case_insensitive
# source_file
db|altsyncram_c911.tdf
bfee8533e91d3b1b25fc70e6b3429962
7
# used_port {
wren_a
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|altsyncram_c911:fifo_ram
}
# macro_sequence

# end
# entity
dffpipe_jd9
# storage
db|Medipix_prj.(292).cnf
db|Medipix_prj.(292).cnf
# case_insensitive
# source_file
db|dffpipe_jd9.tdf
101fb414a58a3f308677f98b4c488269
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_brp
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_bwp
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_brp
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_jkd
# storage
db|Medipix_prj.(293).cnf
db|Medipix_prj.(293).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_jkd.tdf
288fa40e8f6daf4479ff764f82068fb
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_kd9
# storage
db|Medipix_prj.(294).cnf
db|Medipix_prj.(294).cnf
# case_insensitive
# source_file
db|dffpipe_kd9.tdf
5aa0f889cb763453a7f36a9690f36052
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16
}
# macro_sequence

# end
# entity
alt_synch_pipe_kkd
# storage
db|Medipix_prj.(295).cnf
db|Medipix_prj.(295).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_kkd.tdf
4fe7e1c2ba32dfac2d5eb7ac29e6e1
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_ld9
# storage
db|Medipix_prj.(296).cnf
db|Medipix_prj.(296).cnf
# case_insensitive
# source_file
db|dffpipe_ld9.tdf
9a6e6183e6ddaa52bf4eefbd384f555
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19
}
# macro_sequence

# end
# entity
eth_dc_reg
# storage
db|Medipix_prj.(297).cnf
db|Medipix_prj.(297).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_dc_reg.v
bf7c26b8e07c60ebde9c50e59674aa5b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_avalon_txdma
# storage
db|Medipix_prj.(298).cnf
db|Medipix_prj.(298).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_avalon_txdma.v
84f06bdd9ff339c1354f81b1d3a7a8c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FIFO_DEPTH
128
PARAMETER_SIGNED_DEC
USR
}
# include_file {
modules|m_eth_igormac|eth_avalon_functions.v
53aa3e3c992d4f7f5bd48223a3fac5
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
eth_avalon_dma_fifo
# storage
db|Medipix_prj.(299).cnf
db|Medipix_prj.(299).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_avalon_dma_fifo.v
dd921e8fd6efeb2da0bdd2a2b883ff6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEPTH
32
PARAMETER_SIGNED_DEC
USR
WIDTH
36
PARAMETER_SIGNED_DEC
USR
}
# include_file {
modules|m_eth_igormac|eth_avalon_functions.v
53aa3e3c992d4f7f5bd48223a3fac5
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
dcfifo
# storage
db|Medipix_prj.(300).cnf
db|Medipix_prj.(300).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|dcfifo.tdf
9cf51a8b61337e59952fbdd098b64290
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
36
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
5
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
7
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
dcfifo_lhk1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdusedw
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component
}
# macro_sequence

# end
# entity
dcfifo_lhk1
# storage
db|Medipix_prj.(301).cnf
db|Medipix_prj.(301).cnf
# case_insensitive
# source_file
db|dcfifo_lhk1.tdf
79a59b3c1ad8eadfa6dfda5f1d0525a
7
# used_port {
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdusedw4
-1
3
rdusedw3
-1
3
rdusedw2
-1
3
rdusedw1
-1
3
rdusedw0
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_rgb
# storage
db|Medipix_prj.(302).cnf
db|Medipix_prj.(302).cnf
# case_insensitive
# source_file
db|a_gray2bin_rgb.tdf
bbb175e86ed4ac9e223d7c6a77b1f73b
7
# used_port {
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray1
-1
3
gray0
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_gray2bin_rgb:rdptr_g_gray2bin
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_gray2bin_rgb:rs_dgwp_gray2bin
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_gray2bin_rgb:wrptr_g_gray2bin
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_gray2bin_rgb:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
altsyncram_8c11
# storage
db|Medipix_prj.(303).cnf
db|Medipix_prj.(303).cnf
# case_insensitive
# source_file
db|altsyncram_8c11.tdf
371032a86b746d42aedfb7bb059133d
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|altsyncram_8c11:fifo_ram
}
# macro_sequence

# end
# entity
dffpipe_dd9
# storage
db|Medipix_prj.(304).cnf
db|Medipix_prj.(304).cnf
# case_insensitive
# source_file
db|dffpipe_dd9.tdf
9f7f37ad6c8f5fd4ac07dd8146a618c
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_brp
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_bwp
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_brp
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_lkd
# storage
db|Medipix_prj.(305).cnf
db|Medipix_prj.(305).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_lkd.tdf
e5659815ac9bdc31aadde52249bee8
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_md9
# storage
db|Medipix_prj.(306).cnf
db|Medipix_prj.(306).cnf
# case_insensitive
# source_file
db|dffpipe_md9.tdf
4dfede7a58366acb56ba3ccf6be4df
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7
}
# macro_sequence

# end
# entity
alt_synch_pipe_mkd
# storage
db|Medipix_prj.(307).cnf
db|Medipix_prj.(307).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_mkd.tdf
f2a5884960296d8bc0f5dc7d91c0ab
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_nd9
# storage
db|Medipix_prj.(308).cnf
db|Medipix_prj.(308).cnf
# case_insensitive
# source_file
db|dffpipe_nd9.tdf
ce9a81f91ca13610d4263575bc32f5
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10
}
# macro_sequence

# end
# entity
eth_macstatus
# storage
db|Medipix_prj.(309).cnf
db|Medipix_prj.(309).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_eth_igormac|eth_macstatus.v
6b3b145a4edd16ad799121fb9e65c3d1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Tp
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
modules|m_eth_igormac|timescale.v
4ea964051ad265960acdc2e80c9401e
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
jtag_uart_0_avalon_jtag_slave_arbitrator
# storage
db|Medipix_prj.(310).cnf
db|Medipix_prj.(310).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
jtag_uart_0
# storage
db|Medipix_prj.(311).cnf
db|Medipix_prj.(311).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
jtag_uart_0.v
dfb1facb3993d16fbced36bf78de1a9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
jtag_uart_0_scfifo_w
# storage
db|Medipix_prj.(312).cnf
db|Medipix_prj.(312).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
jtag_uart_0.v
dfb1facb3993d16fbced36bf78de1a9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|Medipix_prj.(313).cnf
db|Medipix_prj.(313).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|scfifo.tdf
7d3c8b52bc633cdcc87622558379b84b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_ar21
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
}
# macro_sequence

# end
# entity
scfifo_ar21
# storage
db|Medipix_prj.(314).cnf
db|Medipix_prj.(314).cnf
# case_insensitive
# source_file
db|scfifo_ar21.tdf
fdc802abd93e5dd642bdefb201fbc
7
# used_port {
wrreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_h131
# storage
db|Medipix_prj.(315).cnf
db|Medipix_prj.(315).cnf
# case_insensitive
# source_file
db|a_dpfifo_h131.tdf
ef8f7e5f9682da5662668863a740a6ce
7
# used_port {
wreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo
}
# macro_sequence

# end
# entity
a_fefifo_7cf
# storage
db|Medipix_prj.(316).cnf
db|Medipix_prj.(316).cnf
# case_insensitive
# source_file
db|a_fefifo_7cf.tdf
a92b113995f8d36d3f718f8ed7d2d35
7
# used_port {
wreq
-1
3
usedw_out5
-1
3
usedw_out4
-1
3
usedw_out3
-1
3
usedw_out2
-1
3
usedw_out1
-1
3
usedw_out0
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state
}
# macro_sequence

# end
# entity
cntr_do7
# storage
db|Medipix_prj.(317).cnf
db|Medipix_prj.(317).cnf
# case_insensitive
# source_file
db|cntr_do7.tdf
9e211dcdc8e0a15fc9f75c7ed8dd4a5
7
# used_port {
updown
-1
3
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
}
# macro_sequence

# end
# entity
dpram_el21
# storage
db|Medipix_prj.(318).cnf
db|Medipix_prj.(318).cnf
# case_insensitive
# source_file
db|dpram_el21.tdf
67f1628d755595eb7d3bc7c89405ce5
7
# used_port {
wren
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_i1m1
# storage
db|Medipix_prj.(319).cnf
db|Medipix_prj.(319).cnf
# case_insensitive
# source_file
db|altsyncram_i1m1.tdf
1e213990cc61c6bca0fe91a829627d5c
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1
}
# macro_sequence

# end
# entity
cntr_1ob
# storage
db|Medipix_prj.(320).cnf
db|Medipix_prj.(320).cnf
# case_insensitive
# source_file
db|cntr_1ob.tdf
c37f124bf4bb1ac2dfa3c3679128c
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr
}
# macro_sequence

# end
# entity
jtag_uart_0_scfifo_r
# storage
db|Medipix_prj.(321).cnf
db|Medipix_prj.(321).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
jtag_uart_0.v
dfb1facb3993d16fbced36bf78de1a9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_jtag_atlantic
# storage
db|Medipix_prj.(322).cnf
db|Medipix_prj.(322).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INSTANCE_ID
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
00001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
DEF
SLD_AUTO_INSTANCE_INDEX
YES
PARAMETER_STRING
USR
LOG2_TXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
LOG2_RXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
RESERVED
0
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
NODE_IR_WIDTH
1
PARAMETER_SIGNED_DEC
DEF
SCAN_LENGTH
11
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
na_gpio_0_avalon_slave_0_arbitrator
# storage
db|Medipix_prj.(323).cnf
db|Medipix_prj.(323).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|na_gpio_0_avalon_slave_0_arbitrator:the_na_gpio_0_avalon_slave_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
na_gpio_0
# storage
db|Medipix_prj.(324).cnf
db|Medipix_prj.(324).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
na_gpio_0.v
86e2c72d3f825ffeca8ffd54cd78bae3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|na_gpio_0:the_na_gpio_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
gpio
# storage
db|Medipix_prj.(325).cnf
db|Medipix_prj.(325).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
modules|m_gpio|hdl|gpio.v
bd69c055cb3f3ac772acd55c74ad56f5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
GPIO_WIDTH
3
PARAMETER_SIGNED_DEC
USR
GPIO_ADDR
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|na_gpio_0:the_na_gpio_0|gpio:na_gpio_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
pio_chip_busy_s1_arbitrator
# storage
db|Medipix_prj.(326).cnf
db|Medipix_prj.(326).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|pio_chip_busy_s1_arbitrator:the_pio_chip_busy_s1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
pio_chip_busy
# storage
db|Medipix_prj.(327).cnf
db|Medipix_prj.(327).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pio_chip_busy.v
93df9a2db176e64acff5b285eb6c7f4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|pio_chip_busy:the_pio_chip_busy
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_s1_arbitrator
# storage
db|Medipix_prj.(328).cnf
db|Medipix_prj.(328).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
rdv_fifo_for_clock_crossing_m1_to_ram_s1_module
# storage
db|Medipix_prj.(329).cnf
db|Medipix_prj.(329).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_reset_clk_125_domain_synch_module
# storage
db|Medipix_prj.(330).cnf
db|Medipix_prj.(330).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_clk_125_domain_synch_module:Medipix_sopc_reset_clk_125_domain_synch
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram
# storage
db|Medipix_prj.(331).cnf
db|Medipix_prj.(331).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram.v
8e4ffa855330e1a96fc61694f4696b50
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_controller_phy
# storage
db|Medipix_prj.(332).cnf
db|Medipix_prj.(332).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_controller_phy.v
c787be6898c23b628f632a82691b7178
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_alt_ddrx_controller_wrapper
# storage
db|Medipix_prj.(333).cnf
db|Medipix_prj.(333).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_alt_ddrx_controller_wrapper.v
b4125f11a310834427f649ffac758b69
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_controller
# storage
db|Medipix_prj.(334).cnf
db|Medipix_prj.(334).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_controller.v
b068eefe5d32e6a4cc2f9c7bd3e1ab77
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_TYPE
DDR2
PARAMETER_STRING
USR
LOCAL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LOCAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
LOCAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_TYPE
AVALON
PARAMETER_STRING
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CKE_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_ODT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_WIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_PER_DIMM
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_PCHADDR_BIT
10
PARAMETER_SIGNED_DEC
DEF
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CTL_LOOK_AHEAD_DEPTH
4
PARAMETER_SIGNED_DEC
USR
CTL_CMD_QUEUE_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CTL_HRB_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_RMW_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_CSR_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_MULTIPLES_40_72
0
PARAMETER_SIGNED_DEC
USR
CTL_CSR_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ODT_ENABLED
1
PARAMETER_SIGNED_DEC
USR
CTL_REGDIMM_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CSR_ADDR_WIDTH
16
PARAMETER_SIGNED_DEC
USR
CSR_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
CTL_OUTPUT_REGD
0
PARAMETER_SIGNED_DEC
USR
CTL_USR_REFRESH
0
PARAMETER_SIGNED_DEC
USR
CTL_DYNAMIC_BANK_ALLOCATION
0
PARAMETER_SIGNED_DEC
USR
CTL_DYNAMIC_BANK_NUM
4
PARAMETER_SIGNED_DEC
USR
MEM_CAS_WR_LAT
5
PARAMETER_SIGNED_DEC
USR
MEM_ADD_LAT
0
PARAMETER_SIGNED_DEC
USR
MEM_TCL
5
PARAMETER_SIGNED_DEC
USR
MEM_TRRD
2
PARAMETER_SIGNED_DEC
USR
MEM_TFAW
7
PARAMETER_SIGNED_DEC
USR
MEM_TRFC
14
PARAMETER_SIGNED_DEC
USR
MEM_TREFI
975
PARAMETER_SIGNED_DEC
USR
MEM_TRCD
2
PARAMETER_SIGNED_DEC
USR
MEM_TRP
2
PARAMETER_SIGNED_DEC
USR
MEM_TWR
2
PARAMETER_SIGNED_DEC
USR
MEM_TWTR
3
PARAMETER_SIGNED_DEC
USR
MEM_TRTP
2
PARAMETER_SIGNED_DEC
USR
MEM_TRAS
5
PARAMETER_SIGNED_DEC
USR
MEM_TRC
8
PARAMETER_SIGNED_DEC
USR
MEM_AUTO_PD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_RD_TO_WR_TURNAROUND_OCT
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_WR_TO_RD_TURNAROUND_OCT
0
PARAMETER_SIGNED_DEC
USR
ENABLE_AUTO_AP_LOGIC
1
PARAMETER_SIGNED_DEC
DEF
CLOSE_PAGE_POLICY
1
PARAMETER_SIGNED_DEC
DEF
ENABLE_BURST_MERGE
0
PARAMETER_SIGNED_DEC
USR
LOW_LATENCY
0
PARAMETER_SIGNED_DEC
USR
MULTICAST_WR_EN
0
PARAMETER_SIGNED_DEC
USR
ADDR_ORDER
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_clock_and_reset
# storage
db|Medipix_prj.(335).cnf
db|Medipix_prj.(335).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_clock_and_reset.v
10eba27ddbc9143545ebb8c18f79175c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTL_RESET_SYNC_STAGES
4
PARAMETER_SIGNED_DEC
USR
CTL_NUM_RESET_OUTPUT
17
PARAMETER_SIGNED_DEC
USR
CTL_HALF_RESET_SYNC_STAGES
4
PARAMETER_SIGNED_DEC
USR
CTL_HALF_NUM_RESET_OUTPUT
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_reset_sync
# storage
db|Medipix_prj.(336).cnf
db|Medipix_prj.(336).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_clock_and_reset.v
10eba27ddbc9143545ebb8c18f79175c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
RESET_SYNC_STAGES
4
PARAMETER_SIGNED_DEC
USR
NUM_RESET_OUTPUT
17
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_reset_sync
# storage
db|Medipix_prj.(337).cnf
db|Medipix_prj.(337).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_clock_and_reset.v
10eba27ddbc9143545ebb8c18f79175c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
RESET_SYNC_STAGES
4
PARAMETER_SIGNED_DEC
USR
NUM_RESET_OUTPUT
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:half_reset_sync_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_input_if
# storage
db|Medipix_prj.(338).cnf
db|Medipix_prj.(338).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_input_if.v
c86a9f27328392ed7421bf43098ae4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_TYPE
DDR2
PARAMETER_STRING
USR
INTERNAL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
INTERNAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
CTL_HRB_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_CSR_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_REGDIMM_ENABLED
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_COL_WIDTH
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_ROW_WIDTH
5
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_BANK_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_CS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
WDATA_BEATS_WIDTH
6
PARAMETER_SIGNED_DEC
USR
LOCAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LOCAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
LOCAL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CTL_LOOK_AHEAD_DEPTH
4
PARAMETER_SIGNED_DEC
USR
CTL_CMD_QUEUE_DEPTH
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEMORY_BURSTLENGTH
4
PARAMETER_SIGNED_DEC
USR
ENABLE_BURST_MERGE
0
PARAMETER_SIGNED_DEC
USR
FAMILY
Stratix
PARAMETER_STRING
DEF
MIN_COL
8
PARAMETER_SIGNED_DEC
USR
MIN_ROW
12
PARAMETER_SIGNED_DEC
USR
MIN_BANK
2
PARAMETER_SIGNED_DEC
USR
MIN_CS
1
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_TYPE
AVALON
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_wdata_fifo
# storage
db|Medipix_prj.(339).cnf
db|Medipix_prj.(339).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_wdata_fifo.v
6b4e5a4ebb6781be13fc0a24137157e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WDATA_BEATS_WIDTH
6
PARAMETER_SIGNED_DEC
USR
LOCAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LOCAL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
FAMILY
Stratix
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|Medipix_prj.(340).cnf
db|Medipix_prj.(340).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|scfifo.tdf
7d3c8b52bc633cdcc87622558379b84b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
36
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
256
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
8
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
240
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_qb61
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
data
-1
3
clock
-1
3
almost_full
-1
3
aclr
-1
3
sclr
-1
1
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo
}
# macro_sequence

# end
# entity
scfifo_qb61
# storage
db|Medipix_prj.(341).cnf
db|Medipix_prj.(341).cnf
# case_insensitive
# source_file
db|scfifo_qb61.tdf
32cdb3d12f5563459d5b465f214df9e3
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
almost_full
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_o231
# storage
db|Medipix_prj.(342).cnf
db|Medipix_prj.(342).cnf
# case_insensitive
# source_file
db|a_dpfifo_o231.tdf
ab1b82c146125560bc71a3f484eac4ee
7
# used_port {
wreq
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_62e1
# storage
db|Medipix_prj.(343).cnf
db|Medipix_prj.(343).cnf
# case_insensitive
# source_file
db|altsyncram_62e1.tdf
c1a629506f0bd2a5db8583a66a42f
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|altsyncram_62e1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_ls8
# storage
db|Medipix_prj.(344).cnf
db|Medipix_prj.(344).cnf
# case_insensitive
# source_file
db|cmpr_ls8.tdf
2abb8b96ca3d24dcff8cb9faa38b081
7
# used_port {
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa7
-1
2
dataa6
-1
2
dataa5
-1
2
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cmpr_ls8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_ls8
# storage
db|Medipix_prj.(345).cnf
db|Medipix_prj.(345).cnf
# case_insensitive
# source_file
db|cmpr_ls8.tdf
2abb8b96ca3d24dcff8cb9faa38b081
7
# used_port {
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab7
-1
1
datab6
-1
1
datab5
-1
1
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab0
-1
1
datab1
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cmpr_ls8:two_comparison
}
# macro_sequence

# end
# entity
cntr_2ob
# storage
db|Medipix_prj.(346).cnf
db|Medipix_prj.(346).cnf
# case_insensitive
# source_file
db|cntr_2ob.tdf
7b263c5384b19f2ccb5224ddcf39e
7
# used_port {
sclr
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_2ob:rd_ptr_msb
}
# macro_sequence

# end
# entity
cntr_fo7
# storage
db|Medipix_prj.(347).cnf
db|Medipix_prj.(347).cnf
# case_insensitive
# source_file
db|cntr_fo7.tdf
5e6f828cb3ade55584d55563d0c1ddf8
7
# used_port {
updown
-1
3
sclr
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_fo7:usedw_counter
}
# macro_sequence

# end
# entity
cntr_3ob
# storage
db|Medipix_prj.(348).cnf
db|Medipix_prj.(348).cnf
# case_insensitive
# source_file
db|cntr_3ob.tdf
8c75b9e05ba35111fb445e14d04916b5
7
# used_port {
sclr
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_3ob:wr_ptr
}
# macro_sequence

# end
# entity
alt_ddrx_cmd_gen
# storage
db|Medipix_prj.(349).cnf
db|Medipix_prj.(349).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_cmd_gen.v
b3751a70a1ace8780eefa5160a3f32b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CSR_COL_WIDTH
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_ROW_WIDTH
5
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_BANK_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_CS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
LOCAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
INTERNAL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEMORY_BURSTLENGTH
4
PARAMETER_SIGNED_DEC
USR
MIN_COL
8
PARAMETER_SIGNED_DEC
USR
MIN_ROW
12
PARAMETER_SIGNED_DEC
USR
MIN_BANK
2
PARAMETER_SIGNED_DEC
USR
MIN_CS
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_cmd_queue
# storage
db|Medipix_prj.(350).cnf
db|Medipix_prj.(350).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_cmd_queue.v
f1357abf877df8f645d7eeac5269b42
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CSR_COL_WIDTH
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_ROW_WIDTH
5
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_BANK_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_CS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
CTL_CMD_QUEUE_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CTL_LOOK_AHEAD_DEPTH
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
LOCAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
ENABLE_BURST_MERGE
0
PARAMETER_SIGNED_DEC
USR
MIN_COL
8
PARAMETER_SIGNED_DEC
USR
MIN_ROW
12
PARAMETER_SIGNED_DEC
USR
MIN_BANK
2
PARAMETER_SIGNED_DEC
USR
MIN_CS
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_avalon_if
# storage
db|Medipix_prj.(351).cnf
db|Medipix_prj.(351).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_avalon_if.v
81502f8527ecabd7a5ebd29e87798763
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INTERNAL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LOCAL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CTL_HRB_ENABLED
0
PARAMETER_SIGNED_DEC
USR
LOCAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
INTERNAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
LOCAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
INTERNAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_bank_timer_wrapper
# storage
db|Medipix_prj.(352).cnf
db|Medipix_prj.(352).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_bank_timer_wrapper.v
8cb33aa64f4c54e04a53d3bd165e3aab
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_TYPE
DDR2
PARAMETER_STRING
USR
MEMORY_BURSTLENGTH
4
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CLOSE_PAGE_POLICY
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_RD_TO_WR_TURNAROUND_OCT
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_WR_TO_RD_TURNAROUND_OCT
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_WR_TO_RD_DIFF_CHIPS_TURNAROUND_OCT
0
PARAMETER_SIGNED_DEC
USR
CTL_LOOK_AHEAD_DEPTH
4
PARAMETER_SIGNED_DEC
USR
CTL_CMD_QUEUE_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CTL_USR_REFRESH
0
PARAMETER_SIGNED_DEC
USR
CTL_DYNAMIC_BANK_ALLOCATION
0
PARAMETER_SIGNED_DEC
USR
CTL_DYNAMIC_BANK_NUM
4
PARAMETER_SIGNED_DEC
USR
CAS_WR_LAT_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
ADD_LAT_BUS_WIDTH
3
PARAMETER_SIGNED_DEC
USR
TCL_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRRD_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TFAW_BUS_WIDTH
6
PARAMETER_SIGNED_DEC
USR
TRFC_BUS_WIDTH
8
PARAMETER_SIGNED_DEC
USR
TREFI_BUS_WIDTH
13
PARAMETER_SIGNED_DEC
USR
TRCD_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRP_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TWR_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TWTR_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRTP_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRAS_BUS_WIDTH
5
PARAMETER_SIGNED_DEC
USR
TRC_BUS_WIDTH
6
PARAMETER_SIGNED_DEC
USR
AUTO_PD_BUS_WIDTH
16
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_bank_timer
# storage
db|Medipix_prj.(353).cnf
db|Medipix_prj.(353).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_bank_timer.v
d5f766973ea33343ae94486885d619e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_TYPE
DDR2
PARAMETER_STRING
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CLOSE_PAGE_POLICY
1
PARAMETER_SIGNED_DEC
USR
BANK_TIMER_INFO_INPUT_REGD
0
PARAMETER_SIGNED_DEC
USR
BANK_TIMER_COUNTER_OFFSET
4
PARAMETER_SIGNED_DEC
USR
CTL_LOOK_AHEAD_DEPTH
4
PARAMETER_SIGNED_DEC
USR
CTL_CMD_QUEUE_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CTL_USR_REFRESH
0
PARAMETER_SIGNED_DEC
USR
CTL_DYNAMIC_BANK_ALLOCATION
0
PARAMETER_SIGNED_DEC
USR
CTL_DYNAMIC_BANK_NUM
4
PARAMETER_SIGNED_DEC
USR
BURST_LENGTH_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TMRD_BUS_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
TMOD_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
SELF_RFSH_EXIT_CYCLES_BUS_WIDTH
10
PARAMETER_SIGNED_DEC
USR
ACT_TO_RDWR_WIDTH
4
PARAMETER_SIGNED_DEC
USR
ACT_TO_PCH_WIDTH
5
PARAMETER_SIGNED_DEC
USR
ACT_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
RD_TO_RD_WIDTH
3
PARAMETER_SIGNED_DEC
USR
RD_TO_WR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
RD_TO_WR_BC_WIDTH
4
PARAMETER_SIGNED_DEC
USR
RD_TO_PCH_WIDTH
4
PARAMETER_SIGNED_DEC
USR
WR_TO_WR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
WR_TO_RD_WIDTH
5
PARAMETER_SIGNED_DEC
USR
WR_TO_PCH_WIDTH
5
PARAMETER_SIGNED_DEC
USR
RD_AP_TO_ACT_WIDTH
5
PARAMETER_SIGNED_DEC
USR
WR_AP_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
PCH_TO_ACT_WIDTH
4
PARAMETER_SIGNED_DEC
USR
PCH_ALL_TO_VALID_WIDTH
4
PARAMETER_SIGNED_DEC
USR
ARF_TO_VALID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
PDN_TO_VALID_WIDTH
2
PARAMETER_SIGNED_DEC
USR
SRF_TO_VALID_WIDTH
10
PARAMETER_SIGNED_DEC
USR
ARF_PERIOD_WIDTH
13
PARAMETER_SIGNED_DEC
USR
PDN_PERIOD_WIDTH
16
PARAMETER_SIGNED_DEC
USR
ACT_TO_ACT_DIFF_BANK_WIDTH
4
PARAMETER_SIGNED_DEC
USR
FOUR_ACT_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_bank_timer_info
# storage
db|Medipix_prj.(354).cnf
db|Medipix_prj.(354).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_bank_timer_info.v
ab58807134c56aba53ba38d3e39f9d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ACT_TO_RDWR_WIDTH
4
PARAMETER_SIGNED_DEC
USR
ACT_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
ACT_TO_PCH_WIDTH
5
PARAMETER_SIGNED_DEC
USR
RD_TO_PCH_WIDTH
4
PARAMETER_SIGNED_DEC
USR
WR_TO_PCH_WIDTH
5
PARAMETER_SIGNED_DEC
USR
RD_AP_TO_ACT_WIDTH
5
PARAMETER_SIGNED_DEC
USR
WR_AP_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
PCH_TO_ACT_WIDTH
4
PARAMETER_SIGNED_DEC
USR
BANK_TIMER_COUNTER_OFFSET
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CLOSE_PAGE_POLICY
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_rank_monitor
# storage
db|Medipix_prj.(355).cnf
db|Medipix_prj.(355).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_rank_monitor.v
f49a3dcce5d3074a7e65090905897dd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_TYPE
DDR2
PARAMETER_STRING
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
BANK_TIMER_INFO_INPUT_REGD
0
PARAMETER_SIGNED_DEC
USR
BANK_TIMER_COUNTER_OFFSET
4
PARAMETER_SIGNED_DEC
USR
CTL_LOOK_AHEAD_DEPTH
4
PARAMETER_SIGNED_DEC
USR
CTL_CMD_QUEUE_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CTL_USR_REFRESH
0
PARAMETER_SIGNED_DEC
USR
BURST_LENGTH_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TMRD_BUS_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
TMOD_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
SELF_RFSH_EXIT_CYCLES_BUS_WIDTH
10
PARAMETER_SIGNED_DEC
USR
ACT_TO_RDWR_WIDTH
4
PARAMETER_SIGNED_DEC
USR
ACT_TO_PCH_WIDTH
5
PARAMETER_SIGNED_DEC
USR
ACT_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
RD_TO_RD_WIDTH
3
PARAMETER_SIGNED_DEC
USR
RD_TO_WR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
RD_TO_WR_BC_WIDTH
4
PARAMETER_SIGNED_DEC
USR
RD_TO_PCH_WIDTH
4
PARAMETER_SIGNED_DEC
USR
WR_TO_WR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
WR_TO_RD_WIDTH
5
PARAMETER_SIGNED_DEC
USR
WR_TO_PCH_WIDTH
5
PARAMETER_SIGNED_DEC
USR
RD_AP_TO_ACT_WIDTH
5
PARAMETER_SIGNED_DEC
USR
WR_AP_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
PCH_TO_ACT_WIDTH
4
PARAMETER_SIGNED_DEC
USR
PCH_ALL_TO_VALID_WIDTH
4
PARAMETER_SIGNED_DEC
USR
ARF_TO_VALID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
PDN_TO_VALID_WIDTH
2
PARAMETER_SIGNED_DEC
USR
SRF_TO_VALID_WIDTH
10
PARAMETER_SIGNED_DEC
USR
ARF_PERIOD_WIDTH
13
PARAMETER_SIGNED_DEC
USR
PDN_PERIOD_WIDTH
16
PARAMETER_SIGNED_DEC
USR
ACT_TO_ACT_DIFF_BANK_WIDTH
4
PARAMETER_SIGNED_DEC
USR
FOUR_ACT_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_cache
# storage
db|Medipix_prj.(356).cnf
db|Medipix_prj.(356).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_cache.v
9621ff47a4b48dbd83511e6289342b7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_TYPE
DDR2
PARAMETER_STRING
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CLOSE_PAGE_POLICY
1
PARAMETER_SIGNED_DEC
USR
CTL_LOOK_AHEAD_DEPTH
4
PARAMETER_SIGNED_DEC
USR
CTL_CMD_QUEUE_DEPTH
8
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_cache:cache_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_bypass
# storage
db|Medipix_prj.(357).cnf
db|Medipix_prj.(357).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_bypass.v
2b10a7f480f2c8b323a6117d3236c637
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CLOSE_PAGE_POLICY
1
PARAMETER_SIGNED_DEC
USR
CTL_LOOK_AHEAD_DEPTH
4
PARAMETER_SIGNED_DEC
USR
CTL_CMD_QUEUE_DEPTH
8
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_timing_param
# storage
db|Medipix_prj.(358).cnf
db|Medipix_prj.(358).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_timing_param.v
fac22c9752a2f3bc5f07816ced16379
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_RD_TO_WR_TURNAROUND_OCT
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_WR_TO_RD_TURNAROUND_OCT
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_WR_TO_RD_DIFF_CHIPS_TURNAROUND_OCT
0
PARAMETER_SIGNED_DEC
USR
MEM_TYPE
DDR2
PARAMETER_STRING
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEMORY_BURSTLENGTH
4
PARAMETER_SIGNED_DEC
USR
CAS_WR_LAT_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
ADD_LAT_BUS_WIDTH
3
PARAMETER_SIGNED_DEC
USR
TCL_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRRD_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TFAW_BUS_WIDTH
6
PARAMETER_SIGNED_DEC
USR
TRFC_BUS_WIDTH
8
PARAMETER_SIGNED_DEC
USR
TREFI_BUS_WIDTH
13
PARAMETER_SIGNED_DEC
USR
TRCD_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRP_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TWR_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TWTR_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRTP_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRAS_BUS_WIDTH
5
PARAMETER_SIGNED_DEC
USR
TRC_BUS_WIDTH
6
PARAMETER_SIGNED_DEC
USR
AUTO_PD_BUS_WIDTH
16
PARAMETER_SIGNED_DEC
USR
BURST_LENGTH_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
SELF_RFSH_EXIT_CYCLES_BUS_WIDTH
10
PARAMETER_SIGNED_DEC
USR
ACT_TO_RDWR_WIDTH
4
PARAMETER_SIGNED_DEC
USR
ACT_TO_PCH_WIDTH
5
PARAMETER_SIGNED_DEC
USR
ACT_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
RD_TO_RD_WIDTH
3
PARAMETER_SIGNED_DEC
USR
RD_TO_WR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
RD_TO_WR_BC_WIDTH
4
PARAMETER_SIGNED_DEC
USR
RD_TO_PCH_WIDTH
4
PARAMETER_SIGNED_DEC
USR
WR_TO_WR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
WR_TO_RD_WIDTH
5
PARAMETER_SIGNED_DEC
USR
WR_TO_PCH_WIDTH
5
PARAMETER_SIGNED_DEC
USR
RD_AP_TO_ACT_WIDTH
5
PARAMETER_SIGNED_DEC
USR
WR_AP_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
PCH_TO_ACT_WIDTH
4
PARAMETER_SIGNED_DEC
USR
PCH_ALL_TO_VALID_WIDTH
4
PARAMETER_SIGNED_DEC
USR
ARF_TO_VALID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
PDN_TO_VALID_WIDTH
2
PARAMETER_SIGNED_DEC
USR
SRF_TO_VALID_WIDTH
10
PARAMETER_SIGNED_DEC
USR
ARF_PERIOD_WIDTH
13
PARAMETER_SIGNED_DEC
USR
PDN_PERIOD_WIDTH
16
PARAMETER_SIGNED_DEC
USR
ACT_TO_ACT_DIFF_BANK_WIDTH
4
PARAMETER_SIGNED_DEC
USR
FOUR_ACT_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_state_machine
# storage
db|Medipix_prj.(359).cnf
db|Medipix_prj.(359).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_state_machine.v
763d6d39461b92f6f9c2f1941b8f8ec
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTL_LOOK_AHEAD_DEPTH
4
PARAMETER_SIGNED_DEC
USR
WDATA_BEATS_WIDTH
6
PARAMETER_SIGNED_DEC
USR
MEM_TYPE
DDR2
PARAMETER_STRING
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEMORY_BURSTLENGTH
4
PARAMETER_SIGNED_DEC
USR
CTL_CSR_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_REGDIMM_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_USR_REFRESH
0
PARAMETER_SIGNED_DEC
USR
ENABLE_AUTO_AP_LOGIC
1
PARAMETER_SIGNED_DEC
USR
CLOSE_PAGE_POLICY
1
PARAMETER_SIGNED_DEC
USR
LOW_LATENCY
0
PARAMETER_SIGNED_DEC
USR
MULTICAST_WR_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_CS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_BANK_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_ROW_WIDTH
5
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_COL_WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_addr_cmd
# storage
db|Medipix_prj.(360).cnf
db|Medipix_prj.(360).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_addr_cmd.v
17a031cae4fe4cd6ac5c44f3e25f447e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CKE_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_TYPE
DDR2
PARAMETER_STRING
USR
MEM_IF_PCHADDR_BIT
10
PARAMETER_SIGNED_DEC
USR
CTL_OUTPUT_REGD
0
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_addr_cmd:addr_cmd_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_afi_block
# storage
db|Medipix_prj.(361).cnf
db|Medipix_prj.(361).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_afi_block.v
c0e44ce5c556aae440f4286d7ec612c3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_WIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
CTL_ECC_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_OUTPUT_REGD
0
PARAMETER_SIGNED_DEC
USR
STATEMACHINE_TYPE
TWO_CK
PARAMETER_STRING
DEF
WLAT_BUS_WIDTH
5
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_odt_gen
# storage
db|Medipix_prj.(362).cnf
db|Medipix_prj.(362).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_odt_gen.v
d61b9d7cb4a36639b3277e49ef93938
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_TYPE
DDR2
PARAMETER_STRING
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_ODT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CTL_ODT_ENABLED
1
PARAMETER_SIGNED_DEC
USR
CTL_OUTPUT_REGD
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_PER_DIMM
1
PARAMETER_SIGNED_DEC
USR
MEMORY_BURSTLENGTH
4
PARAMETER_SIGNED_DEC
USR
ADD_LAT_BUS_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CAS_WR_LAT_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CTL_REGDIMM_ENABLED
0
PARAMETER_SIGNED_DEC
USR
TCL_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_ddr2_odt_gen
# storage
db|Medipix_prj.(363).cnf
db|Medipix_prj.(363).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_ddr2_odt_gen.v
c1ee7bedf58f7ed348ca98a9529557
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEMORY_BURSTLENGTH
4
PARAMETER_SIGNED_DEC
USR
ADD_LAT_BUS_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CTL_OUTPUT_REGD
0
PARAMETER_SIGNED_DEC
USR
TCL_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_ecc
# storage
db|Medipix_prj.(364).cnf
db|Medipix_prj.(364).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_ecc.v
800595c46288141ab682b2dae9cc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
LOCAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CTL_ECC_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_RMW_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_CSR_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_MULTIPLES_40_72
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_RDATA_PATH_REGD
0
PARAMETER_SIGNED_DEC
DEF
FAMILY
Stratix
PARAMETER_STRING
DEF
MEMORY_BURSTLENGTH
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_WIDTH
16
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_ecc:ecc_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_ddrx_csr
# storage
db|Medipix_prj.(365).cnf
db|Medipix_prj.(365).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_ddrx_csr.v
ba4fd9ea111385981fcaf0b17453837
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CTL_CSR_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_CSR_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CSR_ADDR_WIDTH
16
PARAMETER_SIGNED_DEC
USR
CSR_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CHIP_BITS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CTL_ECC_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_RMW_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_REGDIMM_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CAS_WR_LAT_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
ADD_LAT_BUS_WIDTH
3
PARAMETER_SIGNED_DEC
USR
TCL_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRRD_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TFAW_BUS_WIDTH
6
PARAMETER_SIGNED_DEC
USR
TRFC_BUS_WIDTH
8
PARAMETER_SIGNED_DEC
USR
TREFI_BUS_WIDTH
13
PARAMETER_SIGNED_DEC
USR
TRCD_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRP_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TWR_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TWTR_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRTP_BUS_WIDTH
4
PARAMETER_SIGNED_DEC
USR
TRAS_BUS_WIDTH
5
PARAMETER_SIGNED_DEC
USR
TRC_BUS_WIDTH
6
PARAMETER_SIGNED_DEC
USR
AUTO_PD_BUS_WIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_CAS_WR_LAT
5
PARAMETER_SIGNED_DEC
USR
MEM_ADD_LAT
0
PARAMETER_SIGNED_DEC
USR
MEM_TCL
5
PARAMETER_SIGNED_DEC
USR
MEM_TRRD
2
PARAMETER_SIGNED_DEC
USR
MEM_TFAW
7
PARAMETER_SIGNED_DEC
USR
MEM_TRFC
14
PARAMETER_SIGNED_DEC
USR
MEM_TREFI
975
PARAMETER_SIGNED_DEC
USR
MEM_TRCD
2
PARAMETER_SIGNED_DEC
USR
MEM_TRP
2
PARAMETER_SIGNED_DEC
USR
MEM_TWR
2
PARAMETER_SIGNED_DEC
USR
MEM_TWTR
3
PARAMETER_SIGNED_DEC
USR
MEM_TRTP
2
PARAMETER_SIGNED_DEC
USR
MEM_TRAS
5
PARAMETER_SIGNED_DEC
USR
MEM_TRC
8
PARAMETER_SIGNED_DEC
USR
MEM_AUTO_PD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
ADDR_ORDER
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_COL_WIDTH
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_ROW_WIDTH
5
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_BANK_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CSR_CS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_csr:csr_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_phy
# storage
db|Medipix_prj.(366).cnf
db|Medipix_prj.(366).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy.v
4a37d59a42a9aa1ec3d6f15558ab237
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_phy_alt_mem_phy
# storage
db|Medipix_prj.(367).cnf
db|Medipix_prj.(367).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone IV E
PARAMETER_STRING
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
LEVELLING
0
PARAMETER_SIGNED_DEC
DEF
SPEED_GRADE
C6
PARAMETER_STRING
DEF
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_DELAY_CTL_WIDTH
6
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
DQS_PHASE_SETTING
2
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_OCT_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
8000
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS_STR
8000 ps
PARAMETER_STRING
USR
MEM_IF_MR_0
594
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_1
1092
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_2
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_3
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_PRESET_RLAT
0
PARAMETER_SIGNED_DEC
DEF
PLL_STEPS_PER_CYCLE
80
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
REDUCE_SIM_TIME
0
PARAMETER_SIGNED_DEC
DEF
CAPABILITIES
0
PARAMETER_SIGNED_DEC
DEF
TINIT_TCK
40000
PARAMETER_SIGNED_DEC
DEF
TINIT_RST
100000
PARAMETER_SIGNED_DEC
DEF
DBG_A_WIDTH
13
PARAMETER_SIGNED_DEC
DEF
SEQ_STRING_ID
seq_name
PARAMETER_STRING
DEF
MEM_IF_CS_PER_RANK
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_RANKS_PER_SLOT
1
PARAMETER_SIGNED_DEC
DEF
MEM_IF_RDV_PER_CHIP
0
PARAMETER_SIGNED_DEC
DEF
GENERATE_ADDITIONAL_DBG_RTL
0
PARAMETER_SIGNED_DEC
DEF
CAPTURE_PHASE_OFFSET
0
PARAMETER_SIGNED_DEC
DEF
MEM_IF_ADDR_CMD_PHASE
90
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
MEM_IF_DQSN_EN
0
PARAMETER_SIGNED_DEC
USR
RANK_HAS_ADDR_SWAP
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_phy_alt_mem_phy_dp_io
# storage
db|Medipix_prj.(368).cnf
db|Medipix_prj.(368).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CLK_PS
8000
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_CAPTURE_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_in
# storage
db|Medipix_prj.(369).cnf
db|Medipix_prj.(369).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altddio_in.tdf
cefdc73198ee2636b38aba3ba531364
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
INVERT_INPUT_CLOCKS
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_in_9gd
PARAMETER_UNKNOWN
USR
}
# used_port {
inclock
-1
3
dataout_l
-1
3
dataout_h
-1
3
datain
-1
3
aclr
-1
3
inclocken
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
}
# macro_sequence

# end
# entity
ddio_in_9gd
# storage
db|Medipix_prj.(370).cnf
db|Medipix_prj.(370).cnf
# case_insensitive
# source_file
db|ddio_in_9gd.tdf
a4a2523e8449a5343de8307a598c97
7
# used_port {
inclock
-1
3
dataout_l0
-1
3
dataout_h0
-1
3
datain0
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated
}
# macro_sequence

# end
# entity
ram_phy_alt_mem_phy_read_dp
# storage
db|Medipix_prj.(371).cnf
db|Medipix_prj.(371).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_COUNT_WIDTH
4
PARAMETER_SIGNED_DEC
USR
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
8000
PARAMETER_SIGNED_DEC
USR
FAMILY
Cyclone IV E
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
32
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_PHY_NAME
STRATIXII_DQS
PARAMETER_STRING
DEF
RDP_INITIAL_LAT
5
PARAMETER_SIGNED_DEC
USR
RDP_RESYNC_LAT_CTL_EN
0
PARAMETER_SIGNED_DEC
USR
RESYNC_PIPELINE_DEPTH
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(372).cnf
db|Medipix_prj.(372).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
16
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_ieh1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
data_b
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_ieh1
# storage
db|Medipix_prj.(373).cnf
db|Medipix_prj.(373).cnf
# case_insensitive
# source_file
db|altsyncram_ieh1.tdf
4d9bbb5fe756187e632de774611f64e
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_ieh1:auto_generated
}
# macro_sequence

# end
# entity
ram_phy_alt_mem_phy_write_dp_fr
# storage
db|Medipix_prj.(374).cnf
db|Medipix_prj.(374).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_DRATE
FULL
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
32
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
GENERATE_WRITE_DQS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
NUM_DUPLICATE_REGS
4
PARAMETER_SIGNED_DEC
DEF
DQ_OE_REPS
2
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_phy_alt_mem_phy_addr_cmd
# storage
db|Medipix_prj.(375).cnf
db|Medipix_prj.(375).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_ADDR_CMD_BUS_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc
}
# macro_sequence
ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_ADDR_PERIOD_SEL0ADC_BA_PERIOD_SEL1ADC_CAS_N_PERIOD_SEL2ADC_CKE_PERIOD_SEL3ADC_CS_N_PERIOD_SEL7ADC_ODT_PERIOD_SEL4ADC_RAS_N_PERIOD_SEL5ADC_WE_N_PERIOD_SEL6ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_phy_alt_mem_phy_ac
# storage
db|Medipix_prj.(376).cnf
db|Medipix_prj.(376).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[0].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[1].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[2].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[3].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[4].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[5].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[6].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[7].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[8].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[9].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[10].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[11].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[12].addr_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cas_n_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ras_n_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:we_n_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_out
# storage
db|Medipix_prj.(377).cnf
db|Medipix_prj.(377).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altddio_out.tdf
9b231a343ebae7f140ff3e677de7b127
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
ON
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_nhd
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout
-1
3
datain_l
-1
3
datain_h
-1
3
aset
-1
3
outclocken
-1
2
oe
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin
}
# macro_sequence

# end
# entity
ddio_out_nhd
# storage
db|Medipix_prj.(378).cnf
db|Medipix_prj.(378).cnf
# case_insensitive
# source_file
db|ddio_out_nhd.tdf
3e2e84fa10eabdd2b6151a142eddaca
7
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aset
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
}
# macro_sequence

# end
# entity
ram_phy_alt_mem_phy_ac
# storage
db|Medipix_prj.(379).cnf
db|Medipix_prj.(379).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
0
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[0].ba_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[1].ba_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[2].ba_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cke[0].cke_struct
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_out
# storage
db|Medipix_prj.(380).cnf
db|Medipix_prj.(380).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altddio_out.tdf
9b231a343ebae7f140ff3e677de7b127
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_akd
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout
-1
3
datain_l
-1
3
datain_h
-1
3
aclr
-1
3
outclocken
-1
2
oe
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin
}
# macro_sequence

# end
# entity
ddio_out_akd
# storage
db|Medipix_prj.(381).cnf
db|Medipix_prj.(381).cnf
# case_insensitive
# source_file
db|ddio_out_akd.tdf
23ba94311f6c65a6d6f93ac34cbf3386
7
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
}
# macro_sequence

# end
# entity
ram_phy_alt_mem_phy_seq_wrapper
# storage
db|Medipix_prj.(382).cnf
db|Medipix_prj.(382).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy_seq_wrapper.v
7feb3e37e9dd7856affb5344ef342272
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_phy_alt_mem_phy_seq
# storage
db|Medipix_prj.(383).cnf
db|Medipix_prj.(383).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ram_phy_alt_mem_phy_seq.vhd
7f6a6ac189c7bf25beab75e3faedd7cc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
family
Cyclone IV E
PARAMETER_STRING
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
speed_grade
C8L
PARAMETER_STRING
USR
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_cs_width
1
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_ranks_per_slot
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
resynchronise_avalon_dbg
0
PARAMETER_SIGNED_DEC
USR
av_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
chip_or_dimm
Discrete Device
PARAMETER_STRING
USR
rdimm_config_bits
0000000000000000000000000000000000000000000000000000000000000000
PARAMETER_STRING
USR
nom_dqs_phase_setting
2
PARAMETER_SIGNED_DEC
USR
scan_clk_divide_by
2
PARAMETER_SIGNED_DEC
USR
rdp_addr_width
4
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
80
PARAMETER_SIGNED_DEC
USR
ioe_phases_per_tck
12
PARAMETER_SIGNED_DEC
USR
ioe_delays_per_phs
5
PARAMETER_SIGNED_DEC
USR
mem_if_clk_ps
8000
PARAMETER_SIGNED_DEC
USR
write_deskew_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_range
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_1st
594
PARAMETER_SIGNED_DEC
USR
phy_def_mr_2nd
1092
PARAMETER_SIGNED_DEC
USR
phy_def_mr_3rd
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_4th
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture_en
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
single_dqs_delay_control_code
0
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
oct_lat_width
5
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
force_hc
0
PARAMETER_SIGNED_DEC
USR
capabilities
2048
PARAMETER_SIGNED_DEC
USR
tinit_tck
25000
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
generate_tracking_phase_store
0
PARAMETER_SIGNED_DEC
USR
ip_buildnum
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
ram_phy_alt_mem_phy_admin
# storage
db|Medipix_prj.(384).cnf
db|Medipix_prj.(384).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ram_phy_alt_mem_phy_seq.vhd
7f6a6ac189c7bf25beab75e3faedd7cc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_row
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
non_op_eval_md
PIN_FINDER
PARAMETER_STRING
USR
mem_if_clk_ps
8000
PARAMETER_SIGNED_DEC
USR
tinit_tck
25000
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(non_op_eval_md)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_ac_swapped_ranks)
0 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_ac)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
ram_phy_alt_mem_phy_dgrb
# storage
db|Medipix_prj.(385).cnf
db|Medipix_prj.(385).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ram_phy_alt_mem_phy_seq.vhd
7f6a6ac189c7bf25beab75e3faedd7cc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture
0
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
80
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_phase
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_size
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(seq_pll_select)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_resync_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_measure_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(dgrb_ac)
0 to 0
PARAMETER_STRING
USR
 constraint(seq_poa_lat_dec_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_poa_lat_inc_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(rdata_valid)
0 downto 0
PARAMETER_STRING
USR
 constraint(rdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(doing_rd)
1 downto 0
PARAMETER_STRING
USR
 constraint(rd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(wd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
ram_phy_alt_mem_phy_dgwb
# storage
db|Medipix_prj.(386).cnf
db|Medipix_prj.(386).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ram_phy_alt_mem_phy_seq.vhd
7f6a6ac189c7bf25beab75e3faedd7cc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(dgwb_dqs_burst)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata_valid)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dm)
3 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_ac)
0 to 0
PARAMETER_STRING
USR
 constraint(bypassed_rdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
ram_phy_alt_mem_phy_ctrl
# storage
db|Medipix_prj.(387).cnf
db|Medipix_prj.(387).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ram_phy_alt_mem_phy_seq.vhd
7f6a6ac189c7bf25beab75e3faedd7cc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dll_lock_count
1280
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
iram_addressing
A(D"0",D"8",D"77",D"7")
PARAMETER_ARRAY
USR
mem_if_clk_ps
8000
PARAMETER_SIGNED_DEC
USR
tracking_interval_in_ms
128
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
ack_severity
warning
PARAMETER_ENUM
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(int_ac_nt)
0 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
ram_phy_alt_mem_phy_rdata_valid
# storage
db|Medipix_prj.(388).cnf
db|Medipix_prj.(388).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone IV E
PARAMETER_STRING
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_AWIDTH
5
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_INITIAL_LAT
23
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|Medipix_prj.(389).cnf
db|Medipix_prj.(389).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_2oi1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_2oi1
# storage
db|Medipix_prj.(390).cnf
db|Medipix_prj.(390).cnf
# case_insensitive
# source_file
db|altsyncram_2oi1.tdf
392eaaf2fa28c0d5886ea01c41cc143e
7
# used_port {
wren_a
-1
3
q_b0
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_2oi1:auto_generated
}
# macro_sequence

# end
# entity
ram_phy_alt_mem_phy_clk_reset
# storage
db|Medipix_prj.(391).cnf
db|Medipix_prj.(391).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AC_PHASE
90
PARAMETER_SIGNED_DEC
USR
CLOCK_INDEX_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CAPTURE_MIMIC_PATH
0
PARAMETER_SIGNED_DEC
USR
DDR_MIMIC_PATH_EN
1
PARAMETER_SIGNED_DEC
USR
DEDICATED_MEMORY_CLK_EN
0
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_CLK_PS
8000
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
8000
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MIF_FILENAME
PLL.MIF
PARAMETER_STRING
USR
PLL_EXPORT_IMPORT
NONE
PARAMETER_STRING
USR
PLL_REF_CLK_PS
8000
PARAMETER_SIGNED_DEC
USR
PLL_TYPE
ENHANCED
PARAMETER_STRING
USR
SPEED_GRADE
C6
PARAMETER_STRING
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
USE_MEM_CLK_FOR_ADDR_CMD_CLK
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk
}
# macro_sequence
CLK_PLL_RECONFIG_FSM_WIDTH3CLK_PLL_RECONFIG_FSM_WIDTH3ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_phy_alt_mem_phy_pll
# storage
db|Medipix_prj.(392).cnf
db|Medipix_prj.(392).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy_pll.v
7751dab5cd0d97b6ea076f4f1f3403e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altpll
# storage
db|Medipix_prj.(393).cnf
db|Medipix_prj.(393).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altpll.tdf
cbf8352be130f16a6c6b6a631be32d
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK1
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
8000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK3_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK3_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
-2333
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK3_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_86k3
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
MANUAL_PHASE
PARAMETER_UNKNOWN
USR
VCO_PHASE_SHIFT_STEP
100
PARAMETER_SIGNED_DEC
USR
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
3
PARAMETER_SIGNED_DEC
USR
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect
-1
3
locked
-1
3
inclk
-1
3
clk
-1
3
areset
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
scanclkena
-1
2
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component
}
# macro_sequence

# end
# entity
altpll_86k3
# storage
db|Medipix_prj.(394).cnf
db|Medipix_prj.(394).cnf
# case_insensitive
# source_file
db|altpll_86k3.tdf
2b11b1b11b9346deeba17f462d29ef
7
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect2
-1
3
phasecounterselect1
-1
3
phasecounterselect0
-1
3
locked
-1
3
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_4ho
# storage
db|Medipix_prj.(395).cnf
db|Medipix_prj.(395).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_4ho.tdf
b6d7de96eeef547d64e7ad859ee646
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_5ho
# storage
db|Medipix_prj.(396).cnf
db|Medipix_prj.(396).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_5ho.tdf
6dee733904fd06cc4547f20ea3fa583
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_6ho
# storage
db|Medipix_prj.(397).cnf
db|Medipix_prj.(397).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_6ho.tdf
d7962497ce3ab3aaab8e1e398f694145
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5
}
# macro_sequence

# end
# entity
altddio_bidir
# storage
db|Medipix_prj.(398).cnf
db|Medipix_prj.(398).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altddio_bidir.tdf
bf7481a86bef63d3cf1736627d87ffd8
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
IMPLEMENT_INPUT_IN_LCELL
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_bidir_n5h
PARAMETER_UNKNOWN
USR
}
# used_port {
padio
-1
3
outclock
-1
3
inclock
-1
3
dataout_h
-1
3
aclr
-1
3
sset
-1
1
sclr
-1
1
datain_h
-1
1
outclocken
-1
2
oe
-1
2
datain_l
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
}
# macro_sequence

# end
# entity
ddio_bidir_n5h
# storage
db|Medipix_prj.(399).cnf
db|Medipix_prj.(399).cnf
# case_insensitive
# source_file
db|ddio_bidir_n5h.tdf
1ce24358a099d7a42a944b9754b4ab3
7
# used_port {
padio0
-1
3
outclock
-1
3
inclock
-1
3
dataout_h0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated
}
# macro_sequence

# end
# entity
altddio_bidir
# storage
db|Medipix_prj.(400).cnf
db|Medipix_prj.(400).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altddio_bidir.tdf
bf7481a86bef63d3cf1736627d87ffd8
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
IMPLEMENT_INPUT_IN_LCELL
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_bidir_ref
PARAMETER_UNKNOWN
USR
}
# used_port {
padio
-1
3
outclock
-1
3
aclr
-1
3
sset
-1
1
sclr
-1
1
datain_h
-1
1
outclocken
-1
2
oe
-1
2
datain_l
-1
2
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
}
# macro_sequence

# end
# entity
ddio_bidir_ref
# storage
db|Medipix_prj.(401).cnf
db|Medipix_prj.(401).cnf
# case_insensitive
# source_file
db|ddio_bidir_ref.tdf
7e618e9ddfb2b9d80ad323144ada8b2
7
# used_port {
padio0
-1
3
outclock
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated
}
# macro_sequence

# end
# entity
ram_phy_alt_mem_phy_reset_pipe
# storage
db|Medipix_prj.(402).cnf
db|Medipix_prj.(402).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:mem_pipe
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_phy_alt_mem_phy_reset_pipe
# storage
db|Medipix_prj.(403).cnf
db|Medipix_prj.(403).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:write_clk_pipe
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ram_phy_alt_mem_phy_mimic
# storage
db|Medipix_prj.(404).cnf
db|Medipix_prj.(404).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ram_phy_alt_mem_phy.v
f573fdb8f1c65257016a4a936742382
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_MIMIC_SAMPLE_CYCLES
6
PARAMETER_SIGNED_DEC
USR
SHIFT_REG_COUNTER_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
b1ac28cd34d090402779729cfa11f89
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc
}
# macro_sequence
MIMIC_FSM_WIDTH3MIMIC_IDLE3'b000MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_SEND3'b010MIMIC_SEND3'b010MIMIC_SEND13'b011MIMIC_SEND13'b011MIMIC_SEND23'b100MIMIC_SEND23'b100MIMIC_IDLE3'b000MIMIC_IDLE3'b000ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
spi_0_spi_control_port_arbitrator
# storage
db|Medipix_prj.(405).cnf
db|Medipix_prj.(405).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|spi_0_spi_control_port_arbitrator:the_spi_0_spi_control_port
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
spi_0
# storage
db|Medipix_prj.(406).cnf
db|Medipix_prj.(406).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
spi_0.v
6c8290ce9484541b15559fdb8fbeaf4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sys_clk_freq_s1_arbitrator
# storage
db|Medipix_prj.(407).cnf
db|Medipix_prj.(407).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|sys_clk_freq_s1_arbitrator:the_sys_clk_freq_s1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sys_clk_freq
# storage
db|Medipix_prj.(408).cnf
db|Medipix_prj.(408).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sys_clk_freq.v
d55de82b4e977152a78c2e632966b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
tx_table_avalon_slave_0_arbitrator
# storage
db|Medipix_prj.(409).cnf
db|Medipix_prj.(409).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|tx_table_avalon_slave_0_arbitrator:the_tx_table_avalon_slave_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
tx_table
# storage
db|Medipix_prj.(410).cnf
db|Medipix_prj.(410).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
tx_table.vhd
3826cdcbd1e9a459fcc93ce2d89316a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
txtable
# storage
db|Medipix_prj.(411).cnf
db|Medipix_prj.(411).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_txtable|txtable.vhd
2ba355f267cff3673e86b667b9d8a3bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
1 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(info_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(out_data)
7 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
avalon_wrdata
# storage
db|Medipix_prj.(412).cnf
db|Medipix_prj.(412).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_txtable|avalon_wrdata.vhd
117f74c612d3ad18ac79e8ee961d19
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
1 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(adr_wr)
6 downto 0
PARAMETER_STRING
USR
 constraint(data_wr)
31 downto 0
PARAMETER_STRING
USR
 constraint(info)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
IP_ram_txtable
# storage
db|Medipix_prj.(413).cnf
db|Medipix_prj.(413).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_txtable|ip_ram_txtable.vhd
7ff1a10239d9f084407cc03bdea25b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data)
31 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress)
8 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
6 downto 0
PARAMETER_STRING
USR
 constraint(q)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|IP_ram_txtable:b2v_inst1
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
altsyncram
# storage
db|Medipix_prj.(414).cnf
db|Medipix_prj.(414).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
512
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4cn1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|IP_ram_txtable:b2v_inst1|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_4cn1
# storage
db|Medipix_prj.(415).cnf
db|Medipix_prj.(415).cnf
# case_insensitive
# source_file
db|altsyncram_4cn1.tdf
8c3fd42911685324c6ac589a8d546b
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|IP_ram_txtable:b2v_inst1|altsyncram:altsyncram_component|altsyncram_4cn1:auto_generated
}
# macro_sequence

# end
# entity
txdata_tovhdl
# storage
db|Medipix_prj.(416).cnf
db|Medipix_prj.(416).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_txtable|txdata_tovhdl.vhd
c6851bde90d4c8784032a31891964f2f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(out_adr_rd)
8 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
uart_0_s1_arbitrator
# storage
db|Medipix_prj.(417).cnf
db|Medipix_prj.(417).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|uart_0_s1_arbitrator:the_uart_0_s1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
uart_0
# storage
db|Medipix_prj.(418).cnf
db|Medipix_prj.(418).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
uart_0.v
8d9cf21404b2b1777a7792b8edde1f0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
uart_0_tx
# storage
db|Medipix_prj.(419).cnf
db|Medipix_prj.(419).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
uart_0.v
8d9cf21404b2b1777a7792b8edde1f0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
uart_0_rx
# storage
db|Medipix_prj.(420).cnf
db|Medipix_prj.(420).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
uart_0.v
8d9cf21404b2b1777a7792b8edde1f0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
uart_0_rx_stimulus_source
# storage
db|Medipix_prj.(421).cnf
db|Medipix_prj.(421).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
uart_0.v
8d9cf21404b2b1777a7792b8edde1f0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
uart_0_regs
# storage
db|Medipix_prj.(422).cnf
db|Medipix_prj.(422).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
uart_0.v
8d9cf21404b2b1777a7792b8edde1f0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module
# storage
db|Medipix_prj.(423).cnf
db|Medipix_prj.(423).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module
# storage
db|Medipix_prj.(424).cnf
db|Medipix_prj.(424).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
medipix_sopc.v
327d4bbf9a5c2aa3b13484da618f97e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sld_signaltap
# storage
db|Medipix_prj.(425).cnf
db|Medipix_prj.(425).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_signaltap.vhd
74ae30c995f722b44e1f17ac13b6101
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_type
sld_signaltap
PARAMETER_STRING
DEF
sld_node_info
805334531
PARAMETER_UNKNOWN
USR
SLD_IP_VERSION
6
PARAMETER_SIGNED_DEC
DEF
SLD_IP_MINOR_VERSION
0
PARAMETER_SIGNED_DEC
DEF
SLD_COMMON_IP_VERSION
0
PARAMETER_SIGNED_DEC
DEF
sld_data_bits
47
PARAMETER_UNKNOWN
USR
sld_trigger_bits
47
PARAMETER_UNKNOWN
USR
SLD_NODE_CRC_BITS
32
PARAMETER_SIGNED_DEC
DEF
sld_node_crc_hiword
58629
PARAMETER_UNKNOWN
USR
sld_node_crc_loword
18443
PARAMETER_UNKNOWN
USR
SLD_INCREMENTAL_ROUTING
0
PARAMETER_SIGNED_DEC
DEF
sld_sample_depth
2048
PARAMETER_UNKNOWN
USR
sld_segment_size
2048
PARAMETER_UNKNOWN
USR
SLD_RAM_BLOCK_TYPE
AUTO
PARAMETER_STRING
DEF
sld_state_bits
11
PARAMETER_UNKNOWN
USR
sld_buffer_full_stop
1
PARAMETER_UNKNOWN
USR
SLD_MEM_ADDRESS_BITS
7
PARAMETER_SIGNED_DEC
DEF
SLD_DATA_BIT_CNTR_BITS
4
PARAMETER_SIGNED_DEC
DEF
sld_trigger_level
1
PARAMETER_UNKNOWN
USR
sld_trigger_in_enabled
0
PARAMETER_UNKNOWN
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_UNKNOWN
USR
sld_trigger_level_pipeline
1
PARAMETER_UNKNOWN
USR
sld_enable_advanced_trigger
0
PARAMETER_UNKNOWN
USR
SLD_ADVANCED_TRIGGER_1
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_2
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_3
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_4
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_5
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_6
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_7
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_8
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_9
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_10
NONE
PARAMETER_STRING
DEF
sld_inversion_mask_length
166
PARAMETER_UNKNOWN
USR
sld_inversion_mask
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
PARAMETER_UNKNOWN
USR
sld_power_up_trigger
0
PARAMETER_UNKNOWN
USR
SLD_STATE_FLOW_MGR_ENTITY
state_flow_mgr_entity.vhd
PARAMETER_STRING
DEF
sld_state_flow_use_generated
0
PARAMETER_UNKNOWN
USR
sld_current_resource_width
1
PARAMETER_UNKNOWN
USR
sld_attribute_mem_mode
OFF
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_BITS
1
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_GAP_RECORD
0
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_MODE
OFF
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION
0
PARAMETER_SIGNED_DEC
DEF
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY
basic
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_PIPELINE
0
PARAMETER_SIGNED_DEC
DEF
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_signaltap_impl
# storage
db|Medipix_prj.(426).cnf
db|Medipix_prj.(426).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_signaltap.vhd
74ae30c995f722b44e1f17ac13b6101
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_ip_version
6
PARAMETER_SIGNED_DEC
USR
sld_ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
sld_common_ip_version
0
PARAMETER_SIGNED_DEC
USR
sld_data_bits
47
PARAMETER_SIGNED_DEC
USR
sld_trigger_bits
47
PARAMETER_SIGNED_DEC
USR
sld_node_crc_bits
32
PARAMETER_SIGNED_DEC
USR
sld_node_crc_hiword
58629
PARAMETER_SIGNED_DEC
USR
sld_node_crc_loword
18443
PARAMETER_SIGNED_DEC
USR
sld_incremental_routing
0
PARAMETER_SIGNED_DEC
USR
sld_sample_depth
2048
PARAMETER_SIGNED_DEC
USR
sld_segment_size
2048
PARAMETER_SIGNED_DEC
USR
sld_ram_block_type
AUTO
PARAMETER_STRING
USR
sld_state_bits
11
PARAMETER_SIGNED_DEC
USR
sld_buffer_full_stop
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_level
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
sld_trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
sld_enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_1
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_2
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_3
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_4
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_5
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_6
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_7
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_8
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_9
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_10
NONE
PARAMETER_STRING
USR
sld_inversion_mask_length
166
PARAMETER_SIGNED_DEC
USR
sld_inversion_mask
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
USR
sld_power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
sld_state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
sld_current_resource_width
1
PARAMETER_SIGNED_DEC
USR
sld_attribute_mem_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_bits
1
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_gap_record
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
sld_storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(sld_ram_block_type)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_1)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_2)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_3)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_4)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_5)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_6)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_7)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_8)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_9)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_10)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_inversion_mask)
0 to 165
PARAMETER_STRING
USR
 constraint(sld_state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(sld_attribute_mem_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_data_in)
46 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
46 downto 0
PARAMETER_STRING
USR
 constraint(acq_storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(crc)
31 downto 0
PARAMETER_STRING
USR
 constraint(ir_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(ir_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(acq_data_out)
46 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_out)
46 downto 0
PARAMETER_STRING
USR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_ela_control
# storage
db|Medipix_prj.(427).cnf
db|Medipix_prj.(427).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_ela_control.vhd
908ac5df11e6db1ed34b7ce4a508553
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_input_width
47
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
mem_address_bits
11
PARAMETER_SIGNED_DEC
USR
sample_depth
2048
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
segment_size_bits
11
PARAMETER_SIGNED_DEC
USR
state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
current_resource_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(inversion_mask)
165 downto 165
PARAMETER_STRING
USR
 constraint(state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
46 downto 0
PARAMETER_STRING
USR
 constraint(storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
10 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
 constraint(trigger_out_mode)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_resource_value)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|Medipix_prj.(428).cnf
db|Medipix_prj.(428).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_shiftreg.tdf
b689d92aa93bac89d371ecf75cc30c7
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
sld_ela_basic_multi_level_trigger
# storage
db|Medipix_prj.(429).cnf
db|Medipix_prj.(429).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_ela_control.vhd
908ac5df11e6db1ed34b7ce4a508553
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
data_bits
47
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
46 downto 0
PARAMETER_STRING
USR
 constraint(trigger_level_match_out)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|Medipix_prj.(430).cnf
db|Medipix_prj.(430).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_shiftreg.tdf
b689d92aa93bac89d371ecf75cc30c7
7
# user_parameter {
LPM_WIDTH
141
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q99
-1
3
Q98
-1
3
Q97
-1
3
Q96
-1
3
Q95
-1
3
Q94
-1
3
Q93
-1
3
Q92
-1
3
Q91
-1
3
Q90
-1
3
Q9
-1
3
Q89
-1
3
Q88
-1
3
Q87
-1
3
Q86
-1
3
Q85
-1
3
Q84
-1
3
Q83
-1
3
Q82
-1
3
Q81
-1
3
Q80
-1
3
Q8
-1
3
Q79
-1
3
Q78
-1
3
Q77
-1
3
Q76
-1
3
Q75
-1
3
Q74
-1
3
Q73
-1
3
Q72
-1
3
Q71
-1
3
Q70
-1
3
Q7
-1
3
Q69
-1
3
Q68
-1
3
Q67
-1
3
Q66
-1
3
Q65
-1
3
Q64
-1
3
Q63
-1
3
Q62
-1
3
Q61
-1
3
Q60
-1
3
Q6
-1
3
Q59
-1
3
Q58
-1
3
Q57
-1
3
Q56
-1
3
Q55
-1
3
Q54
-1
3
Q53
-1
3
Q52
-1
3
Q51
-1
3
Q50
-1
3
Q5
-1
3
Q49
-1
3
Q48
-1
3
Q47
-1
3
Q46
-1
3
Q45
-1
3
Q44
-1
3
Q43
-1
3
Q42
-1
3
Q41
-1
3
Q40
-1
3
Q4
-1
3
Q39
-1
3
Q38
-1
3
Q37
-1
3
Q36
-1
3
Q35
-1
3
Q34
-1
3
Q33
-1
3
Q32
-1
3
Q31
-1
3
Q30
-1
3
Q3
-1
3
Q29
-1
3
Q28
-1
3
Q27
-1
3
Q26
-1
3
Q25
-1
3
Q24
-1
3
Q23
-1
3
Q22
-1
3
Q21
-1
3
Q20
-1
3
Q2
-1
3
Q19
-1
3
Q18
-1
3
Q17
-1
3
Q16
-1
3
Q15
-1
3
Q140
-1
3
Q14
-1
3
Q139
-1
3
Q138
-1
3
Q137
-1
3
Q136
-1
3
Q135
-1
3
Q134
-1
3
Q133
-1
3
Q132
-1
3
Q131
-1
3
Q130
-1
3
Q13
-1
3
Q129
-1
3
Q128
-1
3
Q127
-1
3
Q126
-1
3
Q125
-1
3
Q124
-1
3
Q123
-1
3
Q122
-1
3
Q121
-1
3
Q120
-1
3
Q12
-1
3
Q119
-1
3
Q118
-1
3
Q117
-1
3
Q116
-1
3
Q115
-1
3
Q114
-1
3
Q113
-1
3
Q112
-1
3
Q111
-1
3
Q110
-1
3
Q11
-1
3
Q109
-1
3
Q108
-1
3
Q107
-1
3
Q106
-1
3
Q105
-1
3
Q104
-1
3
Q103
-1
3
Q102
-1
3
Q101
-1
3
Q100
-1
3
Q10
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
sld_mbpmg
# storage
db|Medipix_prj.(431).cnf
db|Medipix_prj.(431).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_mbpmg.vhd
ecaeee16919b85a2bc3a07978545f7c
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
data_bits
47
PARAMETER_SIGNED_DEC
USR
pattern_bits
3
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
sync_enabled
1
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
 constraint(data_in)
46 downto 0
PARAMETER_STRING
USR
 constraint(pattern_in)
140 downto 0
PARAMETER_STRING
USR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_sbpmg
# storage
db|Medipix_prj.(432).cnf
db|Medipix_prj.(432).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_mbpmg.vhd
ecaeee16919b85a2bc3a07978545f7c
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_ela_trigger_flow_mgr
# storage
db|Medipix_prj.(433).cnf
db|Medipix_prj.(433).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_ela_trigger_flow_mgr.vhd
54b4e96651b97ec28a57c8b6d87fce
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
segment_size_bits
11
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(condition_met)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
10 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|Medipix_prj.(434).cnf
db|Medipix_prj.(434).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_shiftreg.tdf
b689d92aa93bac89d371ecf75cc30c7
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
sld_buffer_manager
# storage
db|Medipix_prj.(435).cnf
db|Medipix_prj.(435).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_buffer_manager.vhd
fecc2797e0deea749c7b83fd5d93f7c2
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
address_bits
11
PARAMETER_SIGNED_DEC
USR
segment_size_bits
11
PARAMETER_SIGNED_DEC
USR
num_segments_bits
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(address)
10 downto 0
PARAMETER_STRING
USR
 constraint(post_count)
10 downto 0
PARAMETER_STRING
USR
 constraint(current_segment)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_offset)
10 downto 0
PARAMETER_STRING
USR
 constraint(last_trigger_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
10 downto 0
PARAMETER_STRING
USR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|Medipix_prj.(436).cnf
db|Medipix_prj.(436).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_shiftreg.tdf
b689d92aa93bac89d371ecf75cc30c7
7
# user_parameter {
LPM_WIDTH
11
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q9
-1
3
Q8
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q10
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Medipix_prj.(437).cnf
db|Medipix_prj.(437).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altsyncram.tdf
2214ab20c0942a8ca3f5b049ef70cc3b
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
47
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
0
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
47
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
0
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_5a04
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram_5a04
# storage
db|Medipix_prj.(438).cnf
db|Medipix_prj.(438).cnf
# case_insensitive
# source_file
db|altsyncram_5a04.tdf
e7a26d58e967361022a111ab32817347
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altdpram
# storage
db|Medipix_prj.(439).cnf
db|Medipix_prj.(439).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altdpram.tdf
52b0bdeff93b536439389e211f5c8562
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH
23
PARAMETER_SIGNED_DEC
USR
WIDTHAD
1
PARAMETER_SIGNED_DEC
USR
NUMWORDS
0
PARAMETER_SIGNED_DEC
USR
FILE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INDATA_REG
INCLOCK
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRADDRESS_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRCONTROL_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Stratix
PARAMETER_UNKNOWN
DEF
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
BYTE_SIZE
0
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA
1
PARAMETER_SIGNED_DEC
USR
DISABLE_LE_RAM_LIMIT_CHECK
on
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
wren
-1
3
wraddress0
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclocken
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|Medipix_prj.(440).cnf
db|Medipix_prj.(440).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_mux.tdf
7814525294916630b641d15cf5d11
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
23
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_rsc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_22
-1
3
data1_21
-1
3
data1_20
-1
3
data1_2
-1
3
data1_19
-1
3
data1_18
-1
3
data1_17
-1
3
data1_16
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_22
-1
3
data0_21
-1
3
data0_20
-1
3
data0_2
-1
3
data0_19
-1
3
data0_18
-1
3
data0_17
-1
3
data0_16
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# macro_sequence

# end
# entity
mux_rsc
# storage
db|Medipix_prj.(441).cnf
db|Medipix_prj.(441).cnf
# case_insensitive
# source_file
db|mux_rsc.tdf
c4f2b03ca665f7302bcf53bc32108391
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|Medipix_prj.(442).cnf
db|Medipix_prj.(442).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_decode.tdf
2e455c51b05bac75bad5a75bb75b183
7
# user_parameter {
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_DECODES
2
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_dvf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
decode_dvf
# storage
db|Medipix_prj.(443).cnf
db|Medipix_prj.(443).cnf
# case_insensitive
# source_file
db|decode_dvf.tdf
4186cd4eec1bbb72c82c84519ab0a2
7
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
sld_offload_buffer_mgr
# storage
db|Medipix_prj.(444).cnf
db|Medipix_prj.(444).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_buffer_manager.vhd
fecc2797e0deea749c7b83fd5d93f7c2
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
buffer_depth
2048
PARAMETER_SIGNED_DEC
USR
segment_count
1
PARAMETER_SIGNED_DEC
USR
mem_address_bits
11
PARAMETER_SIGNED_DEC
USR
status_address_bits
1
PARAMETER_SIGNED_DEC
USR
data_bits
47
PARAMETER_SIGNED_DEC
USR
status_bits
23
PARAMETER_SIGNED_DEC
USR
data_bit_cntr_bits
6
PARAMETER_SIGNED_DEC
USR
status_bit_cntr_bits
5
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
 constraint(buffer_read_data_out)
46 downto 0
PARAMETER_STRING
USR
 constraint(status_read_data_out)
22 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(buffer_read_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(status_read_address)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|Medipix_prj.(445).cnf
db|Medipix_prj.(445).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_counter.tdf
32ecd57f7a2d916542987d688c51fff
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
6
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
47
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_lgi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# macro_sequence

# end
# entity
cntr_lgi
# storage
db|Medipix_prj.(446).cnf
db|Medipix_prj.(446).cnf
# case_insensitive
# source_file
db|cntr_lgi.tdf
9baa8ff30d267b769bdc5febe19d091
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_sgc
# storage
db|Medipix_prj.(447).cnf
db|Medipix_prj.(447).cnf
# case_insensitive
# source_file
db|cmpr_sgc.tdf
ecc165e22792dc26b2336048d7392c5
7
# used_port {
datab4
-1
3
datab0
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab5
-1
2
datab3
-1
2
datab2
-1
2
datab1
-1
2
}
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|Medipix_prj.(448).cnf
db|Medipix_prj.(448).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_counter.tdf
32ecd57f7a2d916542987d688c51fff
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
11
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
2048
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_g9j
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q9
-1
3
Q8
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q10
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# macro_sequence

# end
# entity
cntr_g9j
# storage
db|Medipix_prj.(449).cnf
db|Medipix_prj.(449).cnf
# case_insensitive
# source_file
db|cntr_g9j.tdf
315291a898c5e54a84f3f428dd79d
7
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|Medipix_prj.(450).cnf
db|Medipix_prj.(450).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_shiftreg.tdf
b689d92aa93bac89d371ecf75cc30c7
7
# user_parameter {
LPM_WIDTH
47
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA46
-1
3
DATA45
-1
3
DATA44
-1
3
DATA43
-1
3
DATA42
-1
3
DATA41
-1
3
DATA40
-1
3
DATA4
-1
3
DATA39
-1
3
DATA38
-1
3
DATA37
-1
3
DATA36
-1
3
DATA35
-1
3
DATA34
-1
3
DATA33
-1
3
DATA32
-1
3
DATA31
-1
3
DATA30
-1
3
DATA3
-1
3
DATA29
-1
3
DATA28
-1
3
DATA27
-1
3
DATA26
-1
3
DATA25
-1
3
DATA24
-1
3
DATA23
-1
3
DATA22
-1
3
DATA21
-1
3
DATA20
-1
3
DATA2
-1
3
DATA19
-1
3
DATA18
-1
3
DATA17
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|Medipix_prj.(451).cnf
db|Medipix_prj.(451).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_shiftreg.tdf
b689d92aa93bac89d371ecf75cc30c7
7
# user_parameter {
LPM_WIDTH
23
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA22
-1
3
DATA21
-1
3
DATA20
-1
3
DATA2
-1
3
DATA19
-1
3
DATA18
-1
3
DATA17
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
ENABLE
-1
2
}
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|Medipix_prj.(452).cnf
db|Medipix_prj.(452).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_counter.tdf
32ecd57f7a2d916542987d688c51fff
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
5
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
23
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_egi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# macro_sequence

# end
# entity
cntr_egi
# storage
db|Medipix_prj.(453).cnf
db|Medipix_prj.(453).cnf
# case_insensitive
# source_file
db|cntr_egi.tdf
5b16afb7284a3230529ff1fa37c5c82
7
# used_port {
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_rgc
# storage
db|Medipix_prj.(454).cnf
db|Medipix_prj.(454).cnf
# case_insensitive
# source_file
db|cmpr_rgc.tdf
f99ee6fb161e5514be80bbe4bd2334d3
7
# used_port {
datab3
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab2
-1
2
datab1
-1
2
}
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|Medipix_prj.(455).cnf
db|Medipix_prj.(455).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_counter.tdf
32ecd57f7a2d916542987d688c51fff
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
1
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_23j
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# macro_sequence

# end
# entity
cntr_23j
# storage
db|Medipix_prj.(456).cnf
db|Medipix_prj.(456).cnf
# case_insensitive
# source_file
db|cntr_23j.tdf
76b2c87159761434a8f317e221b63ec
7
# used_port {
sclr
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_ngc
# storage
db|Medipix_prj.(457).cnf
db|Medipix_prj.(457).cnf
# case_insensitive
# source_file
db|cmpr_ngc.tdf
a45c8eecfc97c8636d393b920d4cdb5
7
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|Medipix_prj.(458).cnf
db|Medipix_prj.(458).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_shiftreg.tdf
b689d92aa93bac89d371ecf75cc30c7
7
# user_parameter {
LPM_WIDTH
23
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA22
-1
3
DATA21
-1
3
DATA20
-1
3
DATA2
-1
3
DATA19
-1
3
DATA18
-1
3
DATA17
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|Medipix_prj.(459).cnf
db|Medipix_prj.(459).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_rom_sr.vhd
d96b2457fa7e57c6dac0bcf6f2b52
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
32
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
31 downto 0
PARAMETER_STRING
USR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|Medipix_prj.(460).cnf
db|Medipix_prj.(460).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_shiftreg.tdf
b689d92aa93bac89d371ecf75cc30c7
7
# user_parameter {
LPM_WIDTH
17
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
ENABLE
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA2
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
DATA3
-1
1
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|Medipix_prj.(461).cnf
db|Medipix_prj.(461).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_hub.vhd
63c45cdd2ae2b87cdc46d47454c46b
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone IV E
PARAMETER_UNKNOWN
USR
n_nodes
3
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
8
PARAMETER_UNKNOWN
USR
node_info
001100000000000001101110000000110000110000000000011011100000000000011001000100000100011000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
0
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|Medipix_prj.(462).cnf
db|Medipix_prj.(462).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_hub.vhd
63c45cdd2ae2b87cdc46d47454c46b
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|Medipix_prj.(463).cnf
db|Medipix_prj.(463).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|sld_rom_sr.vhd
d96b2457fa7e57c6dac0bcf6f2b52
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
OFF
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
128
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
127 downto 0
PARAMETER_STRING
USR
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
altshift_taps
# storage
db|Medipix_prj.(464).cnf
db|Medipix_prj.(464).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altshift_taps.tdf
7714e27134721380376c67cc4a991
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
18
PARAMETER_UNKNOWN
USR
WIDTH
5
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_9km
PARAMETER_UNKNOWN
USR
}
# used_port {
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
shift_taps_9km
# storage
db|Medipix_prj.(465).cnf
db|Medipix_prj.(465).cnf
# case_insensitive
# source_file
db|shift_taps_9km.tdf
49d498206149492e7ea1e695275a3667
7
# used_port {
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_v1b1
# storage
db|Medipix_prj.(466).cnf
db|Medipix_prj.(466).cnf
# case_insensitive
# source_file
db|altsyncram_v1b1.tdf
fb9d679a71b59cefb44fee0fd95a43c
7
# used_port {
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_sqf
# storage
db|Medipix_prj.(467).cnf
db|Medipix_prj.(467).cnf
# case_insensitive
# source_file
db|cntr_sqf.tdf
8556f1d0c3ab623e9de16f13d723364a
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cntr_jah
# storage
db|Medipix_prj.(468).cnf
db|Medipix_prj.(468).cnf
# case_insensitive
# source_file
db|cntr_jah.tdf
461c09ce4347d8b2813bd9f8c22e50
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|Medipix_prj.(469).cnf
db|Medipix_prj.(469).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_mult.tdf
3fb0372f7249d83b10347dd57eb8ef38
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
4
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
7
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
11
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
11
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result10
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
datab4
-1
1
datab3
-1
1
datab1
-1
1
datab0
-1
1
datab6
-1
2
datab5
-1
2
datab2
-1
2
}
# macro_sequence

# end
# entity
multcore
# storage
db|Medipix_prj.(470).cnf
db|Medipix_prj.(470).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|multcore.tdf
94afba7e7f74fa7d2c15c9eeeae7e945
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
widtha
4
PARAMETER_UNKNOWN
USR
widthb
7
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LATENCY
1
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
OP_MODE
0
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
DEF
SUB_DEDICATED_MULTIPLIER_CIRCUITRY
NO
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
mpar_add
# storage
db|Medipix_prj.(471).cnf
db|Medipix_prj.(471).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|mpar_add.tdf
7cbf24afda73e2f88a1def44e2e3f4c0
7
# user_parameter {
size
11
PARAMETER_UNKNOWN
USR
width
1
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LEVEL
3
PARAMETER_UNKNOWN
USR
TOT_LEVELS
3
PARAMETER_UNKNOWN
USR
STAGE
1
PARAMETER_UNKNOWN
USR
TOT_STAGES
1
PARAMETER_UNKNOWN
USR
INT_LATENCY
1
PARAMETER_UNKNOWN
USR
PREV_SING_SIZE
11
PARAMETER_UNKNOWN
USR
BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
CREATE_MS_BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
MPARADD_OP_MODE
0
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# macro_sequence

# end
# entity
altshift
# storage
db|Medipix_prj.(472).cnf
db|Medipix_prj.(472).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altshift.tdf
e4a5f6ee4f3512b91129de1f63c4b2d
7
# user_parameter {
WIDTH
11
PARAMETER_UNKNOWN
USR
DEPTH
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|Medipix_prj.(473).cnf
db|Medipix_prj.(473).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_mult.tdf
3fb0372f7249d83b10347dd57eb8ef38
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
4
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
14
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
18
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
18
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
datab7
-1
1
datab6
-1
1
datab5
-1
1
datab3
-1
1
datab2
-1
1
datab12
-1
1
datab11
-1
1
datab1
-1
1
datab0
-1
1
datab9
-1
2
datab8
-1
2
datab4
-1
2
datab13
-1
2
datab10
-1
2
}
# macro_sequence

# end
# entity
multcore
# storage
db|Medipix_prj.(474).cnf
db|Medipix_prj.(474).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|multcore.tdf
94afba7e7f74fa7d2c15c9eeeae7e945
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
widtha
4
PARAMETER_UNKNOWN
USR
widthb
14
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LATENCY
1
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
OP_MODE
0
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
DEF
SUB_DEDICATED_MULTIPLIER_CIRCUITRY
NO
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
mpar_add
# storage
db|Medipix_prj.(475).cnf
db|Medipix_prj.(475).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|mpar_add.tdf
7cbf24afda73e2f88a1def44e2e3f4c0
7
# user_parameter {
size
18
PARAMETER_UNKNOWN
USR
width
1
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LEVEL
3
PARAMETER_UNKNOWN
USR
TOT_LEVELS
3
PARAMETER_UNKNOWN
USR
STAGE
1
PARAMETER_UNKNOWN
USR
TOT_STAGES
1
PARAMETER_UNKNOWN
USR
INT_LATENCY
1
PARAMETER_UNKNOWN
USR
PREV_SING_SIZE
18
PARAMETER_UNKNOWN
USR
BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
CREATE_MS_BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
MPARADD_OP_MODE
0
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_17
-1
3
data0_16
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# macro_sequence

# end
# entity
altshift
# storage
db|Medipix_prj.(476).cnf
db|Medipix_prj.(476).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altshift.tdf
e4a5f6ee4f3512b91129de1f63c4b2d
7
# user_parameter {
WIDTH
18
PARAMETER_UNKNOWN
USR
DEPTH
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|Medipix_prj.(477).cnf
db|Medipix_prj.(477).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|lpm_mult.tdf
3fb0372f7249d83b10347dd57eb8ef38
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
4
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
10
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
14
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
14
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
datab4
-1
1
datab2
-1
1
datab1
-1
1
datab0
-1
1
datab9
-1
2
datab8
-1
2
datab7
-1
2
datab6
-1
2
datab5
-1
2
datab3
-1
2
}
# macro_sequence

# end
# entity
multcore
# storage
db|Medipix_prj.(478).cnf
db|Medipix_prj.(478).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|multcore.tdf
94afba7e7f74fa7d2c15c9eeeae7e945
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
widtha
4
PARAMETER_UNKNOWN
USR
widthb
10
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LATENCY
1
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
OP_MODE
0
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
DEF
SUB_DEDICATED_MULTIPLIER_CIRCUITRY
NO
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
mpar_add
# storage
db|Medipix_prj.(479).cnf
db|Medipix_prj.(479).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|mpar_add.tdf
7cbf24afda73e2f88a1def44e2e3f4c0
7
# user_parameter {
size
14
PARAMETER_UNKNOWN
USR
width
1
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LEVEL
3
PARAMETER_UNKNOWN
USR
TOT_LEVELS
3
PARAMETER_UNKNOWN
USR
STAGE
1
PARAMETER_UNKNOWN
USR
TOT_STAGES
1
PARAMETER_UNKNOWN
USR
INT_LATENCY
1
PARAMETER_UNKNOWN
USR
PREV_SING_SIZE
14
PARAMETER_UNKNOWN
USR
BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
CREATE_MS_BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
MPARADD_OP_MODE
0
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# macro_sequence

# end
# entity
altshift
# storage
db|Medipix_prj.(480).cnf
db|Medipix_prj.(480).cnf
# case_insensitive
# source_file
|altera|10.0|quartus|libraries|megafunctions|altshift.tdf
e4a5f6ee4f3512b91129de1f63c4b2d
7
# user_parameter {
WIDTH
14
PARAMETER_UNKNOWN
USR
DEPTH
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
Gera_Rajada_Load_CounterH
# storage
db|Medipix_prj.(11).cnf
db|Medipix_prj.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modules|m_medipix_bridge|gera_rajada_load_counterh.vhd
2e44bbcd57d9cdf2d04a71c19e1f1f6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Load_CounterH:u_Gera_Rajada_Load_CounterH
}
# lmf
|altera|10.0|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# complete
