EN sevensegdrivervhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd sub00/vhpl14 1649167625
AR uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl13 1649167636
AR uartreceivervhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl29 1649167624
AR sr8ce_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl09 1649167632
EN sevensegdriver NULL "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/SevenSegDriver.vhd" sub00/vhpl00 1644333782
EN controllogicvhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl02 1644422398
AR sevensegdriver behavioral "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/SevenSegDriver.vhd" sub00/vhpl01 1644333783
AR fd_mxilinx_clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl17 1649167618
EN uartreceivervhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl28 1649167623
EN clockdiv2_muser_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl22 1649167629
EN fd_mxilinx_clockdiv2 NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl24 1649167639
AR clockdiv2_muser_clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl19 1649167620
AR fd_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl21 1649167628
AR fd_mxilinx_clockdiv2 behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl25 1649167640
EN fd_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl20 1649167627
AR sevensegdrivervhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd sub00/vhpl15 1649167626
EN toplevel NULL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd sub00/vhpl04 1649167637
EN uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl12 1649167635
EN clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl05 1649167621
AR controllogicvhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl03 1644422399
AR clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl06 1649167622
EN clockdiv2 NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl26 1649167641
AR fdd8ce_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl11 1649167634
EN fdd8ce_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl10 1649167633
AR toplevel behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd sub00/vhpl07 1649167638
AR clockdiv2 behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl27 1649167642
EN fd_mxilinx_clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl16 1649167617
AR clockdiv2_muser_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl23 1649167630
EN sr8ce_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl08 1649167631
EN clockdiv2_muser_clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl18 1649167619
