// Seed: 666572458
module module_0 (
    id_1
);
  output wire id_1;
  uwire id_2;
  tri   id_3;
  assign id_1 = id_2;
  assign id_1 = 1'b0;
  assign id_1 = id_3;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input uwire id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5,
    output uwire id_6,
    input wire id_7,
    output wand id_8
);
  wire id_10 = id_10;
  tri0 id_11;
  id_12(
      .id_0(id_0)
  );
  assign id_8 = 1'b0;
  always_comb begin : LABEL_0
    id_11 = -1;
  end
  module_0 modCall_1 (id_10);
  assign modCall_1.id_1 = 0;
  supply1 id_13, id_14 = -1;
  assign id_13 = 1;
endmodule
