Warning (10268): Verilog HDL information at Dividir.sv(12): always construct contains both blocking and non-blocking assignments File: E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv Line: 12
