############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle CTRL_BUS "zero_mean_layer"
set_directive_interface -mode m_axi -depth 52 "zero_mean_layer" mem
set_directive_interface -mode s_axilite -bundle CTRL_BUS "zero_mean_layer" params_offset
set_directive_interface -mode s_axilite -bundle CTRL_BUS "zero_mean_layer" input_offset
set_directive_interface -mode s_axilite -bundle CTRL_BUS "zero_mean_layer" output_offset
set_directive_interface -mode s_axilite -bundle CTRL_BUS "zero_mean_layer" b
set_directive_interface -mode s_axilite -bundle CTRL_BUS "zero_mean_layer" id
set_directive_interface -mode s_axilite -bundle CTRL_BUS "zero_mean_layer" ix
set_directive_interface -mode s_axilite -bundle CTRL_BUS "zero_mean_layer" iy
