# ğŸ“š Documentation Hub

This folder contains **global documentation** for the Verilog-Projects repository.  
Every contributor and user should familiarize themselves with the guidelines here.

## ğŸ“‘ Contents

- [Contribution Guidelines](./CONTRIBUTING.md)
- [Code of Conduct](./CODE_OF_CONDUCT.md)
- [Style Guide](./STYLE_GUIDE.md)
- [Roadmap](./ROADMAP.md)
- [Changelog](./CHANGELOG.md)
- [FAQ](./FAQ.md)

## ğŸ† Purpose

The aim is to enforce **professional VLSI design practices** across all projects, ensuring:
- Consistency in code and documentation.
- Easy onboarding for new contributors.
- A clear growth path from beginner â†’ advanced projects.

## ğŸ¦¯ Guidlines
Each project has its own `docs/` folder containing:
- RTL schematic (PDF/PNG)
- Synthesized schematic
- Simulation waveform
- Project report