{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553286168569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553286168571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 17:22:47 2019 " "Processing started: Fri Mar 22 17:22:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553286168571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553286168571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LeadingZeros -c LeadingZeros " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LeadingZeros -c LeadingZeros" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553286168572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1553286169703 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LeadingZeros_8_1200mv_85c_slow.vo /home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/ simulation " "Generated file LeadingZeros_8_1200mv_85c_slow.vo in folder \"/home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553286170403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LeadingZeros_8_1200mv_0c_slow.vo /home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/ simulation " "Generated file LeadingZeros_8_1200mv_0c_slow.vo in folder \"/home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553286170506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LeadingZeros_min_1200mv_0c_fast.vo /home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/ simulation " "Generated file LeadingZeros_min_1200mv_0c_fast.vo in folder \"/home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553286170570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LeadingZeros.vo /home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/ simulation " "Generated file LeadingZeros.vo in folder \"/home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553286170648 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LeadingZeros_8_1200mv_85c_v_slow.sdo /home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/ simulation " "Generated file LeadingZeros_8_1200mv_85c_v_slow.sdo in folder \"/home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553286170723 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LeadingZeros_8_1200mv_0c_v_slow.sdo /home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/ simulation " "Generated file LeadingZeros_8_1200mv_0c_v_slow.sdo in folder \"/home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553286170800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LeadingZeros_min_1200mv_0c_v_fast.sdo /home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/ simulation " "Generated file LeadingZeros_min_1200mv_0c_v_fast.sdo in folder \"/home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553286170857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LeadingZeros_v.sdo /home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/ simulation " "Generated file LeadingZeros_v.sdo in folder \"/home/deived/Documentos/VHDL/leading_zeros/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553286170914 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_8_1200mv_85c_board_slow.mod /home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_8_1200mv_85c_board_slow.data " "Generated files \"/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_8_1200mv_85c_board_slow.mod\" and \"/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_8_1200mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1553286170924 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_8_1200mv_0c_board_slow.mod /home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_8_1200mv_0c_board_slow.data " "Generated files \"/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_8_1200mv_0c_board_slow.mod\" and \"/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_8_1200mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1553286170926 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_min_1200mv_0c_board_fast.mod /home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_min_1200mv_0c_board_fast.data " "Generated files \"/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_min_1200mv_0c_board_fast.mod\" and \"/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_min_1200mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1553286170926 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_board.mod /home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_board.data " "Generated files \"/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_board.mod\" and \"/home/deived/Documentos/VHDL/leading_zeros/timing/stamp//LeadingZeros_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1553286170927 ""}
{ "Info" "IQNETO_GENERATED_HSPICE_FILES" "31 " "Generated 31 HSPICE Output files for board level analysis" { { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_53_y_0__out.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_53_y_0__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_60_y_1__out.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_60_y_1__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_59_y_2__out.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_59_y_2__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_52_y_3__out.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_52_y_3__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_90_x_3__in.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_90_x_3__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_91_x_2__in.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_91_x_2__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_58_x_6__in.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_58_x_6__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_54_x_7__in.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_54_x_7__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_64_x_4__in.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_64_x_4__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_49_x_5__in.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_49_x_5__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_51_x_1__in.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_51_x_1__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_55_x_0__in.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_55_x_0__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_6__altera_asdo_data1__in.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_6__altera_asdo_data1__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_8__altera_flash_nce_ncso__in.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_8__altera_flash_nce_ncso__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_12__altera_dclk__out.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_12__altera_dclk__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_13__altera_data0__in.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_13__altera_data0__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_101__altera_nceo__out.sp " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/ep4ce10_101__altera_nceo__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/output_delay_control.lib " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/output_delay_control.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/slew_rate.lib " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/slew_rate.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/package.lib " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/package.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/drive_select_lvds.lib " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/drive_select_lvds.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/cir/hio_buffer.inc " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/cir/hio_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/cir/vio_buffer.inc " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/cir/vio_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/cir/hio_diff_buffer.inc " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/cir/hio_diff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/cir/vio_diff_buffer.inc " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/cir/vio_diff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/cir/hio_deddiff_buffer.inc " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/cir/hio_deddiff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/cive_ff.inc " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/cive_ff.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/cive_ss.inc " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/cive_ss.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/cive_tt.inc " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/cive_tt.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/drive_select_hio.lib " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/drive_select_hio.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/drive_select_vio.lib " "Generated HSPICE Output File /home/deived/Documentos/VHDL/leading_zeros/board/hspice/lib/drive_select_vio.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1553286171990 ""}  } {  } 0 199053 "Generated %1!d! HSPICE Output files for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1553286171990 ""}
{ "Info" "0" "" "TOTAL BSCAN REGISTERS IS 201" {  } {  } 0 0 "TOTAL BSCAN REGISTERS IS 201" 0 0 "EDA Netlist Writer" 0 0 1553286172287 ""}
{ "Info" "0" "" "TOTAL IO PAD COUNT IS 193" {  } {  } 0 0 "TOTAL IO PAD COUNT IS 193" 0 0 "EDA Netlist Writer" 0 0 1553286172288 ""}
{ "Warning" "0" "" "New Pin Type UDCLK" {  } {  } 0 0 "New Pin Type UDCLK" 0 0 "EDA Netlist Writer" 0 0 1553286172360 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1553286172372 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1553286172373 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1553286172375 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1553286172377 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1553286172684 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1553286172686 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1553286172689 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1553286172691 ""}
{ "Info" "0" "" "EP4CE10E22 has 201 JTAG SEQUENCE AVAILABLE" {  } {  } 0 0 "EP4CE10E22 has 201 JTAG SEQUENCE AVAILABLE" 0 0 "EDA Netlist Writer" 0 0 1553286173013 ""}
{ "Info" "IQNETO_DONE_BSDL_GENERATION" "/home/deived/Documentos/VHDL/leading_zeros/board/bsd/EP4CE10E22C8_pre.bsd " "Generated Boundary-Scan Description Language output file /home/deived/Documentos/VHDL/leading_zeros/board/bsd/EP4CE10E22C8_pre.bsd for board-level analysis" {  } {  } 0 199065 "Generated Boundary-Scan Description Language output file %1!s! for board-level analysis" 0 0 "EDA Netlist Writer" 0 -1 1553286173077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 10 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553286173129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 17:22:53 2019 " "Processing ended: Fri Mar 22 17:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553286173129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553286173129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553286173129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1553286173129 ""}
