//! RV32 Zkne extension

#[cfg(test)]
mod tests;

use crate::instructions::isa::{IsaExtension, MAX_ISA_EXTENSIONS};
use crate::instructions::rv32::zk::zkn::zknd::Rv32AesBs;
use crate::instructions::{Instruction, InstructionIsa};
use crate::registers::general_purpose::Register;
use ab_riscv_macros::instruction;
use core::fmt;

/// RISC-V RV32 Zkne instructions (AES encryption)
#[instruction]
#[derive(Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq)]
pub enum Rv32ZkneInstruction<Reg> {
    /// AES final round encryption step: SubBytes on one byte of rs2, rotated to the byte lane
    /// selected by bs, XOR'd into rs1.
    ///
    /// `rd = rs1 ^ rol32(SBOX[(rs2 >> (bs*8)) & 0xff] as u32, bs*8)`
    Aes32Esi {
        rd: Reg,
        rs1: Reg,
        rs2: Reg,
        bs: Rv32AesBs,
    },
    /// AES middle round encryption step: SubBytes + partial MixColumns on one byte of rs2, rotated
    /// to the byte lane selected by bs, XOR'd into rs1.
    ///
    /// `rd = rs1 ^ rol32(MixColByte(SBOX[(rs2 >> (bs*8)) & 0xff]), bs*8)`
    Aes32Esmi {
        rd: Reg,
        rs1: Reg,
        rs2: Reg,
        bs: Rv32AesBs,
    },
}

/// Encoding layout (R-type, opcode 0x33, funct3 0x0):
///
/// ```text
/// [31:30] bs       - 2-bit byte select
/// [29:25] funct5   - 0b1_0001 (aes32esi) / 0b1_0011 (aes32esmi)
/// [24:20] rs2
/// [19:15] rs1
/// [14:12] funct3   - 0b000
/// [11:7]  rd
/// [6:0]   opcode   - 0b011_0011 (OP)
/// ```
///
/// Ratified match/mask values (from riscv-opcodes):
///   MATCH_AES32ESI  = 0x2200_0033, MASK_AES32ESI  = 0x3e00_707f
///   MATCH_AES32ESMI = 0x2600_0033, MASK_AES32ESMI = 0x3e00_707f
///
/// `rd` and `rs1` are independent fields. The assembler convention places
/// the accumulator in both rd and rs1 (the `rt` pattern), but the hardware
/// does not require rd == rs1 and the decoder must not enforce it.
#[instruction]
const impl<Reg> Instruction for Rv32ZkneInstruction<Reg>
where
    Reg: [const] Register<Type = u32>,
{
    const ALIGNMENT: u8 = align_of::<u32>() as u8;

    type Reg = Reg;

    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic(const))]
    fn try_decode(instruction: u32) -> Option<Self> {
        let opcode = (instruction & 0b111_1111) as u8;
        let rd_bits = ((instruction >> 7) & 0x1f) as u8;
        let funct3 = ((instruction >> 12) & 0b111) as u8;
        let rs1_bits = ((instruction >> 15) & 0x1f) as u8;
        let rs2_bits = ((instruction >> 20) & 0x1f) as u8;
        let funct5 = ((instruction >> 25) & 0b1_1111) as u8;
        let bs_bits = ((instruction >> 30) & 0b11) as u8;

        // R-type OP opcode only
        if opcode != 0b011_0011 {
            None?;
        }
        if funct3 != 0b000 {
            None?;
        }

        let rd = Reg::from_bits(rd_bits)?;
        let rs1 = Reg::from_bits(rs1_bits)?;
        let rs2 = Reg::from_bits(rs2_bits)?;
        let bs = Rv32AesBs::from_bits(bs_bits)?;

        match funct5 {
            // aes32esi:  bs[31:30] | 0b1_0001[29:25]
            0b1_0001 => Some(Self::Aes32Esi { rd, rs1, rs2, bs }),
            // aes32esmi: bs[31:30] | 0b1_0011[29:25]
            0b1_0011 => Some(Self::Aes32Esmi { rd, rs1, rs2, bs }),
            _ => None,
        }
    }

    #[inline(always)]
    fn size(&self) -> u8 {
        size_of::<u32>() as u8
    }
}

#[instruction]
impl<Reg, Cfg> InstructionIsa<Cfg> for Rv32ZkneInstruction<Reg>
where
    Reg: Register<Type = u32>,
{
    const OWN_ISA_EXTENSIONS: &'static [IsaExtension] = &[IsaExtension::new("zkne", 1, 0)];
}

#[instruction]
impl<Reg> fmt::Display for Rv32ZkneInstruction<Reg>
where
    Reg: fmt::Display,
{
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {
            Self::Aes32Esi { rd, rs1, rs2, bs } => {
                write!(f, "aes32esi {rd}, {rs1}, {rs2}, {bs}")
            }
            Self::Aes32Esmi { rd, rs1, rs2, bs } => {
                write!(f, "aes32esmi {rd}, {rs1}, {rs2}, {bs}")
            }
        }
    }
}
