{"vcs1":{"timestamp_begin":1750409198.645512857, "rt":1.03, "ut":0.45, "st":0.11}}
{"vcselab":{"timestamp_begin":1750409199.773967125, "rt":0.75, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1750409200.596500690, "rt":0.19, "ut":0.13, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750409198.243813192}
{"VCS_COMP_START_TIME": 1750409198.243813192}
{"VCS_COMP_END_TIME": 1750409208.439674210}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2481525}}
{"stitch_vcselab": {"peak_mem": 2481585}}
