// Seed: 3017799505
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0
);
  wire id_2;
  wire id_3;
  module_0(
      id_3
  ); id_4.id_5(
      1, id_4
  );
  tri id_6 = 1;
  assign id_4 = 1;
  initial begin
    id_5 = 1;
  end
  id_7(
      .id_0(id_3)
  );
endmodule
module module_2 (
    output logic id_0,
    output tri0  id_1
);
  logic id_3;
  always begin
    disable id_4;
  end
  always begin
    if ((1)) begin
      id_0 <= id_3 && 1;
      wait (id_3);
      id_3 <= id_3;
    end else #1 id_0 = id_3;
  end
  uwire id_5;
  module_0(
      id_5
  );
  always #1 begin
    if (1'b0) begin
      $display(id_5, 1, 1, 1);
    end
  end
endmodule
