// Seed: 1403929744
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    output uwire id_7
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
