

================================================================
== Vitis HLS Report for 'svd_3_Pipeline_VITIS_LOOP_369_6'
================================================================
* Date:           Sun Feb  5 16:57:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.386 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_369_6  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     254|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      86|    -|
|Register             |        -|     -|      281|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|      281|    1154|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U2130  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U2131   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  11|  0|  814|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln369_fu_189_p2    |         +|   0|  0|  12|           5|           1|
    |add_ln370_4_fu_178_p2  |         +|   0|  0|  12|           5|           5|
    |add_ln370_fu_168_p2    |         +|   0|  0|  12|           5|           5|
    |sub_ln370_fu_162_p2    |         -|   0|  0|  12|           5|           5|
    |addr_cmp16_fu_204_p2   |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp_fu_183_p2     |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln369_fu_145_p2   |      icmp|   0|  0|  20|          32|          32|
    |add_fu_108_p0          |    select|   0|  0|  63|           1|          64|
    |mul87_fu_113_p1        |    select|   0|  0|  63|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 254|         183|         306|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |k_97_fu_50                        |   9|          2|    5|         10|
    |reuse_addr_reg_fu_42              |   9|          2|   64|        128|
    |reuse_reg_fu_46                   |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  86|         19|  139|        279|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |U_val_addr_237_reg_295            |   5|   0|    5|          0|
    |U_val_load_reg_300                |  64|   0|   64|          0|
    |add_ln370_4_reg_285               |   5|   0|    5|          0|
    |addr_cmp16_reg_305                |   1|   0|    1|          0|
    |addr_cmp_reg_290                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln369_reg_276                |   1|   0|    1|          0|
    |k_97_fu_50                        |   5|   0|    5|          0|
    |mul87_reg_310                     |  64|   0|   64|          0|
    |reuse_addr_reg_fu_42              |  64|   0|   64|          0|
    |reuse_reg_fu_46                   |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 281|   0|  281|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_369_6|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_369_6|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_369_6|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_369_6|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_369_6|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_369_6|  return value|
|trunc_ln337_s          |   in|    5|     ap_none|                    trunc_ln337_s|        scalar|
|ref_tmp_load_118_cast  |   in|   32|     ap_none|            ref_tmp_load_118_cast|        scalar|
|zext_ln337             |   in|    5|     ap_none|                       zext_ln337|        scalar|
|U_val_address0         |  out|    5|   ap_memory|                            U_val|         array|
|U_val_ce0              |  out|    1|   ap_memory|                            U_val|         array|
|U_val_we0              |  out|    1|   ap_memory|                            U_val|         array|
|U_val_d0               |  out|   64|   ap_memory|                            U_val|         array|
|U_val_q0               |   in|   64|   ap_memory|                            U_val|         array|
|U_val_address1         |  out|    5|   ap_memory|                            U_val|         array|
|U_val_ce1              |  out|    1|   ap_memory|                            U_val|         array|
|U_val_q1               |   in|   64|   ap_memory|                            U_val|         array|
|j_90                   |   in|    5|     ap_none|                             j_90|        scalar|
|f_102                  |   in|   64|     ap_none|                            f_102|        scalar|
+-----------------------+-----+-----+------------+---------------------------------+--------------+

