# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/temp_converter.vhd" \
"../../../../../sim/temp_convert_tb.vhd" \

# Do not sort compile order
nosort
