{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556048340572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556048340583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 15:39:00 2019 " "Processing started: Tue Apr 23 15:39:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556048340583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048340583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048340584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556048341836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556048341836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "head_data.v 1 1 " "Found 1 design units, including 1 entities, in source file head_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 head_data " "Found entity 1: head_data" {  } { { "head_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/head_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_data.v 1 1 " "Found 1 design units, including 1 entities, in source file four_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_data " "Found entity 1: four_data" {  } { { "four_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_data.v 1 1 " "Found 1 design units, including 1 entities, in source file five_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_data " "Found entity 1: five_data" {  } { { "five_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_data.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_data " "Found entity 1: eight_data" {  } { { "eight_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "body_data.v 1 1 " "Found 1 design units, including 1 entities, in source file body_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 body_data " "Found entity 1: body_data" {  } { { "body_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/body_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple_data.v 1 1 " "Found 1 design units, including 1 entities, in source file apple_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 apple_data " "Found entity 1: apple_data" {  } { { "apple_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/apple_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_data.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_data " "Found entity 1: zero_data" {  } { { "zero_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_data.v 1 1 " "Found 1 design units, including 1 entities, in source file two_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_data " "Found entity 1: two_data" {  } { { "two_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_data.v 1 1 " "Found 1 design units, including 1 entities, in source file three_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_data " "Found entity 1: three_data" {  } { { "three_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snakelogo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file snakelogo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 snakelogo_data " "Found entity 1: snakelogo_data" {  } { { "snakelogo_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/snakelogo_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "six_data.v 1 1 " "Found 1 design units, including 1 entities, in source file six_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 six_data " "Found entity 1: six_data" {  } { { "six_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_data.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_data " "Found entity 1: seven_data" {  } { { "seven_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playandhigh_data.v 1 1 " "Found 1 design units, including 1 entities, in source file playandhigh_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 playandhigh_data " "Found entity 1: playandhigh_data" {  } { { "playandhigh_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/playandhigh_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_data.v 1 1 " "Found 1 design units, including 1 entities, in source file one_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_data " "Found entity 1: one_data" {  } { { "one_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nine_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nine_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 nine_data " "Found entity 1: nine_data" {  } { { "nine_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_data.v 1 1 " "Found 1 design units, including 1 entities, in source file main_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_data " "Found entity 1: main_data" {  } { { "main_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/main_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leaderboard_data.v 1 1 " "Found 1 design units, including 1 entities, in source file leaderboard_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lb " "Found entity 1: lb" {  } { { "leaderboard_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/leaderboard_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.v 1 1 " "Found 1 design units, including 1 entities, in source file rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/rng.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 1 1 " "Found 1 design units, including 1 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.v" "" { Text "C:/Users/qnt/Downloads/vga-example/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/snake_register.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/snake_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_register " "Found entity 1: snake_register" {  } { { "processor/snake_register.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/snake_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/skeleton_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/skeleton_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_proc " "Found entity 1: skeleton_proc" {  } { { "processor/skeleton_proc.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/skeleton_proc.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350470 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(412) " "Verilog HDL warning at regfile.v(412): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556048350475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/regfile.v 10 10 " "Found 10 design units, including 10 entities, in source file processor/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350511 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350511 ""} { "Info" "ISGN_ENTITY_NAME" "3 dffe_ref " "Found entity 3: dffe_ref" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350511 ""} { "Info" "ISGN_ENTITY_NAME" "4 dffe_ref_neg " "Found entity 4: dffe_ref_neg" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350511 ""} { "Info" "ISGN_ENTITY_NAME" "5 register " "Found entity 5: register" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350511 ""} { "Info" "ISGN_ENTITY_NAME" "6 register_2 " "Found entity 6: register_2" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350511 ""} { "Info" "ISGN_ENTITY_NAME" "7 register_11 " "Found entity 7: register_11" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350511 ""} { "Info" "ISGN_ENTITY_NAME" "8 register_neg " "Found entity 8: register_neg" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350511 ""} { "Info" "ISGN_ENTITY_NAME" "9 tri_buf " "Found entity 9: tri_buf" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350511 ""} { "Info" "ISGN_ENTITY_NAME" "10 tri_reg " "Found entity 10: tri_reg" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.v 2 2 " "Found 2 design units, including 2 entities, in source file processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350524 ""} { "Info" "ISGN_ENTITY_NAME" "2 equality5 " "Found entity 2: equality5" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/proc_timed_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/proc_timed_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_timed_tb " "Found entity 1: proc_timed_tb" {  } { { "processor/proc_timed_tb.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/proc_timed_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/proc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/proc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_tb " "Found entity 1: proc_tb" {  } { { "processor/proc_tb.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/proc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "processor/multdiv_tb.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/multdiv.v 15 15 " "Found 15 design units, including 15 entities, in source file processor/multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_1_enable " "Found entity 2: mux_2_1_enable" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult " "Found entity 3: mult" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_2_1_5 " "Found entity 4: mux_2_1_5" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "5 div " "Found entity 5: div" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "6 multiplier_module " "Found entity 6: multiplier_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "7 product_module " "Found entity 7: product_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "8 quotient_module " "Found entity 8: quotient_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "9 remainder_module " "Found entity 9: remainder_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "10 shift_left_1 " "Found entity 10: shift_left_1" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "11 shift_register_16 " "Found entity 11: shift_register_16" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "12 shift_register_32 " "Found entity 12: shift_register_32" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "13 shift_register_8 " "Found entity 13: shift_register_8" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux_2_1_15_bits " "Found entity 14: mux_2_1_15_bits" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""} { "Info" "ISGN_ENTITY_NAME" "15 mux_2_1_31_bits " "Found entity 15: mux_2_1_31_bits" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_xm.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_xm.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_xm " "Found entity 1: latch_xm" {  } { { "processor/latch_xm.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/latch_xm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_pc " "Found entity 1: latch_pc" {  } { { "processor/latch_pc.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/latch_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_mw.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_mw " "Found entity 1: latch_mw" {  } { { "processor/latch_mw.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/latch_mw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_fd " "Found entity 1: latch_fd" {  } { { "processor/latch_fd.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/latch_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_dx.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_dx.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_dx " "Found entity 1: latch_dx" {  } { { "processor/latch_dx.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/latch_dx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "processor/dflipflop.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu.v 28 28 " "Found 28 design units, including 28 entities, in source file processor/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA_32 " "Found entity 2: CLA_32" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2_1_31_16 " "Found entity 3: mux_2_1_31_16" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "4 CLA_8 " "Found entity 4: CLA_8" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "5 and_32 " "Found entity 5: and_32" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_32 " "Found entity 6: or_32" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "7 sll_barrel_32 " "Found entity 7: sll_barrel_32" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "8 sll_16 " "Found entity 8: sll_16" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "9 sll_8 " "Found entity 9: sll_8" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "10 sll_4 " "Found entity 10: sll_4" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "11 sll_2 " "Found entity 11: sll_2" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "12 sll_1 " "Found entity 12: sll_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "13 sra_barrel_32 " "Found entity 13: sra_barrel_32" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "14 sra_16 " "Found entity 14: sra_16" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "15 sra_8 " "Found entity 15: sra_8" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "16 sra_4 " "Found entity 16: sra_4" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "17 sra_2 " "Found entity 17: sra_2" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "18 sra_1 " "Found entity 18: sra_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "19 subtract " "Found entity 19: subtract" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "20 two_complement " "Found entity 20: two_complement" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "21 mux_21 " "Found entity 21: mux_21" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "22 mux_21_all_1bit " "Found entity 22: mux_21_all_1bit" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "23 mux_2_1 " "Found entity 23: mux_2_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "24 mux_32_1 " "Found entity 24: mux_32_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "25 mux_4_1 " "Found entity 25: mux_4_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "26 mux_8_1 " "Found entity 26: mux_8_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "27 mux_8high " "Found entity 27: mux_8high" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""} { "Info" "ISGN_ENTITY_NAME" "28 mux_16_1 " "Found entity 28: mux_16_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 618 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/qnt/Downloads/vga-example/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/qnt/Downloads/vga-example/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/qnt/Downloads/vga-example/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/qnt/Downloads/vga-example/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/qnt/Downloads/vga-example/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/qnt/Downloads/vga-example/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/qnt/Downloads/vga-example/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/qnt/Downloads/vga-example/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/qnt/Downloads/vga-example/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/qnt/Downloads/vga-example/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350890 ""} { "Info" "ISGN_ENTITY_NAME" "2 TargetFindModule " "Found entity 2: TargetFindModule" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 683 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350890 ""} { "Info" "ISGN_ENTITY_NAME" "3 equality " "Found entity 3: equality" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/qnt/Downloads/vga-example/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/qnt/Downloads/vga-example/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rng_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rng_test " "Found entity 1: rng_test" {  } { { "rng_test.v" "" { Text "C:/Users/qnt/Downloads/vga-example/rng_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linear_rng.v 1 1 " "Found 1 design units, including 1 entities, in source file linear_rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 linear_rng " "Found entity 1: linear_rng" {  } { { "linear_rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/linear_rng.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snakelogo.v 1 1 " "Found 1 design units, including 1 entities, in source file snakelogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 snakelogo " "Found entity 1: snakelogo" {  } { { "snakelogo.v" "" { Text "C:/Users/qnt/Downloads/vga-example/snakelogo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sidebar_data.v 1 1 " "Found 1 design units, including 1 entities, in source file sidebar_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sidebar_data " "Found entity 1: sidebar_data" {  } { { "sidebar_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/sidebar_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/redbody_data.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/redbody_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 redbody_data " "Found entity 1: redbody_data" {  } { { "output_files/redbody_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/output_files/redbody_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048350961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048350961 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isDiv_x processor.v(484) " "Verilog HDL Implicit Net warning at processor.v(484): created implicit net for \"isDiv_x\"" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 484 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048350962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isLoadSnake_w_out processor.v(622) " "Verilog HDL Implicit Net warning at processor.v(622): created implicit net for \"isLoadSnake_w_out\"" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 622 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048350962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear multdiv.v(128) " "Verilog HDL Implicit Net warning at multdiv.v(128): created implicit net for \"clear\"" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048350962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum_carry_out alu.v(30) " "Verilog HDL Implicit Net warning at alu.v(30): created implicit net for \"sum_carry_out\"" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048350962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(60) " "Verilog HDL Implicit Net warning at skeleton.v(60): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048350962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(167) " "Verilog HDL Implicit Net warning at skeleton.v(167): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048350962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(168) " "Verilog HDL Implicit Net warning at skeleton.v(168): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048350962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(168) " "Verilog HDL Implicit Net warning at skeleton.v(168): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048350962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556048351394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "loadSeed skeleton.v(110) " "Verilog HDL or VHDL warning at skeleton.v(110): object \"loadSeed\" assigned a value but never read" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move1 skeleton.v(125) " "Verilog HDL Always Construct warning at skeleton.v(125): inferring latch(es) for variable \"move1\", which holds its previous value in one or more paths through the always construct" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move2 skeleton.v(125) " "Verilog HDL Always Construct warning at skeleton.v(125): inferring latch(es) for variable \"move2\", which holds its previous value in one or more paths through the always construct" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_data_in skeleton.v(43) " "Output port \"debug_data_in\" at skeleton.v(43) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_addr skeleton.v(44) " "Output port \"debug_addr\" at skeleton.v(44) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg1 skeleton.v(42) " "Output port \"seg1\" at skeleton.v(42) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg2 skeleton.v(42) " "Output port \"seg2\" at skeleton.v(42) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(28) " "Output port \"VGA_SYNC\" at skeleton.v(28) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[0\] skeleton.v(140) " "Inferred latch for \"move2\[0\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[1\] skeleton.v(140) " "Inferred latch for \"move2\[1\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[2\] skeleton.v(140) " "Inferred latch for \"move2\[2\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[3\] skeleton.v(140) " "Inferred latch for \"move2\[3\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[4\] skeleton.v(140) " "Inferred latch for \"move2\[4\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[5\] skeleton.v(140) " "Inferred latch for \"move2\[5\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[6\] skeleton.v(140) " "Inferred latch for \"move2\[6\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[7\] skeleton.v(140) " "Inferred latch for \"move2\[7\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[8\] skeleton.v(140) " "Inferred latch for \"move2\[8\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[9\] skeleton.v(140) " "Inferred latch for \"move2\[9\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[10\] skeleton.v(140) " "Inferred latch for \"move2\[10\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[11\] skeleton.v(140) " "Inferred latch for \"move2\[11\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[12\] skeleton.v(140) " "Inferred latch for \"move2\[12\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[13\] skeleton.v(140) " "Inferred latch for \"move2\[13\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[14\] skeleton.v(140) " "Inferred latch for \"move2\[14\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351398 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[15\] skeleton.v(140) " "Inferred latch for \"move2\[15\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[16\] skeleton.v(140) " "Inferred latch for \"move2\[16\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[17\] skeleton.v(140) " "Inferred latch for \"move2\[17\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[18\] skeleton.v(140) " "Inferred latch for \"move2\[18\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[19\] skeleton.v(140) " "Inferred latch for \"move2\[19\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[20\] skeleton.v(140) " "Inferred latch for \"move2\[20\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[21\] skeleton.v(140) " "Inferred latch for \"move2\[21\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[22\] skeleton.v(140) " "Inferred latch for \"move2\[22\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[23\] skeleton.v(140) " "Inferred latch for \"move2\[23\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[24\] skeleton.v(140) " "Inferred latch for \"move2\[24\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[25\] skeleton.v(140) " "Inferred latch for \"move2\[25\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[26\] skeleton.v(140) " "Inferred latch for \"move2\[26\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[27\] skeleton.v(140) " "Inferred latch for \"move2\[27\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[28\] skeleton.v(140) " "Inferred latch for \"move2\[28\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[29\] skeleton.v(140) " "Inferred latch for \"move2\[29\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[30\] skeleton.v(140) " "Inferred latch for \"move2\[30\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move2\[31\] skeleton.v(140) " "Inferred latch for \"move2\[31\]\" at skeleton.v(140)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[0\] skeleton.v(128) " "Inferred latch for \"move1\[0\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[1\] skeleton.v(128) " "Inferred latch for \"move1\[1\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[2\] skeleton.v(128) " "Inferred latch for \"move1\[2\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[3\] skeleton.v(128) " "Inferred latch for \"move1\[3\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[4\] skeleton.v(128) " "Inferred latch for \"move1\[4\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[5\] skeleton.v(128) " "Inferred latch for \"move1\[5\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[6\] skeleton.v(128) " "Inferred latch for \"move1\[6\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[7\] skeleton.v(128) " "Inferred latch for \"move1\[7\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[8\] skeleton.v(128) " "Inferred latch for \"move1\[8\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[9\] skeleton.v(128) " "Inferred latch for \"move1\[9\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[10\] skeleton.v(128) " "Inferred latch for \"move1\[10\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[11\] skeleton.v(128) " "Inferred latch for \"move1\[11\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[12\] skeleton.v(128) " "Inferred latch for \"move1\[12\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[13\] skeleton.v(128) " "Inferred latch for \"move1\[13\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[14\] skeleton.v(128) " "Inferred latch for \"move1\[14\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[15\] skeleton.v(128) " "Inferred latch for \"move1\[15\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[16\] skeleton.v(128) " "Inferred latch for \"move1\[16\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[17\] skeleton.v(128) " "Inferred latch for \"move1\[17\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[18\] skeleton.v(128) " "Inferred latch for \"move1\[18\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[19\] skeleton.v(128) " "Inferred latch for \"move1\[19\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[20\] skeleton.v(128) " "Inferred latch for \"move1\[20\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[21\] skeleton.v(128) " "Inferred latch for \"move1\[21\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[22\] skeleton.v(128) " "Inferred latch for \"move1\[22\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[23\] skeleton.v(128) " "Inferred latch for \"move1\[23\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[24\] skeleton.v(128) " "Inferred latch for \"move1\[24\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351399 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[25\] skeleton.v(128) " "Inferred latch for \"move1\[25\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351400 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[26\] skeleton.v(128) " "Inferred latch for \"move1\[26\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351400 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[27\] skeleton.v(128) " "Inferred latch for \"move1\[27\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351400 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[28\] skeleton.v(128) " "Inferred latch for \"move1\[28\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351400 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[29\] skeleton.v(128) " "Inferred latch for \"move1\[29\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351400 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[30\] skeleton.v(128) " "Inferred latch for \"move1\[30\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351400 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[31\] skeleton.v(128) " "Inferred latch for \"move1\[31\]\" at skeleton.v(128)" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351400 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/qnt/Downloads/vga-example/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/qnt/Downloads/vga-example/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351483 ""}  } { { "pll.v" "" { Text "C:/Users/qnt/Downloads/vga-example/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048351483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/qnt/Downloads/vga-example/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048351548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/qnt/Downloads/vga-example/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/qnt/Downloads/vga-example/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/qnt/Downloads/vga-example/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex3 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex3\"" {  } { { "skeleton.v" "hex3" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/qnt/Downloads/vga-example/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556048351622 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/qnt/Downloads/vga-example/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/qnt/Downloads/vga-example/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351645 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/qnt/Downloads/vga-example/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048351645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADDRlogo vga_controller.v(44) " "Verilog HDL or VHDL warning at vga_controller.v(44): object \"ADDRlogo\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351661 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "index_logo vga_controller.v(48) " "Verilog HDL warning at vga_controller.v(48): object index_logo used but never assigned" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 48 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556048351661 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "head1 vga_controller.v(192) " "Verilog HDL or VHDL warning at vga_controller.v(192): object \"head1\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351661 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "head2 vga_controller.v(192) " "Verilog HDL or VHDL warning at vga_controller.v(192): object \"head2\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351661 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "length1 vga_controller.v(193) " "Verilog HDL or VHDL warning at vga_controller.v(193): object \"length1\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351661 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "length2 vga_controller.v(193) " "Verilog HDL or VHDL warning at vga_controller.v(193): object \"length2\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351661 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "move1 vga_controller.v(196) " "Verilog HDL or VHDL warning at vga_controller.v(196): object \"move1\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351661 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig1 vga_controller.v(197) " "Verilog HDL or VHDL warning at vga_controller.v(197): object \"dig1\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351661 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig2 vga_controller.v(197) " "Verilog HDL or VHDL warning at vga_controller.v(197): object \"dig2\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351661 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig3 vga_controller.v(197) " "Verilog HDL or VHDL warning at vga_controller.v(197): object \"dig3\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351661 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig4 vga_controller.v(197) " "Verilog HDL or VHDL warning at vga_controller.v(197): object \"dig4\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351662 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig5 vga_controller.v(197) " "Verilog HDL or VHDL warning at vga_controller.v(197): object \"dig5\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351662 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig6 vga_controller.v(197) " "Verilog HDL or VHDL warning at vga_controller.v(197): object \"dig6\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351662 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "indexhigh vga_controller.v(199) " "Verilog HDL warning at vga_controller.v(199): object indexhigh used but never assigned" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 199 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556048351662 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "invincibilityTimer2 vga_controller.v(202) " "Verilog HDL or VHDL warning at vga_controller.v(202): object \"invincibilityTimer2\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351662 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score1 vga_controller.v(202) " "Verilog HDL or VHDL warning at vga_controller.v(202): object \"score1\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351662 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score2 vga_controller.v(202) " "Verilog HDL or VHDL warning at vga_controller.v(202): object \"score2\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351662 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "theleftbar vga_controller.v(225) " "Verilog HDL or VHDL warning at vga_controller.v(225): object \"theleftbar\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048351662 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(71) " "Verilog HDL assignment warning at vga_controller.v(71): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556048351663 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(393) " "Verilog HDL assignment warning at vga_controller.v(393): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556048351665 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(397) " "Verilog HDL assignment warning at vga_controller.v(397): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556048351665 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_controller.v(403) " "Verilog HDL assignment warning at vga_controller.v(403): truncated value with size 32 to match size of target (16)" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556048351666 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(407) " "Verilog HDL assignment warning at vga_controller.v(407): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556048351666 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "index_logo 0 vga_controller.v(48) " "Net \"index_logo\" at vga_controller.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556048351675 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "indexhigh 0 vga_controller.v(199) " "Net \"indexhigh\" at vga_controller.v(199) has no driver or initial value, using a default initial value '0'" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 199 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556048351676 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/qnt/Downloads/vga-example/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556048351718 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/qnt/Downloads/vga-example/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556048351718 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file board.mif " "Parameter \"init_file\" = \"board.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048351812 ""}  } { { "img_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048351812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsb1 " "Found entity 1: altsyncram_qsb1" {  } { { "db/altsyncram_qsb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_qsb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048351902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qsb1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsb1:auto_generated " "Elaborating entity \"altsyncram_qsb1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/decode_aaa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048351972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048351972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsb1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsb1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_qsb1.tdf" "rden_decode" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_qsb1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048351978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0pb " "Found entity 1: mux_0pb" {  } { { "db/mux_0pb.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/mux_0pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048352048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsb1:auto_generated\|mux_0pb:mux2 " "Elaborating entity \"mux_0pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsb1:auto_generated\|mux_0pb:mux2\"" {  } { { "db/altsyncram_qsb1.tdf" "mux2" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_qsb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "head_data vga_controller:vga_ins\|head_data:head_data_inst " "Elaborating entity \"head_data\" for hierarchy \"vga_controller:vga_ins\|head_data:head_data_inst\"" {  } { { "vga_controller.v" "head_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|head_data:head_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|head_data:head_data_inst\|altsyncram:altsyncram_component\"" {  } { { "head_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/head_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|head_data:head_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|head_data:head_data_inst\|altsyncram:altsyncram_component\"" {  } { { "head_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/head_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|head_data:head_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|head_data:head_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file head.mif " "Parameter \"init_file\" = \"head.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352187 ""}  } { { "head_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/head_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048352187 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 144 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 144 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_hkb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_hkb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkb1 " "Found entity 1: altsyncram_hkb1" {  } { { "db/altsyncram_hkb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_hkb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048352249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkb1 vga_controller:vga_ins\|head_data:head_data_inst\|altsyncram:altsyncram_component\|altsyncram_hkb1:auto_generated " "Elaborating entity \"altsyncram_hkb1\" for hierarchy \"vga_controller:vga_ins\|head_data:head_data_inst\|altsyncram:altsyncram_component\|altsyncram_hkb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "body_data vga_controller:vga_ins\|body_data:body_data_inst " "Elaborating entity \"body_data\" for hierarchy \"vga_controller:vga_ins\|body_data:body_data_inst\"" {  } { { "vga_controller.v" "body_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|body_data:body_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|body_data:body_data_inst\|altsyncram:altsyncram_component\"" {  } { { "body_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/body_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|body_data:body_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|body_data:body_data_inst\|altsyncram:altsyncram_component\"" {  } { { "body_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/body_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|body_data:body_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|body_data:body_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file body.mif " "Parameter \"init_file\" = \"body.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352285 ""}  } { { "body_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/body_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048352285 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 144 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 144 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_dlb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_dlb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dlb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dlb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dlb1 " "Found entity 1: altsyncram_dlb1" {  } { { "db/altsyncram_dlb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_dlb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048352349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dlb1 vga_controller:vga_ins\|body_data:body_data_inst\|altsyncram:altsyncram_component\|altsyncram_dlb1:auto_generated " "Elaborating entity \"altsyncram_dlb1\" for hierarchy \"vga_controller:vga_ins\|body_data:body_data_inst\|altsyncram:altsyncram_component\|altsyncram_dlb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple_data vga_controller:vga_ins\|apple_data:apple_data_inst " "Elaborating entity \"apple_data\" for hierarchy \"vga_controller:vga_ins\|apple_data:apple_data_inst\"" {  } { { "vga_controller.v" "apple_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|apple_data:apple_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|apple_data:apple_data_inst\|altsyncram:altsyncram_component\"" {  } { { "apple_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/apple_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|apple_data:apple_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|apple_data:apple_data_inst\|altsyncram:altsyncram_component\"" {  } { { "apple_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/apple_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|apple_data:apple_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|apple_data:apple_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file apple.mif " "Parameter \"init_file\" = \"apple.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352388 ""}  } { { "apple_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/apple_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048352388 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 144 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 144 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_hob1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_hob1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hob1 " "Found entity 1: altsyncram_hob1" {  } { { "db/altsyncram_hob1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_hob1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048352453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hob1 vga_controller:vga_ins\|apple_data:apple_data_inst\|altsyncram:altsyncram_component\|altsyncram_hob1:auto_generated " "Elaborating entity \"altsyncram_hob1\" for hierarchy \"vga_controller:vga_ins\|apple_data:apple_data_inst\|altsyncram:altsyncram_component\|altsyncram_hob1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_data vga_controller:vga_ins\|zero_data:zero_data_inst " "Elaborating entity \"zero_data\" for hierarchy \"vga_controller:vga_ins\|zero_data:zero_data_inst\"" {  } { { "vga_controller.v" "zero_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\"" {  } { { "zero_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\"" {  } { { "zero_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 0.mif " "Parameter \"init_file\" = \"0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352492 ""}  } { { "zero_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048352492 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_1bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_1bb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bb1 " "Found entity 1: altsyncram_1bb1" {  } { { "db/altsyncram_1bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_1bb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048352556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bb1 vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated " "Elaborating entity \"altsyncram_1bb1\" for hierarchy \"vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_data vga_controller:vga_ins\|one_data:one_data_inst " "Elaborating entity \"one_data\" for hierarchy \"vga_controller:vga_ins\|one_data:one_data_inst\"" {  } { { "vga_controller.v" "one_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\"" {  } { { "one_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\"" {  } { { "one_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 1.mif " "Parameter \"init_file\" = \"1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352596 ""}  } { { "one_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048352596 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_2bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_2bb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2bb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2bb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2bb1 " "Found entity 1: altsyncram_2bb1" {  } { { "db/altsyncram_2bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_2bb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048352660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2bb1 vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated " "Elaborating entity \"altsyncram_2bb1\" for hierarchy \"vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_data vga_controller:vga_ins\|two_data:two_data_inst " "Elaborating entity \"two_data\" for hierarchy \"vga_controller:vga_ins\|two_data:two_data_inst\"" {  } { { "vga_controller.v" "two_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\"" {  } { { "two_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\"" {  } { { "two_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 2.mif " "Parameter \"init_file\" = \"2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352701 ""}  } { { "two_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048352701 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_3bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_3bb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3bb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3bb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3bb1 " "Found entity 1: altsyncram_3bb1" {  } { { "db/altsyncram_3bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_3bb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048352765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3bb1 vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated " "Elaborating entity \"altsyncram_3bb1\" for hierarchy \"vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_data vga_controller:vga_ins\|three_data:three_data_inst " "Elaborating entity \"three_data\" for hierarchy \"vga_controller:vga_ins\|three_data:three_data_inst\"" {  } { { "vga_controller.v" "three_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\"" {  } { { "three_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\"" {  } { { "three_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 3.mif " "Parameter \"init_file\" = \"3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352823 ""}  } { { "three_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048352823 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_4bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_4bb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4bb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4bb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4bb1 " "Found entity 1: altsyncram_4bb1" {  } { { "db/altsyncram_4bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_4bb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048352890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4bb1 vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated " "Elaborating entity \"altsyncram_4bb1\" for hierarchy \"vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_data vga_controller:vga_ins\|four_data:four_data_inst " "Elaborating entity \"four_data\" for hierarchy \"vga_controller:vga_ins\|four_data:four_data_inst\"" {  } { { "vga_controller.v" "four_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\"" {  } { { "four_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\"" {  } { { "four_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 4.mif " "Parameter \"init_file\" = \"4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048352930 ""}  } { { "four_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048352930 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_5bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_5bb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5bb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5bb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5bb1 " "Found entity 1: altsyncram_5bb1" {  } { { "db/altsyncram_5bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_5bb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048352994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048352994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5bb1 vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated " "Elaborating entity \"altsyncram_5bb1\" for hierarchy \"vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048352997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_data vga_controller:vga_ins\|five_data:five_data_inst " "Elaborating entity \"five_data\" for hierarchy \"vga_controller:vga_ins\|five_data:five_data_inst\"" {  } { { "vga_controller.v" "five_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\"" {  } { { "five_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\"" {  } { { "five_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 5.mif " "Parameter \"init_file\" = \"5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353033 ""}  } { { "five_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048353033 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_6bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_6bb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bb1 " "Found entity 1: altsyncram_6bb1" {  } { { "db/altsyncram_6bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_6bb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048353097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bb1 vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated " "Elaborating entity \"altsyncram_6bb1\" for hierarchy \"vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "six_data vga_controller:vga_ins\|six_data:_data_inst " "Elaborating entity \"six_data\" for hierarchy \"vga_controller:vga_ins\|six_data:_data_inst\"" {  } { { "vga_controller.v" "_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\"" {  } { { "six_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\"" {  } { { "six_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 6.mif " "Parameter \"init_file\" = \"6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353138 ""}  } { { "six_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048353138 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_7bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_7bb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bb1 " "Found entity 1: altsyncram_7bb1" {  } { { "db/altsyncram_7bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_7bb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048353202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bb1 vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated " "Elaborating entity \"altsyncram_7bb1\" for hierarchy \"vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_data vga_controller:vga_ins\|seven_data:seven_data_inst " "Elaborating entity \"seven_data\" for hierarchy \"vga_controller:vga_ins\|seven_data:seven_data_inst\"" {  } { { "vga_controller.v" "seven_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\"" {  } { { "seven_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\"" {  } { { "seven_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 7.mif " "Parameter \"init_file\" = \"7.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353242 ""}  } { { "seven_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048353242 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_8bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_8bb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8bb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8bb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8bb1 " "Found entity 1: altsyncram_8bb1" {  } { { "db/altsyncram_8bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_8bb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048353306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8bb1 vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated " "Elaborating entity \"altsyncram_8bb1\" for hierarchy \"vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_data vga_controller:vga_ins\|eight_data:eight_data_inst " "Elaborating entity \"eight_data\" for hierarchy \"vga_controller:vga_ins\|eight_data:eight_data_inst\"" {  } { { "vga_controller.v" "eight_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\"" {  } { { "eight_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\"" {  } { { "eight_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 8.mif " "Parameter \"init_file\" = \"8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353345 ""}  } { { "eight_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048353345 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_9bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_9bb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bb1 " "Found entity 1: altsyncram_9bb1" {  } { { "db/altsyncram_9bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_9bb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048353411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9bb1 vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated " "Elaborating entity \"altsyncram_9bb1\" for hierarchy \"vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nine_data vga_controller:vga_ins\|nine_data:nine_data_inst " "Elaborating entity \"nine_data\" for hierarchy \"vga_controller:vga_ins\|nine_data:nine_data_inst\"" {  } { { "vga_controller.v" "nine_data_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\"" {  } { { "nine_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\"" {  } { { "nine_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 9.mif " "Parameter \"init_file\" = \"9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353451 ""}  } { { "nine_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048353451 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1280 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_abb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_abb1.tdf" 189 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_abb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abb1 " "Found entity 1: altsyncram_abb1" {  } { { "db/altsyncram_abb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_abb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048353515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_abb1 vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated " "Elaborating entity \"altsyncram_abb1\" for hierarchy \"vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TargetFindModule vga_controller:vga_ins\|TargetFindModule:tf_module1 " "Elaborating entity \"TargetFindModule\" for hierarchy \"vga_controller:vga_ins\|TargetFindModule:tf_module1\"" {  } { { "vga_controller.v" "tf_module1" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353542 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "isEqual\[11..10\] 0 vga_controller.v(690) " "Net \"isEqual\[11..10\]\" at vga_controller.v(690) has no driver or initial value, using a default initial value '0'" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 690 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556048353543 "|skeleton|vga_controller:vga_ins|TargetFindModule:tf_module1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equality vga_controller:vga_ins\|TargetFindModule:tf_module1\|equality:loop1\[0\].eq1 " "Elaborating entity \"equality\" for hierarchy \"vga_controller:vga_ins\|TargetFindModule:tf_module1\|equality:loop1\[0\].eq1\"" {  } { { "vga_controller.v" "loop1\[0\].eq1" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/qnt/Downloads/vga-example/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colors.mif " "Parameter \"init_file\" = \"colors.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 85 " "Parameter \"numwords_a\" = \"85\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353668 ""}  } { { "img_index.v" "" { Text "C:/Users/qnt/Downloads/vga-example/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048353668 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 85 memory words in side A specified but total number of address lines is 8 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 85 memory words in side A specified but total number of address lines is 8" {  } { { "db/altsyncram_2rb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_2rb1.tdf" 546 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2rb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2rb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2rb1 " "Found entity 1: altsyncram_2rb1" {  } { { "db/altsyncram_2rb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_2rb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048353732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2rb1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_2rb1:auto_generated " "Elaborating entity \"altsyncram_2rb1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_2rb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/qnt/Downloads/vga-example/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file snake.mif " "Parameter \"init_file\" = \"snake.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353786 ""}  } { { "imem.v" "" { Text "C:/Users/qnt/Downloads/vga-example/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048353786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cp81 " "Found entity 1: altsyncram_cp81" {  } { { "db/altsyncram_cp81.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_cp81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048353851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cp81 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_cp81:auto_generated " "Elaborating entity \"altsyncram_cp81\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_cp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353857 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_cp81.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_cp81.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/qnt/Downloads/vga-example/imem.v" 84 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 197 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1556048353860 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_cp81:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/qnt/Downloads/vga-example/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048353929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048353929 ""}  } { { "dmem.v" "" { Text "C:/Users/qnt/Downloads/vga-example/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048353929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_8vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048353994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048353994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048354000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linear_rng linear_rng:lr1 " "Elaborating entity \"linear_rng\" for hierarchy \"linear_rng:lr1\"" {  } { { "skeleton.v" "lr1" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048354065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048354071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfile:my_regfile\|decoder:dcW " "Elaborating entity \"decoder\" for hierarchy \"regfile:my_regfile\|decoder:dcW\"" {  } { { "processor/regfile.v" "dcW" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048354079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:my_regfile\|register:r0 " "Elaborating entity \"register\" for hierarchy \"regfile:my_regfile\|register:r0\"" {  } { { "processor/regfile.v" "r0" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048354088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref regfile:my_regfile\|register:r0\|dffe_ref:d0 " "Elaborating entity \"dffe_ref\" for hierarchy \"regfile:my_regfile\|register:r0\|dffe_ref:d0\"" {  } { { "processor/regfile.v" "d0" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048354092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_reg regfile:my_regfile\|tri_reg:gen2\[0\].tr " "Elaborating entity \"tri_reg\" for hierarchy \"regfile:my_regfile\|tri_reg:gen2\[0\].tr\"" {  } { { "processor/regfile.v" "gen2\[0\].tr" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048356732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048356899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isLoadSnake_w_out processor.v(622) " "Verilog HDL or VHDL warning at processor.v(622): object \"isLoadSnake_w_out\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356905 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_m processor.v(104) " "Verilog HDL or VHDL warning at processor.v(104): object \"rs_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356905 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt_m processor.v(104) " "Verilog HDL or VHDL warning at processor.v(104): object \"rt_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356905 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_w processor.v(105) " "Verilog HDL or VHDL warning at processor.v(105): object \"rs_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt_w processor.v(105) " "Verilog HDL or VHDL warning at processor.v(105): object \"rt_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBne_m processor.v(111) " "Verilog HDL or VHDL warning at processor.v(111): object \"isBne_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJr_m processor.v(112) " "Verilog HDL or VHDL warning at processor.v(112): object \"isJr_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBlt_m processor.v(113) " "Verilog HDL or VHDL warning at processor.v(113): object \"isBlt_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isR_m processor.v(114) " "Verilog HDL or VHDL warning at processor.v(114): object \"isR_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isI_m processor.v(115) " "Verilog HDL or VHDL warning at processor.v(115): object \"isI_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBne_w processor.v(121) " "Verilog HDL or VHDL warning at processor.v(121): object \"isBne_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJr_w processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"isJr_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBlt_w processor.v(123) " "Verilog HDL or VHDL warning at processor.v(123): object \"isBlt_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isR_w processor.v(124) " "Verilog HDL or VHDL warning at processor.v(124): object \"isR_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isI_w processor.v(125) " "Verilog HDL or VHDL warning at processor.v(125): object \"isI_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isStall_xm processor.v(130) " "Verilog HDL or VHDL warning at processor.v(130): object \"isStall_xm\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negclock processor.v(147) " "Verilog HDL or VHDL warning at processor.v(147): object \"negclock\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJ_d processor.v(205) " "Verilog HDL or VHDL warning at processor.v(205): object \"isJ_d\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJal_d processor.v(209) " "Verilog HDL or VHDL warning at processor.v(209): object \"isJal_d\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSetx_d processor.v(218) " "Verilog HDL or VHDL warning at processor.v(218): object \"isSetx_d\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isR_d processor.v(221) " "Verilog HDL or VHDL warning at processor.v(221): object \"isR_d\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isI_d processor.v(223) " "Verilog HDL or VHDL warning at processor.v(223): object \"isI_d\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSetx_x processor.v(311) " "Verilog HDL or VHDL warning at processor.v(311): object \"isSetx_x\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isR_x processor.v(314) " "Verilog HDL or VHDL warning at processor.v(314): object \"isR_x\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBex_m processor.v(594) " "Verilog HDL or VHDL warning at processor.v(594): object \"isBex_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 594 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBex_w processor.v(653) " "Verilog HDL or VHDL warning at processor.v(653): object \"isBex_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 processor.v(164) " "Verilog HDL assignment warning at processor.v(164): truncated value with size 32 to match size of target (12)" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556048356906 "|skeleton|processor:my_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_fd processor:my_processor\|latch_fd:latch_fd1 " "Elaborating entity \"latch_fd\" for hierarchy \"processor:my_processor\|latch_fd:latch_fd1\"" {  } { { "processor/processor.v" "latch_fd1" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048356909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_pc processor:my_processor\|latch_pc:latch_pc1 " "Elaborating entity \"latch_pc\" for hierarchy \"processor:my_processor\|latch_pc:latch_pc1\"" {  } { { "processor/processor.v" "latch_pc1" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:alu_next_pc " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\"" {  } { { "processor/processor.v" "alu_next_pc" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_32 processor:my_processor\|alu:alu_next_pc\|CLA_32:sum1 " "Elaborating entity \"CLA_32\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|CLA_32:sum1\"" {  } { { "processor/alu.v" "sum1" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8 processor:my_processor\|alu:alu_next_pc\|CLA_32:sum1\|CLA_8:cla1 " "Elaborating entity \"CLA_8\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|CLA_32:sum1\|CLA_8:cla1\"" {  } { { "processor/alu.v" "cla1" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract processor:my_processor\|alu:alu_next_pc\|subtract:sub1 " "Elaborating entity \"subtract\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|subtract:sub1\"" {  } { { "processor/alu.v" "sub1" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_complement processor:my_processor\|alu:alu_next_pc\|subtract:sub1\|two_complement:tc " "Elaborating entity \"two_complement\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|subtract:sub1\|two_complement:tc\"" {  } { { "processor/alu.v" "tc" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_barrel_32 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1 " "Elaborating entity \"sll_barrel_32\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\"" {  } { { "processor/alu.v" "sll1" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_16 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_16:s1 " "Elaborating entity \"sll_16\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_16:s1\"" {  } { { "processor/alu.v" "s1" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|mux_21:m1 " "Elaborating entity \"mux_21\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|mux_21:m1\"" {  } { { "processor/alu.v" "m1" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_8 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_8:s2 " "Elaborating entity \"sll_8\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_8:s2\"" {  } { { "processor/alu.v" "s2" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_4 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_4:s3 " "Elaborating entity \"sll_4\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_4:s3\"" {  } { { "processor/alu.v" "s3" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_2 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_2:s4 " "Elaborating entity \"sll_2\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_2:s4\"" {  } { { "processor/alu.v" "s4" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_1 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_1:s5 " "Elaborating entity \"sll_1\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_1:s5\"" {  } { { "processor/alu.v" "s5" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_barrel_32 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1 " "Elaborating entity \"sra_barrel_32\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\"" {  } { { "processor/alu.v" "sra1" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_16 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_16:s1 " "Elaborating entity \"sra_16\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_16:s1\"" {  } { { "processor/alu.v" "s1" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_8 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_8:s2 " "Elaborating entity \"sra_8\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_8:s2\"" {  } { { "processor/alu.v" "s2" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_4 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_4:s3 " "Elaborating entity \"sra_4\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_4:s3\"" {  } { { "processor/alu.v" "s3" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_2 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_2:s4 " "Elaborating entity \"sra_2\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_2:s4\"" {  } { { "processor/alu.v" "s4" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_1 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_1:s5 " "Elaborating entity \"sra_1\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_1:s5\"" {  } { { "processor/alu.v" "s5" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 processor:my_processor\|alu:alu_next_pc\|and_32:and32 " "Elaborating entity \"and_32\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|and_32:and32\"" {  } { { "processor/alu.v" "and32" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 processor:my_processor\|alu:alu_next_pc\|or_32:or32 " "Elaborating entity \"or_32\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|or_32:or32\"" {  } { { "processor/alu.v" "or32" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21_all_1bit processor:my_processor\|alu:alu_next_pc\|mux_21_all_1bit:mux_less_than " "Elaborating entity \"mux_21_all_1bit\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|mux_21_all_1bit:mux_less_than\"" {  } { { "processor/alu.v" "mux_less_than" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1 processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8 " "Elaborating entity \"mux_8_1\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8\"" {  } { { "processor/alu.v" "mux8" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8\|mux_4_1:m1 " "Elaborating entity \"mux_4_1\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8\|mux_4_1:m1\"" {  } { { "processor/alu.v" "m1" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8\|mux_4_1:m1\|mux_2_1:m1 " "Elaborating entity \"mux_2_1\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8\|mux_4_1:m1\|mux_2_1:m1\"" {  } { { "processor/alu.v" "m1" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_dx processor:my_processor\|latch_dx:latch_dx1 " "Elaborating entity \"latch_dx\" for hierarchy \"processor:my_processor\|latch_dx:latch_dx1\"" {  } { { "processor/processor.v" "latch_dx1" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equality5 processor:my_processor\|equality5:write_a_eq " "Elaborating entity \"equality5\" for hierarchy \"processor:my_processor\|equality5:write_a_eq\"" {  } { { "processor/processor.v" "write_a_eq" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048357698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop processor:my_processor\|dflipflop:dff_startMultDiv " "Elaborating entity \"dflipflop\" for hierarchy \"processor:my_processor\|dflipflop:dff_startMultDiv\"" {  } { { "processor/processor.v" "dff_startMultDiv" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048358098 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pr dflipflop.v(4) " "Verilog HDL or VHDL warning at dflipflop.v(4): object \"pr\" assigned a value but never read" {  } { { "processor/dflipflop.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/dflipflop.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048358099 "|skeleton|processor:my_processor|dflipflop:dff_startMultDiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:my_processor\|multdiv:md1 " "Elaborating entity \"multdiv\" for hierarchy \"processor:my_processor\|multdiv:md1\"" {  } { { "processor/processor.v" "md1" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048358105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult processor:my_processor\|multdiv:md1\|mult:m1 " "Elaborating entity \"mult\" for hierarchy \"processor:my_processor\|multdiv:md1\|mult:m1\"" {  } { { "processor/multdiv.v" "m1" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048358280 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "30 1 multdiv.v(133) " "Verilog HDL warning at multdiv.v(133): actual bit length 30 differs from formal bit length 1" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 133 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1556048358282 "|skeleton|processor:my_processor|multdiv:md1|mult:m1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "30 1 multdiv.v(134) " "Verilog HDL warning at multdiv.v(134): actual bit length 30 differs from formal bit length 1" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1556048358282 "|skeleton|processor:my_processor|multdiv:md1|mult:m1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear 0 multdiv.v(128) " "Net \"clear\" at multdiv.v(128) has no driver or initial value, using a default initial value '0'" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 128 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556048358282 "|skeleton|processor:my_processor|multdiv:md1|mult:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_8 processor:my_processor\|multdiv:md1\|mult:m1\|shift_register_8:counter " "Elaborating entity \"shift_register_8\" for hierarchy \"processor:my_processor\|multdiv:md1\|mult:m1\|shift_register_8:counter\"" {  } { { "processor/multdiv.v" "counter" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048358285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "product_module processor:my_processor\|multdiv:md1\|mult:m1\|product_module:product1 " "Elaborating entity \"product_module\" for hierarchy \"processor:my_processor\|multdiv:md1\|mult:m1\|product_module:product1\"" {  } { { "processor/multdiv.v" "product1" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048358501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_module processor:my_processor\|multdiv:md1\|mult:m1\|multiplier_module:multiplier1 " "Elaborating entity \"multiplier_module\" for hierarchy \"processor:my_processor\|multdiv:md1\|mult:m1\|multiplier_module:multiplier1\"" {  } { { "processor/multdiv.v" "multiplier1" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048358601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_5 processor:my_processor\|multdiv:md1\|mult:m1\|mux_2_1_5:opcode_mux " "Elaborating entity \"mux_2_1_5\" for hierarchy \"processor:my_processor\|multdiv:md1\|mult:m1\|mux_2_1_5:opcode_mux\"" {  } { { "processor/multdiv.v" "opcode_mux" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048358719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div processor:my_processor\|multdiv:md1\|div:d1 " "Elaborating entity \"div\" for hierarchy \"processor:my_processor\|multdiv:md1\|div:d1\"" {  } { { "processor/multdiv.v" "d1" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048358723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clear multdiv.v(189) " "Verilog HDL or VHDL warning at multdiv.v(189): object \"clear\" assigned a value but never read" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556048358724 "|skeleton|processor:my_processor|multdiv:md1|div:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_32 processor:my_processor\|multdiv:md1\|div:d1\|shift_register_32:counter " "Elaborating entity \"shift_register_32\" for hierarchy \"processor:my_processor\|multdiv:md1\|div:d1\|shift_register_32:counter\"" {  } { { "processor/multdiv.v" "counter" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048358727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder_module processor:my_processor\|multdiv:md1\|div:d1\|remainder_module:remainder_module " "Elaborating entity \"remainder_module\" for hierarchy \"processor:my_processor\|multdiv:md1\|div:d1\|remainder_module:remainder_module\"" {  } { { "processor/multdiv.v" "remainder_module" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048359301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_31_bits processor:my_processor\|multdiv:md1\|div:d1\|remainder_module:remainder_module\|mux_2_1_31_bits:m1 " "Elaborating entity \"mux_2_1_31_bits\" for hierarchy \"processor:my_processor\|multdiv:md1\|div:d1\|remainder_module:remainder_module\|mux_2_1_31_bits:m1\"" {  } { { "processor/multdiv.v" "m1" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048359305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quotient_module processor:my_processor\|multdiv:md1\|div:d1\|quotient_module:quotient_module " "Elaborating entity \"quotient_module\" for hierarchy \"processor:my_processor\|multdiv:md1\|div:d1\|quotient_module:quotient_module\"" {  } { { "processor/multdiv.v" "quotient_module" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048359406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_xm processor:my_processor\|latch_xm:latch_xm1 " "Elaborating entity \"latch_xm\" for hierarchy \"processor:my_processor\|latch_xm:latch_xm1\"" {  } { { "processor/processor.v" "latch_xm1" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048359702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_mw processor:my_processor\|latch_mw:latch_mw1 " "Elaborating entity \"latch_mw\" for hierarchy \"processor:my_processor\|latch_mw:latch_mw1\"" {  } { { "processor/processor.v" "latch_mw1" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048360051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_register processor:my_processor\|snake_register:sr1 " "Elaborating entity \"snake_register\" for hierarchy \"processor:my_processor\|snake_register:sr1\"" {  } { { "processor/processor.v" "sr1" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048360392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_11 processor:my_processor\|snake_register:sr1\|register_11:loop1\[110\].snakePosition_reg1 " "Elaborating entity \"register_11\" for hierarchy \"processor:my_processor\|snake_register:sr1\|register_11:loop1\[110\].snakePosition_reg1\"" {  } { { "processor/snake_register.v" "loop1\[110\].snakePosition_reg1" { Text "C:/Users/qnt/Downloads/vga-example/processor/snake_register.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048361238 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "nine_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363313 "|skeleton|vga_controller:vga_ins|nine_data:nine_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "nine_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363313 "|skeleton|vga_controller:vga_ins|nine_data:nine_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "eight_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363314 "|skeleton|vga_controller:vga_ins|eight_data:eight_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "eight_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363314 "|skeleton|vga_controller:vga_ins|eight_data:eight_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "seven_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363314 "|skeleton|vga_controller:vga_ins|seven_data:seven_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "seven_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363314 "|skeleton|vga_controller:vga_ins|seven_data:seven_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "six_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363315 "|skeleton|vga_controller:vga_ins|six_data:_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "six_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363315 "|skeleton|vga_controller:vga_ins|six_data:_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "five_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363315 "|skeleton|vga_controller:vga_ins|five_data:five_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "five_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363315 "|skeleton|vga_controller:vga_ins|five_data:five_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "four_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363316 "|skeleton|vga_controller:vga_ins|four_data:four_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "four_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363316 "|skeleton|vga_controller:vga_ins|four_data:four_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "three_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363316 "|skeleton|vga_controller:vga_ins|three_data:three_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "three_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363317 "|skeleton|vga_controller:vga_ins|three_data:three_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "two_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363317 "|skeleton|vga_controller:vga_ins|two_data:two_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "two_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363317 "|skeleton|vga_controller:vga_ins|two_data:two_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "one_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363318 "|skeleton|vga_controller:vga_ins|one_data:one_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "one_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363318 "|skeleton|vga_controller:vga_ins|one_data:one_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "zero_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363318 "|skeleton|vga_controller:vga_ins|zero_data:zero_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "zero_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363318 "|skeleton|vga_controller:vga_ins|zero_data:zero_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "apple_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/apple_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363319 "|skeleton|vga_controller:vga_ins|apple_data:apple_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "apple_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/apple_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363319 "|skeleton|vga_controller:vga_ins|apple_data:apple_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "body_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/body_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363319 "|skeleton|vga_controller:vga_ins|body_data:body_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "body_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/body_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363319 "|skeleton|vga_controller:vga_ins|body_data:body_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "head_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/head_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363320 "|skeleton|vga_controller:vga_ins|head_data:head_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "head_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/head_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363320 "|skeleton|vga_controller:vga_ins|head_data:head_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 8 7 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/img_data.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1556048363322 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 8 7 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/qnt/Downloads/vga-example/img_data.v" 81 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556048363322 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_abb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_abb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nine_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 172 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|nine_data:nine_data_inst|altsyncram:altsyncram_component|altsyncram_abb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_abb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_abb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nine_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 172 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|nine_data:nine_data_inst|altsyncram:altsyncram_component|altsyncram_abb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_abb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_abb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nine_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 172 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|nine_data:nine_data_inst|altsyncram:altsyncram_component|altsyncram_abb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_abb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_abb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nine_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 172 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|nine_data:nine_data_inst|altsyncram:altsyncram_component|altsyncram_abb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_abb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_abb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nine_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 172 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|nine_data:nine_data_inst|altsyncram:altsyncram_component|altsyncram_abb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_abb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_abb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nine_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 172 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|nine_data:nine_data_inst|altsyncram:altsyncram_component|altsyncram_abb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|nine_data:nine_data_inst\|altsyncram:altsyncram_component\|altsyncram_abb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_abb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_abb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nine_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 172 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|nine_data:nine_data_inst|altsyncram:altsyncram_component|altsyncram_abb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_9bb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eight_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 167 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|eight_data:eight_data_inst|altsyncram:altsyncram_component|altsyncram_9bb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_9bb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eight_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 167 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|eight_data:eight_data_inst|altsyncram:altsyncram_component|altsyncram_9bb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_9bb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eight_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 167 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|eight_data:eight_data_inst|altsyncram:altsyncram_component|altsyncram_9bb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_9bb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eight_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 167 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|eight_data:eight_data_inst|altsyncram:altsyncram_component|altsyncram_9bb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_9bb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eight_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 167 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|eight_data:eight_data_inst|altsyncram:altsyncram_component|altsyncram_9bb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_9bb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eight_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 167 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|eight_data:eight_data_inst|altsyncram:altsyncram_component|altsyncram_9bb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|eight_data:eight_data_inst\|altsyncram:altsyncram_component\|altsyncram_9bb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_9bb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eight_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 167 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|eight_data:eight_data_inst|altsyncram:altsyncram_component|altsyncram_9bb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_8bb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seven_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 162 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|seven_data:seven_data_inst|altsyncram:altsyncram_component|altsyncram_8bb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_8bb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seven_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 162 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|seven_data:seven_data_inst|altsyncram:altsyncram_component|altsyncram_8bb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_8bb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seven_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 162 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|seven_data:seven_data_inst|altsyncram:altsyncram_component|altsyncram_8bb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_8bb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seven_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 162 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|seven_data:seven_data_inst|altsyncram:altsyncram_component|altsyncram_8bb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_8bb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seven_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 162 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|seven_data:seven_data_inst|altsyncram:altsyncram_component|altsyncram_8bb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_8bb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seven_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 162 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|seven_data:seven_data_inst|altsyncram:altsyncram_component|altsyncram_8bb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|seven_data:seven_data_inst\|altsyncram:altsyncram_component\|altsyncram_8bb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_8bb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seven_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 162 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|seven_data:seven_data_inst|altsyncram:altsyncram_component|altsyncram_8bb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_7bb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "six_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 157 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|six_data:_data_inst|altsyncram:altsyncram_component|altsyncram_7bb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_7bb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "six_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 157 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|six_data:_data_inst|altsyncram:altsyncram_component|altsyncram_7bb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_7bb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "six_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 157 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|six_data:_data_inst|altsyncram:altsyncram_component|altsyncram_7bb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_7bb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "six_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 157 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|six_data:_data_inst|altsyncram:altsyncram_component|altsyncram_7bb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_7bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_7bb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "six_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 157 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|six_data:_data_inst|altsyncram:altsyncram_component|altsyncram_7bb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_7bb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "six_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 157 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|six_data:_data_inst|altsyncram:altsyncram_component|altsyncram_7bb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|six_data:_data_inst\|altsyncram:altsyncram_component\|altsyncram_7bb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_7bb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "six_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 157 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|six_data:_data_inst|altsyncram:altsyncram_component|altsyncram_7bb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_6bb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "five_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 152 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|five_data:five_data_inst|altsyncram:altsyncram_component|altsyncram_6bb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_6bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_6bb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "five_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 152 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|five_data:five_data_inst|altsyncram:altsyncram_component|altsyncram_6bb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_6bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_6bb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "five_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 152 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|five_data:five_data_inst|altsyncram:altsyncram_component|altsyncram_6bb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_6bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_6bb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "five_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 152 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|five_data:five_data_inst|altsyncram:altsyncram_component|altsyncram_6bb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_6bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_6bb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "five_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 152 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|five_data:five_data_inst|altsyncram:altsyncram_component|altsyncram_6bb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_6bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_6bb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "five_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 152 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|five_data:five_data_inst|altsyncram:altsyncram_component|altsyncram_6bb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|five_data:five_data_inst\|altsyncram:altsyncram_component\|altsyncram_6bb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_6bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_6bb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "five_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 152 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|five_data:five_data_inst|altsyncram:altsyncram_component|altsyncram_6bb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_5bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_5bb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "four_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 147 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|four_data:four_data_inst|altsyncram:altsyncram_component|altsyncram_5bb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_5bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_5bb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "four_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 147 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|four_data:four_data_inst|altsyncram:altsyncram_component|altsyncram_5bb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_5bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_5bb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "four_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 147 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|four_data:four_data_inst|altsyncram:altsyncram_component|altsyncram_5bb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_5bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_5bb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "four_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 147 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|four_data:four_data_inst|altsyncram:altsyncram_component|altsyncram_5bb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_5bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_5bb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "four_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 147 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|four_data:four_data_inst|altsyncram:altsyncram_component|altsyncram_5bb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_5bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_5bb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "four_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 147 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|four_data:four_data_inst|altsyncram:altsyncram_component|altsyncram_5bb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|four_data:four_data_inst\|altsyncram:altsyncram_component\|altsyncram_5bb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_5bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_5bb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "four_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 147 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|four_data:four_data_inst|altsyncram:altsyncram_component|altsyncram_5bb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_4bb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "three_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 142 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|three_data:three_data_inst|altsyncram:altsyncram_component|altsyncram_4bb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_4bb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "three_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 142 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|three_data:three_data_inst|altsyncram:altsyncram_component|altsyncram_4bb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_4bb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "three_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 142 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|three_data:three_data_inst|altsyncram:altsyncram_component|altsyncram_4bb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_4bb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "three_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 142 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|three_data:three_data_inst|altsyncram:altsyncram_component|altsyncram_4bb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_4bb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "three_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 142 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|three_data:three_data_inst|altsyncram:altsyncram_component|altsyncram_4bb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_4bb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "three_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 142 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|three_data:three_data_inst|altsyncram:altsyncram_component|altsyncram_4bb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|three_data:three_data_inst\|altsyncram:altsyncram_component\|altsyncram_4bb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_4bb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "three_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 142 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|three_data:three_data_inst|altsyncram:altsyncram_component|altsyncram_4bb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_3bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_3bb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "two_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 137 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|two_data:two_data_inst|altsyncram:altsyncram_component|altsyncram_3bb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_3bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_3bb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "two_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 137 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|two_data:two_data_inst|altsyncram:altsyncram_component|altsyncram_3bb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_3bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_3bb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "two_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 137 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|two_data:two_data_inst|altsyncram:altsyncram_component|altsyncram_3bb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_3bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_3bb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "two_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 137 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|two_data:two_data_inst|altsyncram:altsyncram_component|altsyncram_3bb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_3bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_3bb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "two_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 137 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|two_data:two_data_inst|altsyncram:altsyncram_component|altsyncram_3bb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_3bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_3bb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "two_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 137 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|two_data:two_data_inst|altsyncram:altsyncram_component|altsyncram_3bb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|two_data:two_data_inst\|altsyncram:altsyncram_component\|altsyncram_3bb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_3bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_3bb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "two_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 137 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|two_data:two_data_inst|altsyncram:altsyncram_component|altsyncram_3bb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_2bb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "one_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 132 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|one_data:one_data_inst|altsyncram:altsyncram_component|altsyncram_2bb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_2bb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "one_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 132 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|one_data:one_data_inst|altsyncram:altsyncram_component|altsyncram_2bb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_2bb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "one_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 132 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|one_data:one_data_inst|altsyncram:altsyncram_component|altsyncram_2bb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_2bb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "one_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 132 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|one_data:one_data_inst|altsyncram:altsyncram_component|altsyncram_2bb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_2bb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "one_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 132 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|one_data:one_data_inst|altsyncram:altsyncram_component|altsyncram_2bb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_2bb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "one_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 132 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|one_data:one_data_inst|altsyncram:altsyncram_component|altsyncram_2bb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|one_data:one_data_inst\|altsyncram:altsyncram_component\|altsyncram_2bb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_2bb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "one_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 132 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|one_data:one_data_inst|altsyncram:altsyncram_component|altsyncram_2bb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_1bb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "zero_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 127 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|zero_data:zero_data_inst|altsyncram:altsyncram_component|altsyncram_1bb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_1bb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "zero_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 127 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|zero_data:zero_data_inst|altsyncram:altsyncram_component|altsyncram_1bb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_1bb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "zero_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 127 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|zero_data:zero_data_inst|altsyncram:altsyncram_component|altsyncram_1bb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_1bb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "zero_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 127 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|zero_data:zero_data_inst|altsyncram:altsyncram_component|altsyncram_1bb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_1bb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "zero_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 127 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|zero_data:zero_data_inst|altsyncram:altsyncram_component|altsyncram_1bb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_1bb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "zero_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 127 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|zero_data:zero_data_inst|altsyncram:altsyncram_component|altsyncram_1bb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|zero_data:zero_data_inst\|altsyncram:altsyncram_component\|altsyncram_1bb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1bb1.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/altsyncram_1bb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "zero_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 127 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364093 "|skeleton|vga_controller:vga_ins|zero_data:zero_data_inst|altsyncram:altsyncram_component|altsyncram_1bb1:auto_generated|ram_block1a6"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556048364093 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556048364093 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/qnt/Downloads/vga-example/db/pll_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll.v" "" { Text "C:/Users/qnt/Downloads/vga-example/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048364102 "|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556048364102 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556048364102 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1556048365140 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1556048365140 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[31\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[30\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[29\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[28\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[27\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[26\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[25\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[24\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[23\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[22\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[21\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[20\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[19\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[18\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[17\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[16\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[15\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[14\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[13\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[12\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[11\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[10\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[9\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[8\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[7\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[6\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[5\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[4\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[3\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[2\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[1\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[0\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[31\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[30\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[29\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[28\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[27\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[26\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[25\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[24\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[23\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[22\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[21\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[20\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[19\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[18\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[17\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[16\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[15\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[14\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[13\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[12\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[11\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[10\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[9\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[8\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[7\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[6\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[5\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[4\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[3\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[2\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[1\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[0\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1556048365149 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1556048365149 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "linear_rng:lr1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"linear_rng:lr1\|Mult0\"" {  } { { "linear_rng.v" "Mult0" { Text "C:/Users/qnt/Downloads/vga-example/linear_rng.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048370590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod0\"" {  } { { "vga_controller.v" "Mod0" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 369 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048370590 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|Mult0\"" {  } { { "vga_controller.v" "Mult0" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 492 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048370590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div0\"" {  } { { "vga_controller.v" "Div0" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 368 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048370590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div2\"" {  } { { "vga_controller.v" "Div2" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 430 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048370590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div1\"" {  } { { "vga_controller.v" "Div1" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 429 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048370590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod1\"" {  } { { "vga_controller.v" "Mod1" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 391 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048370590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod2\"" {  } { { "vga_controller.v" "Mod2" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 392 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048370590 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556048370590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "linear_rng:lr1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\"" {  } { { "linear_rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/linear_rng.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048370671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "linear_rng:lr1\|lpm_mult:Mult0 " "Instantiated megafunction \"linear_rng:lr1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048370671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048370671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048370671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048370671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048370671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048370671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048370671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048370671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048370671 ""}  } { { "linear_rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/linear_rng.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048370671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "linear_rng:lr1\|lpm_mult:Mult0\|multcore:mult_core linear_rng:lr1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "linear_rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/linear_rng.v" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048370781 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "linear_rng:lr1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder linear_rng:lr1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "linear_rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/linear_rng.v" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048370850 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "linear_rng:lr1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] linear_rng:lr1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "linear_rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/linear_rng.v" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048370932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/add_sub_i9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048370995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048370995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "linear_rng:lr1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add linear_rng:lr1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "linear_rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/linear_rng.v" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048371021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "linear_rng:lr1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] linear_rng:lr1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "linear_rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/linear_rng.v" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048371042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/add_sub_gkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048371104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048371104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "linear_rng:lr1\|lpm_mult:Mult0\|altshift:external_latency_ffs linear_rng:lr1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"linear_rng:lr1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "linear_rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/linear_rng.v" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048371155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 369 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048371215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371216 ""}  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 369 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048371216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/lpm_divide_lcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048371274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048371274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048371309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048371309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048371360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048371360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048371433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048371433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048371505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048371505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 492 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048371538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371538 ""}  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 492 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048371538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 492 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048371554 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 492 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048371578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 492 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048371678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 368 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048371693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371693 ""}  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 368 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048371693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048371751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048371751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div2\"" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 430 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048371844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div2 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048371844 ""}  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 430 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048371844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62p " "Found entity 1: lpm_divide_62p" {  } { { "db/lpm_divide_62p.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/lpm_divide_62p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048371902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048371902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048371942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048371942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 429 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048372179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div1 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372179 ""}  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 429 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048372179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72p " "Found entity 1: lpm_divide_72p" {  } { { "db/lpm_divide_72p.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/lpm_divide_72p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 391 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048372365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372365 ""}  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 391 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048372365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_poo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_poo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_poo " "Found entity 1: lpm_divide_poo" {  } { { "db/lpm_divide_poo.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/lpm_divide_poo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_hbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_hbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_hbg " "Found entity 1: abs_divider_hbg" {  } { { "db/abs_divider_hbg.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/abs_divider_hbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/lpm_abs_2v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_f0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_f0a " "Found entity 1: lpm_abs_f0a" {  } { { "db/lpm_abs_f0a.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/lpm_abs_f0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod2\"" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 392 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048372664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod2 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556048372664 ""}  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 392 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556048372664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qoo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qoo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qoo " "Found entity 1: lpm_divide_qoo" {  } { { "db/lpm_divide_qoo.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/lpm_divide_qoo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ibg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ibg " "Found entity 1: abs_divider_ibg" {  } { { "db/abs_divider_ibg.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/abs_divider_ibg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_17f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_17f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_17f " "Found entity 1: alt_u_div_17f" {  } { { "db/alt_u_div_17f.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_17f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_g0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_g0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_g0a " "Found entity 1: lpm_abs_g0a" {  } { { "db/lpm_abs_g0a.tdf" "" { Text "C:/Users/qnt/Downloads/vga-example/db/lpm_abs_g0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556048372920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048372920 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556048374509 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/qnt/Downloads/vga-example/lcd.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1556048374659 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1556048374659 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[0\] GND " "Pin \"debug_data_in\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[1\] GND " "Pin \"debug_data_in\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[2\] GND " "Pin \"debug_data_in\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[3\] GND " "Pin \"debug_data_in\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[4\] GND " "Pin \"debug_data_in\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[5\] GND " "Pin \"debug_data_in\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[6\] GND " "Pin \"debug_data_in\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[7\] GND " "Pin \"debug_data_in\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[8\] GND " "Pin \"debug_data_in\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[9\] GND " "Pin \"debug_data_in\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[10\] GND " "Pin \"debug_data_in\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[11\] GND " "Pin \"debug_data_in\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[12\] GND " "Pin \"debug_data_in\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[13\] GND " "Pin \"debug_data_in\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[14\] GND " "Pin \"debug_data_in\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[15\] GND " "Pin \"debug_data_in\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[16\] GND " "Pin \"debug_data_in\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[17\] GND " "Pin \"debug_data_in\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[18\] GND " "Pin \"debug_data_in\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[19\] GND " "Pin \"debug_data_in\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[20\] GND " "Pin \"debug_data_in\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[21\] GND " "Pin \"debug_data_in\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[22\] GND " "Pin \"debug_data_in\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[23\] GND " "Pin \"debug_data_in\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[24\] GND " "Pin \"debug_data_in\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[25\] GND " "Pin \"debug_data_in\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[26\] GND " "Pin \"debug_data_in\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[27\] GND " "Pin \"debug_data_in\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[28\] GND " "Pin \"debug_data_in\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[29\] GND " "Pin \"debug_data_in\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[30\] GND " "Pin \"debug_data_in\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[31\] GND " "Pin \"debug_data_in\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[0\] GND " "Pin \"debug_addr\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[1\] GND " "Pin \"debug_addr\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[2\] GND " "Pin \"debug_addr\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[3\] GND " "Pin \"debug_addr\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[4\] GND " "Pin \"debug_addr\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[5\] GND " "Pin \"debug_addr\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[6\] GND " "Pin \"debug_addr\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[7\] GND " "Pin \"debug_addr\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[8\] GND " "Pin \"debug_addr\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[9\] GND " "Pin \"debug_addr\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[10\] GND " "Pin \"debug_addr\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[11\] GND " "Pin \"debug_addr\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|debug_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[0\] GND " "Pin \"seg1\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[1\] GND " "Pin \"seg1\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[2\] GND " "Pin \"seg1\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[3\] GND " "Pin \"seg1\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[4\] GND " "Pin \"seg1\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[5\] GND " "Pin \"seg1\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[6\] GND " "Pin \"seg1\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[0\] GND " "Pin \"seg2\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[3\] GND " "Pin \"seg2\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[4\] GND " "Pin \"seg2\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[5\] GND " "Pin \"seg2\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] GND " "Pin \"seg2\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] GND " "Pin \"seg3\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] GND " "Pin \"seg3\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] GND " "Pin \"seg3\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] GND " "Pin \"seg3\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] GND " "Pin \"seg3\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] GND " "Pin \"seg4\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] GND " "Pin \"seg4\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] GND " "Pin \"seg4\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] GND " "Pin \"seg4\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] GND " "Pin \"seg4\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] GND " "Pin \"seg5\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] GND " "Pin \"seg5\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] GND " "Pin \"seg5\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] GND " "Pin \"seg5\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] GND " "Pin \"seg5\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] GND " "Pin \"seg5\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[6\] VCC " "Pin \"seg5\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[0\] GND " "Pin \"seg6\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[1\] GND " "Pin \"seg6\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[2\] GND " "Pin \"seg6\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[3\] GND " "Pin \"seg6\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[4\] GND " "Pin \"seg6\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[5\] GND " "Pin \"seg6\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[6\] VCC " "Pin \"seg6\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[0\] GND " "Pin \"seg7\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[3\] GND " "Pin \"seg7\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[4\] GND " "Pin \"seg7\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[5\] GND " "Pin \"seg7\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] VCC " "Pin \"seg7\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] GND " "Pin \"seg8\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] GND " "Pin \"seg8\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] GND " "Pin \"seg8\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] GND " "Pin \"seg8\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] VCC " "Pin \"seg8\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[10\] GND " "Pin \"randomNumOut\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[11\] GND " "Pin \"randomNumOut\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[12\] GND " "Pin \"randomNumOut\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[13\] GND " "Pin \"randomNumOut\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[14\] GND " "Pin \"randomNumOut\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[15\] GND " "Pin \"randomNumOut\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[16\] GND " "Pin \"randomNumOut\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[17\] GND " "Pin \"randomNumOut\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[18\] GND " "Pin \"randomNumOut\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[19\] GND " "Pin \"randomNumOut\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[20\] GND " "Pin \"randomNumOut\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[21\] GND " "Pin \"randomNumOut\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[22\] GND " "Pin \"randomNumOut\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[23\] GND " "Pin \"randomNumOut\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[24\] GND " "Pin \"randomNumOut\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[25\] GND " "Pin \"randomNumOut\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[26\] GND " "Pin \"randomNumOut\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[27\] GND " "Pin \"randomNumOut\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[28\] GND " "Pin \"randomNumOut\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[29\] GND " "Pin \"randomNumOut\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[30\] GND " "Pin \"randomNumOut\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "randomNumOut\[31\] GND " "Pin \"randomNumOut\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556048382402 "|skeleton|randomNumOut[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556048382402 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556048382660 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556048388015 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod0\|lpm_divide_lcm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_8af:divider\|add_sub_13_result_int\[1\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod0\|lpm_divide_lcm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_8af:divider\|add_sub_13_result_int\[1\]~10\"" {  } { { "db/alt_u_div_8af.tdf" "add_sub_13_result_int\[1\]~10" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_8af.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_17~8 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_17~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_17~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_17~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_18~14 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_18~14\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[0\]~56" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_6af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_6af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_17f.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_17f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|op_4~8 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|op_4~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|op_4~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|op_4~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_14_result_int\[0\]~12 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_14_result_int\[0\]~12\"" {  } { { "db/alt_u_div_17f.tdf" "add_sub_14_result_int\[0\]~12" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_17f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_15_result_int\[0\]~12 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_15_result_int\[0\]~12\"" {  } { { "db/alt_u_div_17f.tdf" "add_sub_15_result_int\[0\]~12" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_17f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_16_result_int\[0\]~12 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_16_result_int\[0\]~12\"" {  } { { "db/alt_u_div_17f.tdf" "add_sub_16_result_int\[0\]~12" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_17f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_17_result_int\[0\]~12 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_17_result_int\[0\]~12\"" {  } { { "db/alt_u_div_17f.tdf" "add_sub_17_result_int\[0\]~12" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_17f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_18_result_int\[0\]~12 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_qoo:auto_generated\|abs_divider_ibg:divider\|alt_u_div_17f:divider\|add_sub_18_result_int\[0\]~12\"" {  } { { "db/alt_u_div_17f.tdf" "add_sub_18_result_int\[0\]~12" { Text "C:/Users/qnt/Downloads/vga-example/db/alt_u_div_17f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556048388046 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1556048388046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/qnt/Downloads/vga-example/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/qnt/Downloads/vga-example/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048388321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556048389626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556048389626 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/qnt/Downloads/vga-example/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 168 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556048389801 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/qnt/Downloads/vga-example/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 168 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556048389801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8569 " "Implemented 8569 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556048390192 ""} { "Info" "ICUT_CUT_TM_OPINS" "215 " "Implemented 215 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556048390192 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556048390192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7965 " "Implemented 7965 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556048390192 ""} { "Info" "ICUT_CUT_TM_RAMS" "375 " "Implemented 375 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556048390192 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556048390192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556048390192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 399 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 399 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556048390290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 15:39:50 2019 " "Processing ended: Tue Apr 23 15:39:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556048390290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556048390290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556048390290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556048390290 ""}
