|VGA
CLOCK_50 => CLOCK_50.IN2
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
LEDR[0] <= Milestone1:comb_4.port3
LEDR[1] <= Milestone1:comb_4.port3
LEDR[2] <= Milestone1:comb_4.port3
LEDR[3] <= Milestone1:comb_4.port3
LEDR[4] <= Milestone1:comb_4.port3
LEDR[5] <= Milestone1:comb_4.port3
LEDR[6] <= Milestone1:comb_4.port3
LEDR[7] <= Milestone1:comb_4.port3
LEDR[8] <= Milestone1:comb_4.port3
LEDR[9] <= Milestone1:comb_4.port3
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
HEX5[0] <= Milestone1:comb_4.port4
HEX5[1] <= Milestone1:comb_4.port4
HEX5[2] <= Milestone1:comb_4.port4
HEX5[3] <= Milestone1:comb_4.port4
HEX5[4] <= Milestone1:comb_4.port4
HEX5[5] <= Milestone1:comb_4.port4
HEX5[6] <= Milestone1:comb_4.port4
HEX4[0] <= Milestone1:comb_4.port5
HEX4[1] <= Milestone1:comb_4.port5
HEX4[2] <= Milestone1:comb_4.port5
HEX4[3] <= Milestone1:comb_4.port5
HEX4[4] <= Milestone1:comb_4.port5
HEX4[5] <= Milestone1:comb_4.port5
HEX4[6] <= Milestone1:comb_4.port5
HEX3[0] <= Milestone1:comb_4.port6
HEX3[1] <= Milestone1:comb_4.port6
HEX3[2] <= Milestone1:comb_4.port6
HEX3[3] <= Milestone1:comb_4.port6
HEX3[4] <= Milestone1:comb_4.port6
HEX3[5] <= Milestone1:comb_4.port6
HEX3[6] <= Milestone1:comb_4.port6
HEX2[0] <= Milestone1:comb_4.port7
HEX2[1] <= Milestone1:comb_4.port7
HEX2[2] <= Milestone1:comb_4.port7
HEX2[3] <= Milestone1:comb_4.port7
HEX2[4] <= Milestone1:comb_4.port7
HEX2[5] <= Milestone1:comb_4.port7
HEX2[6] <= Milestone1:comb_4.port7
HEX1[0] <= Milestone1:comb_4.port8
HEX1[1] <= Milestone1:comb_4.port8
HEX1[2] <= Milestone1:comb_4.port8
HEX1[3] <= Milestone1:comb_4.port8
HEX1[4] <= Milestone1:comb_4.port8
HEX1[5] <= Milestone1:comb_4.port8
HEX1[6] <= Milestone1:comb_4.port8
HEX0[0] <= Milestone1:comb_4.port9
HEX0[1] <= Milestone1:comb_4.port9
HEX0[2] <= Milestone1:comb_4.port9
HEX0[3] <= Milestone1:comb_4.port9
HEX0[4] <= Milestone1:comb_4.port9
HEX0[5] <= Milestone1:comb_4.port9
HEX0[6] <= Milestone1:comb_4.port9
PS2_CLK <> Milestone1:comb_4.port14
PS2_DAT <> Milestone1:comb_4.port15


|VGA|Milestone1:comb_4
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN4
LEDR[0] <= datapath:mydatapath.port8
LEDR[1] <= datapath:mydatapath.port8
LEDR[2] <= datapath:mydatapath.port8
LEDR[3] <= datapath:mydatapath.port8
LEDR[4] <= datapath:mydatapath.port8
LEDR[5] <= datapath:mydatapath.port8
LEDR[6] <= datapath:mydatapath.port8
LEDR[7] <= datapath:mydatapath.port8
LEDR[8] <= datapath:mydatapath.port8
LEDR[9] <= datapath:mydatapath.port8
HEX5[0] <= gameTime:GameCountDown.port3
HEX5[1] <= gameTime:GameCountDown.port3
HEX5[2] <= gameTime:GameCountDown.port3
HEX5[3] <= gameTime:GameCountDown.port3
HEX5[4] <= gameTime:GameCountDown.port3
HEX5[5] <= gameTime:GameCountDown.port3
HEX5[6] <= gameTime:GameCountDown.port3
HEX4[0] <= gameTime:GameCountDown.port4
HEX4[1] <= gameTime:GameCountDown.port4
HEX4[2] <= gameTime:GameCountDown.port4
HEX4[3] <= gameTime:GameCountDown.port4
HEX4[4] <= gameTime:GameCountDown.port4
HEX4[5] <= gameTime:GameCountDown.port4
HEX4[6] <= gameTime:GameCountDown.port4
HEX3[0] <= datapath:mydatapath.port9
HEX3[1] <= datapath:mydatapath.port9
HEX3[2] <= datapath:mydatapath.port9
HEX3[3] <= datapath:mydatapath.port9
HEX3[4] <= datapath:mydatapath.port9
HEX3[5] <= datapath:mydatapath.port9
HEX3[6] <= datapath:mydatapath.port9
HEX2[0] <= datapath:mydatapath.port10
HEX2[1] <= datapath:mydatapath.port10
HEX2[2] <= datapath:mydatapath.port10
HEX2[3] <= datapath:mydatapath.port10
HEX2[4] <= datapath:mydatapath.port10
HEX2[5] <= datapath:mydatapath.port10
HEX2[6] <= datapath:mydatapath.port10
HEX1[0] <= datapath:mydatapath.port11
HEX1[1] <= datapath:mydatapath.port11
HEX1[2] <= datapath:mydatapath.port11
HEX1[3] <= datapath:mydatapath.port11
HEX1[4] <= datapath:mydatapath.port11
HEX1[5] <= datapath:mydatapath.port11
HEX1[6] <= datapath:mydatapath.port11
HEX0[0] <= datapath:mydatapath.port12
HEX0[1] <= datapath:mydatapath.port12
HEX0[2] <= datapath:mydatapath.port12
HEX0[3] <= datapath:mydatapath.port12
HEX0[4] <= datapath:mydatapath.port12
HEX0[5] <= datapath:mydatapath.port12
HEX0[6] <= datapath:mydatapath.port12
colour[0] <= datapath:mydatapath.port15
colour[1] <= datapath:mydatapath.port15
colour[2] <= datapath:mydatapath.port15
x[0] <= datapath:mydatapath.port13
x[1] <= datapath:mydatapath.port13
x[2] <= datapath:mydatapath.port13
x[3] <= datapath:mydatapath.port13
x[4] <= datapath:mydatapath.port13
x[5] <= datapath:mydatapath.port13
x[6] <= datapath:mydatapath.port13
x[7] <= datapath:mydatapath.port13
x[8] <= datapath:mydatapath.port13
y[0] <= datapath:mydatapath.port14
y[1] <= datapath:mydatapath.port14
y[2] <= datapath:mydatapath.port14
y[3] <= datapath:mydatapath.port14
y[4] <= datapath:mydatapath.port14
y[5] <= datapath:mydatapath.port14
y[6] <= datapath:mydatapath.port14
y[7] <= datapath:mydatapath.port14
plot <= datapath:mydatapath.port16
PS2_CLK <> Keyboard:myKeyboard.port1
PS2_DAT <> Keyboard:myKeyboard.port2


|VGA|Milestone1:comb_4|gameTime:GameCountDown
clock => clock.IN1
reset => reset.IN1
gameOver <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
HEXtwo[0] <= hex_display:tenth.port1
HEXtwo[1] <= hex_display:tenth.port1
HEXtwo[2] <= hex_display:tenth.port1
HEXtwo[3] <= hex_display:tenth.port1
HEXtwo[4] <= hex_display:tenth.port1
HEXtwo[5] <= hex_display:tenth.port1
HEXtwo[6] <= hex_display:tenth.port1
HEXone[0] <= hex_display:oneth.port1
HEXone[1] <= hex_display:oneth.port1
HEXone[2] <= hex_display:oneth.port1
HEXone[3] <= hex_display:oneth.port1
HEXone[4] <= hex_display:oneth.port1
HEXone[5] <= hex_display:oneth.port1
HEXone[6] <= hex_display:oneth.port1


|VGA|Milestone1:comb_4|gameTime:GameCountDown|oneSecond:gameCounter
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
reset => always0.IN1
signal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|gameTime:GameCountDown|hex_display:tenth
signal[0] => W[1].IN1
signal[0] => W[3].IN1
signal[0] => W[5].IN1
signal[0] => W[7].IN1
signal[0] => W[9].IN1
signal[0] => W[11].IN1
signal[0] => W[13].IN1
signal[0] => W[15].IN1
signal[0] => W[12].IN1
signal[0] => W[0].IN1
signal[0] => W[2].IN1
signal[0] => W[4].IN1
signal[0] => W[10].IN1
signal[0] => W[14].IN1
signal[0] => W[6].IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|gameTime:GameCountDown|hex_display:oneth
signal[0] => W[1].IN1
signal[0] => W[3].IN1
signal[0] => W[5].IN1
signal[0] => W[7].IN1
signal[0] => W[9].IN1
signal[0] => W[11].IN1
signal[0] => W[13].IN1
signal[0] => W[15].IN1
signal[0] => W[12].IN1
signal[0] => W[0].IN1
signal[0] => W[2].IN1
signal[0] => W[4].IN1
signal[0] => W[10].IN1
signal[0] => W[14].IN1
signal[0] => W[6].IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|controlPath:myControl
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
clock => clock.IN1
generated => Mux4.IN14
hit => always0.IN0
delaySignal => ~NO_FANOUT~
timer => presentstate.OUTPUTSELECT
timer => presentstate.OUTPUTSELECT
timer => presentstate.OUTPUTSELECT
timer => presentstate.OUTPUTSELECT
presentstate[0] <= presentstate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presentstate[1] <= presentstate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presentstate[2] <= presentstate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presentstate[3] <= presentstate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inOver => Mux4.IN15
upOver => always0.IN0
downOver => always0.IN1
currentscore[0] => LessThan0.IN32
currentscore[0] => LessThan1.IN32
currentscore[0] => LessThan2.IN32
currentscore[0] => LessThan3.IN32
currentscore[1] => LessThan0.IN31
currentscore[1] => LessThan1.IN31
currentscore[1] => LessThan2.IN31
currentscore[1] => LessThan3.IN31
currentscore[2] => LessThan0.IN30
currentscore[2] => LessThan1.IN30
currentscore[2] => LessThan2.IN30
currentscore[2] => LessThan3.IN30
currentscore[3] => LessThan0.IN29
currentscore[3] => LessThan1.IN29
currentscore[3] => LessThan2.IN29
currentscore[3] => LessThan3.IN29
currentscore[4] => LessThan0.IN28
currentscore[4] => LessThan1.IN28
currentscore[4] => LessThan2.IN28
currentscore[4] => LessThan3.IN28
currentscore[5] => LessThan0.IN27
currentscore[5] => LessThan1.IN27
currentscore[5] => LessThan2.IN27
currentscore[5] => LessThan3.IN27
currentscore[6] => LessThan0.IN26
currentscore[6] => LessThan1.IN26
currentscore[6] => LessThan2.IN26
currentscore[6] => LessThan3.IN26
currentscore[7] => LessThan0.IN25
currentscore[7] => LessThan1.IN25
currentscore[7] => LessThan2.IN25
currentscore[7] => LessThan3.IN25
currentscore[8] => LessThan0.IN24
currentscore[8] => LessThan1.IN24
currentscore[8] => LessThan2.IN24
currentscore[8] => LessThan3.IN24
currentscore[9] => LessThan0.IN23
currentscore[9] => LessThan1.IN23
currentscore[9] => LessThan2.IN23
currentscore[9] => LessThan3.IN23
currentscore[10] => LessThan0.IN22
currentscore[10] => LessThan1.IN22
currentscore[10] => LessThan2.IN22
currentscore[10] => LessThan3.IN22
currentscore[11] => LessThan0.IN21
currentscore[11] => LessThan1.IN21
currentscore[11] => LessThan2.IN21
currentscore[11] => LessThan3.IN21
currentscore[12] => LessThan0.IN20
currentscore[12] => LessThan1.IN20
currentscore[12] => LessThan2.IN20
currentscore[12] => LessThan3.IN20
currentscore[13] => LessThan0.IN19
currentscore[13] => LessThan1.IN19
currentscore[13] => LessThan2.IN19
currentscore[13] => LessThan3.IN19
currentscore[14] => LessThan0.IN18
currentscore[14] => LessThan1.IN18
currentscore[14] => LessThan2.IN18
currentscore[14] => LessThan3.IN18
currentscore[15] => LessThan0.IN17
currentscore[15] => LessThan1.IN17
currentscore[15] => LessThan2.IN17
currentscore[15] => LessThan3.IN17
wrong => always0.IN1
eraseCount[0] => Equal0.IN12
eraseCount[1] => Equal0.IN11
eraseCount[2] => Equal0.IN10
eraseCount[3] => Equal0.IN9
eraseCount[4] => Equal0.IN8
eraseCount[5] => Equal0.IN7
eraseCount[6] => Equal0.IN6
eraseCount[7] => Equal0.IN5
eraseCount[8] => Equal0.IN4
eraseCount[9] => Equal0.IN3
eraseCount[10] => Equal0.IN2
eraseCount[11] => Equal0.IN1
eraseCount[12] => Equal0.IN0


|VGA|Milestone1:comb_4|controlPath:myControl|delayCNT:myDelay
clock => delaycount[0]~reg0.CLK
clock => delaycount[1]~reg0.CLK
clock => delaycount[2]~reg0.CLK
clock => delaycount[3]~reg0.CLK
clock => delaycount[4]~reg0.CLK
clock => delaycount[5]~reg0.CLK
clock => delaycount[6]~reg0.CLK
clock => delaycount[7]~reg0.CLK
clock => delaycount[8]~reg0.CLK
clock => delaycount[9]~reg0.CLK
clock => delaycount[10]~reg0.CLK
clock => delaycount[11]~reg0.CLK
clock => delaycount[12]~reg0.CLK
clock => delaycount[13]~reg0.CLK
clock => delaycount[14]~reg0.CLK
clock => delaycount[15]~reg0.CLK
clock => delaycount[16]~reg0.CLK
clock => delaycount[17]~reg0.CLK
clock => delaycount[18]~reg0.CLK
clock => delaycount[19]~reg0.CLK
clock => delaycount[20]~reg0.CLK
clock => delaycount[21]~reg0.CLK
clock => delaycount[22]~reg0.CLK
clock => delaycount[23]~reg0.CLK
clock => delaycount[24]~reg0.CLK
clock => delaycount[25]~reg0.CLK
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
delaycount[0] <= delaycount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[1] <= delaycount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[2] <= delaycount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[3] <= delaycount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[4] <= delaycount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[5] <= delaycount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[6] <= delaycount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[7] <= delaycount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[8] <= delaycount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[9] <= delaycount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[10] <= delaycount[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[11] <= delaycount[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[12] <= delaycount[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[13] <= delaycount[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[14] <= delaycount[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[15] <= delaycount[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[16] <= delaycount[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[17] <= delaycount[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[18] <= delaycount[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[19] <= delaycount[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[20] <= delaycount[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[21] <= delaycount[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[22] <= delaycount[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[23] <= delaycount[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[24] <= delaycount[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[25] <= delaycount[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath
A[0] => always0.IN0
A[0] => always0.IN0
A[0] => hit.IN1
A[1] => always0.IN1
A[1] => always0.IN0
A[1] => hit.IN1
A[2] => always0.IN1
A[2] => always0.IN1
A[2] => always0.IN1
A[2] => hit.IN1
A[3] => always0.IN1
A[3] => always0.IN1
A[3] => always0.IN1
A[3] => hit.IN1
reset => reset.IN3
gameOver => gameOver.IN1
clock => clock.IN4
currentstate[0] => currentstate[0].IN1
currentstate[1] => currentstate[1].IN1
currentstate[2] => currentstate[2].IN1
currentstate[3] => currentstate[3].IN1
delaySignal <= <GND>
generated <= generated$latch.DB_MAX_OUTPUT_PORT_TYPE
hit <= hit.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= LEDR[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= LEDR[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= <GND>
HEXthree[0] <= scoreCounter:myScore.port4
HEXthree[1] <= scoreCounter:myScore.port4
HEXthree[2] <= scoreCounter:myScore.port4
HEXthree[3] <= scoreCounter:myScore.port4
HEXthree[4] <= scoreCounter:myScore.port4
HEXthree[5] <= scoreCounter:myScore.port4
HEXthree[6] <= scoreCounter:myScore.port4
HEXtwo[0] <= scoreCounter:myScore.port5
HEXtwo[1] <= scoreCounter:myScore.port5
HEXtwo[2] <= scoreCounter:myScore.port5
HEXtwo[3] <= scoreCounter:myScore.port5
HEXtwo[4] <= scoreCounter:myScore.port5
HEXtwo[5] <= scoreCounter:myScore.port5
HEXtwo[6] <= scoreCounter:myScore.port5
HEXone[0] <= scoreCounter:myScore.port6
HEXone[1] <= scoreCounter:myScore.port6
HEXone[2] <= scoreCounter:myScore.port6
HEXone[3] <= scoreCounter:myScore.port6
HEXone[4] <= scoreCounter:myScore.port6
HEXone[5] <= scoreCounter:myScore.port6
HEXone[6] <= scoreCounter:myScore.port6
HEXzero[0] <= scoreCounter:myScore.port7
HEXzero[1] <= scoreCounter:myScore.port7
HEXzero[2] <= scoreCounter:myScore.port7
HEXzero[3] <= scoreCounter:myScore.port7
HEXzero[4] <= scoreCounter:myScore.port7
HEXzero[5] <= scoreCounter:myScore.port7
HEXzero[6] <= scoreCounter:myScore.port7
x[0] <= x[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
plot <= plot$latch.DB_MAX_OUTPUT_PORT_TYPE
inOver <= animationModule:myAnimation.port16
upOver <= animationModule:myAnimation.port17
downOver <= animationModule:myAnimation.port18
currentscore[0] <= scoreCounter:myScore.port8
currentscore[1] <= scoreCounter:myScore.port8
currentscore[2] <= scoreCounter:myScore.port8
currentscore[3] <= scoreCounter:myScore.port8
currentscore[4] <= scoreCounter:myScore.port8
currentscore[5] <= scoreCounter:myScore.port8
currentscore[6] <= scoreCounter:myScore.port8
currentscore[7] <= scoreCounter:myScore.port8
currentscore[8] <= scoreCounter:myScore.port8
currentscore[9] <= scoreCounter:myScore.port8
currentscore[10] <= scoreCounter:myScore.port8
currentscore[11] <= scoreCounter:myScore.port8
currentscore[12] <= scoreCounter:myScore.port8
currentscore[13] <= scoreCounter:myScore.port8
currentscore[14] <= scoreCounter:myScore.port8
currentscore[15] <= scoreCounter:myScore.port8
wrong <= wrong$latch.DB_MAX_OUTPUT_PORT_TYPE
eraseCount[0] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[1] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[2] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[3] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[4] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[5] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[6] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[7] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[8] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[9] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[10] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[11] <= gameOverDisplay:myGanmeOverDisplay.port7
eraseCount[12] <= gameOverDisplay:myGanmeOverDisplay.port7


|VGA|Milestone1:comb_4|datapath:mydatapath|scoreCounter:myScore
clock => counter[0]~reg0.CLK
clock => counter[1]~reg0.CLK
clock => counter[2]~reg0.CLK
clock => counter[3]~reg0.CLK
clock => counter[4]~reg0.CLK
clock => counter[5]~reg0.CLK
clock => counter[6]~reg0.CLK
clock => counter[7]~reg0.CLK
clock => counter[8]~reg0.CLK
clock => counter[9]~reg0.CLK
clock => counter[10]~reg0.CLK
clock => counter[11]~reg0.CLK
clock => counter[12]~reg0.CLK
clock => counter[13]~reg0.CLK
clock => counter[14]~reg0.CLK
clock => counter[15]~reg0.CLK
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
wrong => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
HEX3[0] <= hex_display:scoreThousandth.port1
HEX3[1] <= hex_display:scoreThousandth.port1
HEX3[2] <= hex_display:scoreThousandth.port1
HEX3[3] <= hex_display:scoreThousandth.port1
HEX3[4] <= hex_display:scoreThousandth.port1
HEX3[5] <= hex_display:scoreThousandth.port1
HEX3[6] <= hex_display:scoreThousandth.port1
HEX2[0] <= hex_display:scoreHundredth.port1
HEX2[1] <= hex_display:scoreHundredth.port1
HEX2[2] <= hex_display:scoreHundredth.port1
HEX2[3] <= hex_display:scoreHundredth.port1
HEX2[4] <= hex_display:scoreHundredth.port1
HEX2[5] <= hex_display:scoreHundredth.port1
HEX2[6] <= hex_display:scoreHundredth.port1
HEX1[0] <= hex_display:scoreTenth.port1
HEX1[1] <= hex_display:scoreTenth.port1
HEX1[2] <= hex_display:scoreTenth.port1
HEX1[3] <= hex_display:scoreTenth.port1
HEX1[4] <= hex_display:scoreTenth.port1
HEX1[5] <= hex_display:scoreTenth.port1
HEX1[6] <= hex_display:scoreTenth.port1
HEX0[0] <= hex_display:scoreOnes.port1
HEX0[1] <= hex_display:scoreOnes.port1
HEX0[2] <= hex_display:scoreOnes.port1
HEX0[3] <= hex_display:scoreOnes.port1
HEX0[4] <= hex_display:scoreOnes.port1
HEX0[5] <= hex_display:scoreOnes.port1
HEX0[6] <= hex_display:scoreOnes.port1
counter[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
counter[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
counter[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
counter[10] <= counter[10].DB_MAX_OUTPUT_PORT_TYPE
counter[11] <= counter[11].DB_MAX_OUTPUT_PORT_TYPE
counter[12] <= counter[12].DB_MAX_OUTPUT_PORT_TYPE
counter[13] <= counter[13].DB_MAX_OUTPUT_PORT_TYPE
counter[14] <= counter[14].DB_MAX_OUTPUT_PORT_TYPE
counter[15] <= counter[15].DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|scoreCounter:myScore|hex_display:scoreThousandth
signal[0] => W[1].IN1
signal[0] => W[3].IN1
signal[0] => W[5].IN1
signal[0] => W[7].IN1
signal[0] => W[9].IN1
signal[0] => W[11].IN1
signal[0] => W[13].IN1
signal[0] => W[15].IN1
signal[0] => W[12].IN1
signal[0] => W[0].IN1
signal[0] => W[2].IN1
signal[0] => W[4].IN1
signal[0] => W[10].IN1
signal[0] => W[14].IN1
signal[0] => W[6].IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|scoreCounter:myScore|hex_display:scoreHundredth
signal[0] => W[1].IN1
signal[0] => W[3].IN1
signal[0] => W[5].IN1
signal[0] => W[7].IN1
signal[0] => W[9].IN1
signal[0] => W[11].IN1
signal[0] => W[13].IN1
signal[0] => W[15].IN1
signal[0] => W[12].IN1
signal[0] => W[0].IN1
signal[0] => W[2].IN1
signal[0] => W[4].IN1
signal[0] => W[10].IN1
signal[0] => W[14].IN1
signal[0] => W[6].IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|scoreCounter:myScore|hex_display:scoreTenth
signal[0] => W[1].IN1
signal[0] => W[3].IN1
signal[0] => W[5].IN1
signal[0] => W[7].IN1
signal[0] => W[9].IN1
signal[0] => W[11].IN1
signal[0] => W[13].IN1
signal[0] => W[15].IN1
signal[0] => W[12].IN1
signal[0] => W[0].IN1
signal[0] => W[2].IN1
signal[0] => W[4].IN1
signal[0] => W[10].IN1
signal[0] => W[14].IN1
signal[0] => W[6].IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|scoreCounter:myScore|hex_display:scoreOnes
signal[0] => W[1].IN1
signal[0] => W[3].IN1
signal[0] => W[5].IN1
signal[0] => W[7].IN1
signal[0] => W[9].IN1
signal[0] => W[11].IN1
signal[0] => W[13].IN1
signal[0] => W[15].IN1
signal[0] => W[12].IN1
signal[0] => W[0].IN1
signal[0] => W[2].IN1
signal[0] => W[4].IN1
signal[0] => W[10].IN1
signal[0] => W[14].IN1
signal[0] => W[6].IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[1] => W.IN1
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[2] => W.IN0
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
signal[3] => W.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|randomLocationModule:RL
clock => location[0]~reg0.CLK
clock => location[1]~reg0.CLK
clock => randomEightBitsBits[0].CLK
clock => randomEightBitsBits[1].CLK
clock => randomEightBitsBits[2].CLK
clock => randomEightBitsBits[3].CLK
clock => randomEightBitsBits[4].CLK
clock => randomEightBitsBits[6].CLK
clock => randomEightBitsBits[7].CLK
enable => randomEightBitsBits.OUTPUTSELECT
enable => randomEightBitsBits.OUTPUTSELECT
enable => randomEightBitsBits.OUTPUTSELECT
enable => randomEightBitsBits.OUTPUTSELECT
enable => randomEightBitsBits.OUTPUTSELECT
enable => randomEightBitsBits.OUTPUTSELECT
enable => randomEightBitsBits.OUTPUTSELECT
enable => location[1]~reg0.ENA
enable => location[0]~reg0.ENA
reset => randomEightBitsBits.OUTPUTSELECT
reset => randomEightBitsBits.OUTPUTSELECT
reset => randomEightBitsBits.OUTPUTSELECT
reset => randomEightBitsBits.OUTPUTSELECT
reset => randomEightBitsBits.OUTPUTSELECT
reset => randomEightBitsBits.OUTPUTSELECT
reset => randomEightBitsBits.OUTPUTSELECT
location[0] <= location[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
location[1] <= location[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation
clock => clock.IN3
currentstate[0] => Equal0.IN7
currentstate[0] => Equal1.IN7
currentstate[1] => Equal0.IN6
currentstate[1] => Equal1.IN6
currentstate[2] => Equal0.IN5
currentstate[2] => Equal1.IN5
currentstate[3] => Equal0.IN4
currentstate[3] => Equal1.IN4
location[0] => location[0].IN3
location[1] => location[1].IN3
hit => Selector2.IN5
hit => Selector0.IN2
x1[0] <= flyIn:myIn.port3
x1[1] <= flyIn:myIn.port3
x1[2] <= flyIn:myIn.port3
x1[3] <= flyIn:myIn.port3
x1[4] <= flyIn:myIn.port3
x1[5] <= flyIn:myIn.port3
x1[6] <= flyIn:myIn.port3
x1[7] <= flyIn:myIn.port3
x1[8] <= flyIn:myIn.port3
y1[0] <= flyIn:myIn.port4
y1[1] <= flyIn:myIn.port4
y1[2] <= flyIn:myIn.port4
y1[3] <= flyIn:myIn.port4
y1[4] <= flyIn:myIn.port4
y1[5] <= flyIn:myIn.port4
y1[6] <= flyIn:myIn.port4
y1[7] <= flyIn:myIn.port4
x2[0] <= fly_animation_up:myUp.port3
x2[1] <= fly_animation_up:myUp.port3
x2[2] <= fly_animation_up:myUp.port3
x2[3] <= fly_animation_up:myUp.port3
x2[4] <= fly_animation_up:myUp.port3
x2[5] <= fly_animation_up:myUp.port3
x2[6] <= fly_animation_up:myUp.port3
x2[7] <= fly_animation_up:myUp.port3
x2[8] <= fly_animation_up:myUp.port3
y2[0] <= fly_animation_up:myUp.port4
y2[1] <= fly_animation_up:myUp.port4
y2[2] <= fly_animation_up:myUp.port4
y2[3] <= fly_animation_up:myUp.port4
y2[4] <= fly_animation_up:myUp.port4
y2[5] <= fly_animation_up:myUp.port4
y2[6] <= fly_animation_up:myUp.port4
y2[7] <= fly_animation_up:myUp.port4
x3[0] <= fly_animation_down:myDown.port3
x3[1] <= fly_animation_down:myDown.port3
x3[2] <= fly_animation_down:myDown.port3
x3[3] <= fly_animation_down:myDown.port3
x3[4] <= fly_animation_down:myDown.port3
x3[5] <= fly_animation_down:myDown.port3
x3[6] <= fly_animation_down:myDown.port3
x3[7] <= fly_animation_down:myDown.port3
x3[8] <= fly_animation_down:myDown.port3
y3[0] <= fly_animation_down:myDown.port4
y3[1] <= fly_animation_down:myDown.port4
y3[2] <= fly_animation_down:myDown.port4
y3[3] <= fly_animation_down:myDown.port4
y3[4] <= fly_animation_down:myDown.port4
y3[5] <= fly_animation_down:myDown.port4
y3[6] <= fly_animation_down:myDown.port4
y3[7] <= fly_animation_down:myDown.port4
colour1[0] <= flyIn:myIn.port5
colour1[1] <= flyIn:myIn.port5
colour1[2] <= flyIn:myIn.port5
colour2[0] <= fly_animation_up:myUp.port5
colour2[1] <= fly_animation_up:myUp.port5
colour2[2] <= fly_animation_up:myUp.port5
colour3[0] <= fly_animation_down:myDown.port5
colour3[1] <= fly_animation_down:myDown.port5
colour3[2] <= fly_animation_down:myDown.port5
writeEn1 <= flyIn:myIn.port6
writeEn2 <= fly_animation_up:myUp.port6
writeEn3 <= fly_animation_down:myDown.port6
inOver <= flyIn:myIn.port7
upOver <= fly_animation_up:myUp.port7
downOver <= fly_animation_down:myDown.port7


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|flyIn:myIn
start => start.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
clock => clock.IN2
x[0] <= dataFlyIn:flyInData.port3
x[1] <= dataFlyIn:flyInData.port3
x[2] <= dataFlyIn:flyInData.port3
x[3] <= dataFlyIn:flyInData.port3
x[4] <= dataFlyIn:flyInData.port3
x[5] <= dataFlyIn:flyInData.port3
x[6] <= dataFlyIn:flyInData.port3
x[7] <= dataFlyIn:flyInData.port3
x[8] <= dataFlyIn:flyInData.port3
y[0] <= dataFlyIn:flyInData.port4
y[1] <= dataFlyIn:flyInData.port4
y[2] <= dataFlyIn:flyInData.port4
y[3] <= dataFlyIn:flyInData.port4
y[4] <= dataFlyIn:flyInData.port4
y[5] <= dataFlyIn:flyInData.port4
y[6] <= dataFlyIn:flyInData.port4
y[7] <= dataFlyIn:flyInData.port4
colour[0] <= dataFlyIn:flyInData.port5
colour[1] <= dataFlyIn:flyInData.port5
colour[2] <= dataFlyIn:flyInData.port5
plot <= dataFlyIn:flyInData.port6
over <= dataFlyIn:flyInData.port7


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|flyIn:myIn|controlFlyIn:flyInControl
start => currentstate.OUTPUTSELECT
start => currentstate.OUTPUTSELECT
start => currentstate.OUTPUTSELECT
clock => clock.IN1
plotcounter[0] => Equal1.IN3
plotcounter[1] => Equal1.IN2
plotcounter[2] => Equal1.IN1
plotcounter[3] => Equal1.IN0
plotcounter2[0] => Equal3.IN3
plotcounter2[1] => Equal3.IN2
plotcounter2[2] => Equal3.IN1
plotcounter2[3] => Equal3.IN0
delaycounter[0] => ~NO_FANOUT~
delaycounter[1] => ~NO_FANOUT~
delaycounter[2] => ~NO_FANOUT~
delaycounter[3] => ~NO_FANOUT~
delaycounter[4] => ~NO_FANOUT~
delaycounter[5] => ~NO_FANOUT~
delaycounter[6] => ~NO_FANOUT~
delaycounter[7] => ~NO_FANOUT~
delaycounter[8] => ~NO_FANOUT~
delaycounter[9] => ~NO_FANOUT~
delaycounter[10] => ~NO_FANOUT~
delaycounter[11] => ~NO_FANOUT~
delaycounter[12] => ~NO_FANOUT~
delaycounter[13] => ~NO_FANOUT~
delaycounter[14] => ~NO_FANOUT~
delaycounter[15] => ~NO_FANOUT~
delaycounter[16] => ~NO_FANOUT~
delaycounter[17] => ~NO_FANOUT~
delaycounter[18] => ~NO_FANOUT~
delaycounter[19] => ~NO_FANOUT~
delaycounter[20] => ~NO_FANOUT~
delaycounter[21] => ~NO_FANOUT~
delaycounter[22] => ~NO_FANOUT~
delaycounter[23] => ~NO_FANOUT~
delaycounter[24] => ~NO_FANOUT~
delaycounter[25] => ~NO_FANOUT~
validness => Mux0.IN15
validness => Mux3.IN5
currentstate[0] <= currentstate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentstate[1] <= currentstate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentstate[2] <= currentstate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentstate[3] <= currentstate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|flyIn:myIn|controlFlyIn:flyInControl|delayCNT:dummydummy
clock => delaycount[0]~reg0.CLK
clock => delaycount[1]~reg0.CLK
clock => delaycount[2]~reg0.CLK
clock => delaycount[3]~reg0.CLK
clock => delaycount[4]~reg0.CLK
clock => delaycount[5]~reg0.CLK
clock => delaycount[6]~reg0.CLK
clock => delaycount[7]~reg0.CLK
clock => delaycount[8]~reg0.CLK
clock => delaycount[9]~reg0.CLK
clock => delaycount[10]~reg0.CLK
clock => delaycount[11]~reg0.CLK
clock => delaycount[12]~reg0.CLK
clock => delaycount[13]~reg0.CLK
clock => delaycount[14]~reg0.CLK
clock => delaycount[15]~reg0.CLK
clock => delaycount[16]~reg0.CLK
clock => delaycount[17]~reg0.CLK
clock => delaycount[18]~reg0.CLK
clock => delaycount[19]~reg0.CLK
clock => delaycount[20]~reg0.CLK
clock => delaycount[21]~reg0.CLK
clock => delaycount[22]~reg0.CLK
clock => delaycount[23]~reg0.CLK
clock => delaycount[24]~reg0.CLK
clock => delaycount[25]~reg0.CLK
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
delaycount[0] <= delaycount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[1] <= delaycount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[2] <= delaycount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[3] <= delaycount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[4] <= delaycount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[5] <= delaycount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[6] <= delaycount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[7] <= delaycount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[8] <= delaycount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[9] <= delaycount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[10] <= delaycount[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[11] <= delaycount[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[12] <= delaycount[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[13] <= delaycount[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[14] <= delaycount[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[15] <= delaycount[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[16] <= delaycount[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[17] <= delaycount[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[18] <= delaycount[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[19] <= delaycount[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[20] <= delaycount[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[21] <= delaycount[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[22] <= delaycount[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[23] <= delaycount[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[24] <= delaycount[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[25] <= delaycount[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|flyIn:myIn|dataFlyIn:flyInData
currentstate[0] => Decoder0.IN3
currentstate[1] => Decoder0.IN2
currentstate[2] => Decoder0.IN1
currentstate[3] => Decoder0.IN0
address[0] => Mux0.IN5
address[1] => Mux0.IN4
clock => clock.IN5
x[0] <= x[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
plot <= x[8].DB_MAX_OUTPUT_PORT_TYPE
over <= g.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid$latch.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= basiccounter:myBasicCounter.port2
counter[1] <= basiccounter:myBasicCounter.port2
counter[2] <= basiccounter:myBasicCounter.port2
counter[3] <= basiccounter:myBasicCounter.port2
counter2[0] <= basiccounter:myBasicCounter2.port2
counter2[1] <= basiccounter:myBasicCounter2.port2
counter2[2] <= basiccounter:myBasicCounter2.port2
counter2[3] <= basiccounter:myBasicCounter2.port2
delaycounter[0] <= delayCNT:myDelayCNT.port2
delaycounter[1] <= delayCNT:myDelayCNT.port2
delaycounter[2] <= delayCNT:myDelayCNT.port2
delaycounter[3] <= delayCNT:myDelayCNT.port2
delaycounter[4] <= delayCNT:myDelayCNT.port2
delaycounter[5] <= delayCNT:myDelayCNT.port2
delaycounter[6] <= delayCNT:myDelayCNT.port2
delaycounter[7] <= delayCNT:myDelayCNT.port2
delaycounter[8] <= delayCNT:myDelayCNT.port2
delaycounter[9] <= delayCNT:myDelayCNT.port2
delaycounter[10] <= delayCNT:myDelayCNT.port2
delaycounter[11] <= delayCNT:myDelayCNT.port2
delaycounter[12] <= delayCNT:myDelayCNT.port2
delaycounter[13] <= delayCNT:myDelayCNT.port2
delaycounter[14] <= delayCNT:myDelayCNT.port2
delaycounter[15] <= delayCNT:myDelayCNT.port2
delaycounter[16] <= delayCNT:myDelayCNT.port2
delaycounter[17] <= delayCNT:myDelayCNT.port2
delaycounter[18] <= delayCNT:myDelayCNT.port2
delaycounter[19] <= delayCNT:myDelayCNT.port2
delaycounter[20] <= delayCNT:myDelayCNT.port2
delaycounter[21] <= delayCNT:myDelayCNT.port2
delaycounter[22] <= delayCNT:myDelayCNT.port2
delaycounter[23] <= delayCNT:myDelayCNT.port2
delaycounter[24] <= delayCNT:myDelayCNT.port2
delaycounter[25] <= delayCNT:myDelayCNT.port2


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|flyIn:myIn|dataFlyIn:flyInData|basiccounter:myBasicCounter
clock => counter[0]~reg0.CLK
clock => counter[1]~reg0.CLK
clock => counter[2]~reg0.CLK
clock => counter[3]~reg0.CLK
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|flyIn:myIn|dataFlyIn:flyInData|basiccounter:myBasicCounter2
clock => counter[0]~reg0.CLK
clock => counter[1]~reg0.CLK
clock => counter[2]~reg0.CLK
clock => counter[3]~reg0.CLK
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|flyIn:myIn|dataFlyIn:flyInData|delayCNT:myDelayCNT
clock => delaycount[0]~reg0.CLK
clock => delaycount[1]~reg0.CLK
clock => delaycount[2]~reg0.CLK
clock => delaycount[3]~reg0.CLK
clock => delaycount[4]~reg0.CLK
clock => delaycount[5]~reg0.CLK
clock => delaycount[6]~reg0.CLK
clock => delaycount[7]~reg0.CLK
clock => delaycount[8]~reg0.CLK
clock => delaycount[9]~reg0.CLK
clock => delaycount[10]~reg0.CLK
clock => delaycount[11]~reg0.CLK
clock => delaycount[12]~reg0.CLK
clock => delaycount[13]~reg0.CLK
clock => delaycount[14]~reg0.CLK
clock => delaycount[15]~reg0.CLK
clock => delaycount[16]~reg0.CLK
clock => delaycount[17]~reg0.CLK
clock => delaycount[18]~reg0.CLK
clock => delaycount[19]~reg0.CLK
clock => delaycount[20]~reg0.CLK
clock => delaycount[21]~reg0.CLK
clock => delaycount[22]~reg0.CLK
clock => delaycount[23]~reg0.CLK
clock => delaycount[24]~reg0.CLK
clock => delaycount[25]~reg0.CLK
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
delaycount[0] <= delaycount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[1] <= delaycount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[2] <= delaycount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[3] <= delaycount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[4] <= delaycount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[5] <= delaycount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[6] <= delaycount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[7] <= delaycount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[8] <= delaycount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[9] <= delaycount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[10] <= delaycount[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[11] <= delaycount[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[12] <= delaycount[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[13] <= delaycount[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[14] <= delaycount[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[15] <= delaycount[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[16] <= delaycount[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[17] <= delaycount[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[18] <= delaycount[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[19] <= delaycount[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[20] <= delaycount[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[21] <= delaycount[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[22] <= delaycount[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[23] <= delaycount[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[24] <= delaycount[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[25] <= delaycount[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|flyIn:myIn|dataFlyIn:flyInData|backgroundFlyIn:mybackgroud
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|flyIn:myIn|dataFlyIn:flyInData|backgroundFlyIn:mybackgroud|altsyncram:altsyncram_component
wren_a => altsyncram_hoo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hoo1:auto_generated.data_a[0]
data_a[1] => altsyncram_hoo1:auto_generated.data_a[1]
data_a[2] => altsyncram_hoo1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hoo1:auto_generated.address_a[0]
address_a[1] => altsyncram_hoo1:auto_generated.address_a[1]
address_a[2] => altsyncram_hoo1:auto_generated.address_a[2]
address_a[3] => altsyncram_hoo1:auto_generated.address_a[3]
address_a[4] => altsyncram_hoo1:auto_generated.address_a[4]
address_a[5] => altsyncram_hoo1:auto_generated.address_a[5]
address_a[6] => altsyncram_hoo1:auto_generated.address_a[6]
address_a[7] => altsyncram_hoo1:auto_generated.address_a[7]
address_a[8] => altsyncram_hoo1:auto_generated.address_a[8]
address_a[9] => altsyncram_hoo1:auto_generated.address_a[9]
address_a[10] => altsyncram_hoo1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hoo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hoo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hoo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hoo1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|flyIn:myIn|dataFlyIn:flyInData|backgroundFlyIn:mybackgroud|altsyncram:altsyncram_component|altsyncram_hoo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|flyIn:myIn|dataFlyIn:flyInData|updateCord:updateX
clock => yOutput[0]~reg0.CLK
clock => yOutput[1]~reg0.CLK
clock => yOutput[2]~reg0.CLK
clock => yOutput[3]~reg0.CLK
clock => yOutput[4]~reg0.CLK
clock => yOutput[5]~reg0.CLK
clock => yOutput[6]~reg0.CLK
clock => yOutput[7]~reg0.CLK
clock => xOutput[0]~reg0.CLK
clock => xOutput[1]~reg0.CLK
clock => xOutput[2]~reg0.CLK
clock => xOutput[3]~reg0.CLK
clock => xOutput[4]~reg0.CLK
clock => xOutput[5]~reg0.CLK
clock => xOutput[6]~reg0.CLK
clock => xOutput[7]~reg0.CLK
clock => xOutput[8]~reg0.CLK
initialize => xOutput.OUTPUTSELECT
initialize => xOutput.OUTPUTSELECT
initialize => xOutput.OUTPUTSELECT
initialize => xOutput.OUTPUTSELECT
initialize => xOutput.OUTPUTSELECT
initialize => xOutput.OUTPUTSELECT
initialize => xOutput.OUTPUTSELECT
initialize => xOutput.OUTPUTSELECT
initialize => xOutput.OUTPUTSELECT
initialize => yOutput[0]~reg0.ENA
initialize => yOutput[1]~reg0.ENA
initialize => yOutput[2]~reg0.ENA
initialize => yOutput[3]~reg0.ENA
initialize => yOutput[4]~reg0.ENA
initialize => yOutput[5]~reg0.ENA
initialize => yOutput[6]~reg0.ENA
initialize => yOutput[7]~reg0.ENA
enable => xOutput.OUTPUTSELECT
enable => xOutput.OUTPUTSELECT
enable => xOutput.OUTPUTSELECT
enable => xOutput.OUTPUTSELECT
enable => xOutput.OUTPUTSELECT
enable => xOutput.OUTPUTSELECT
enable => xOutput.OUTPUTSELECT
enable => xOutput.OUTPUTSELECT
enable => xOutput.OUTPUTSELECT
xOutput[0] <= xOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[1] <= xOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[2] <= xOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[3] <= xOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[4] <= xOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[5] <= xOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[6] <= xOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[7] <= xOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[8] <= xOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[0] <= yOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[1] <= yOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[2] <= yOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[3] <= yOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[4] <= yOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[5] <= yOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[6] <= yOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[7] <= yOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp
start => start.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
clock => clock.IN2
x[0] <= flyUpData:flyUpData.port3
x[1] <= flyUpData:flyUpData.port3
x[2] <= flyUpData:flyUpData.port3
x[3] <= flyUpData:flyUpData.port3
x[4] <= flyUpData:flyUpData.port3
x[5] <= flyUpData:flyUpData.port3
x[6] <= flyUpData:flyUpData.port3
x[7] <= flyUpData:flyUpData.port3
x[8] <= flyUpData:flyUpData.port3
y[0] <= flyUpData:flyUpData.port4
y[1] <= flyUpData:flyUpData.port4
y[2] <= flyUpData:flyUpData.port4
y[3] <= flyUpData:flyUpData.port4
y[4] <= flyUpData:flyUpData.port4
y[5] <= flyUpData:flyUpData.port4
y[6] <= flyUpData:flyUpData.port4
y[7] <= flyUpData:flyUpData.port4
colour[0] <= flyUpData:flyUpData.port5
colour[1] <= flyUpData:flyUpData.port5
colour[2] <= flyUpData:flyUpData.port5
plot <= flyUpData:flyUpData.port6
over <= flyUpData:flyUpData.port7


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpControl:flyUpControl
start => currentstate.OUTPUTSELECT
start => currentstate.OUTPUTSELECT
start => currentstate.OUTPUTSELECT
clock => clock.IN1
plotcounter[0] => Equal1.IN3
plotcounter[1] => Equal1.IN2
plotcounter[2] => Equal1.IN1
plotcounter[3] => Equal1.IN0
plotcounter2[0] => Equal3.IN3
plotcounter2[1] => Equal3.IN2
plotcounter2[2] => Equal3.IN1
plotcounter2[3] => Equal3.IN0
validness => always0.IN1
currentstate[0] <= currentstate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentstate[1] <= currentstate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentstate[2] <= currentstate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentstate[3] <= currentstate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpControl:flyUpControl|delayCNT:dummydummy
clock => delaycount[0]~reg0.CLK
clock => delaycount[1]~reg0.CLK
clock => delaycount[2]~reg0.CLK
clock => delaycount[3]~reg0.CLK
clock => delaycount[4]~reg0.CLK
clock => delaycount[5]~reg0.CLK
clock => delaycount[6]~reg0.CLK
clock => delaycount[7]~reg0.CLK
clock => delaycount[8]~reg0.CLK
clock => delaycount[9]~reg0.CLK
clock => delaycount[10]~reg0.CLK
clock => delaycount[11]~reg0.CLK
clock => delaycount[12]~reg0.CLK
clock => delaycount[13]~reg0.CLK
clock => delaycount[14]~reg0.CLK
clock => delaycount[15]~reg0.CLK
clock => delaycount[16]~reg0.CLK
clock => delaycount[17]~reg0.CLK
clock => delaycount[18]~reg0.CLK
clock => delaycount[19]~reg0.CLK
clock => delaycount[20]~reg0.CLK
clock => delaycount[21]~reg0.CLK
clock => delaycount[22]~reg0.CLK
clock => delaycount[23]~reg0.CLK
clock => delaycount[24]~reg0.CLK
clock => delaycount[25]~reg0.CLK
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
delaycount[0] <= delaycount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[1] <= delaycount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[2] <= delaycount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[3] <= delaycount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[4] <= delaycount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[5] <= delaycount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[6] <= delaycount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[7] <= delaycount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[8] <= delaycount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[9] <= delaycount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[10] <= delaycount[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[11] <= delaycount[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[12] <= delaycount[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[13] <= delaycount[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[14] <= delaycount[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[15] <= delaycount[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[16] <= delaycount[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[17] <= delaycount[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[18] <= delaycount[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[19] <= delaycount[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[20] <= delaycount[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[21] <= delaycount[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[22] <= delaycount[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[23] <= delaycount[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[24] <= delaycount[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[25] <= delaycount[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData
currentstate[0] => Decoder0.IN3
currentstate[1] => Decoder0.IN2
currentstate[2] => Decoder0.IN1
currentstate[3] => Decoder0.IN0
address[0] => address[0].IN1
address[1] => address[1].IN1
clock => clock.IN7
x[0] <= x[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
plot <= x[8].DB_MAX_OUTPUT_PORT_TYPE
over <= g.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid$latch.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= basiccounter:myBasicCounter1.port2
counter[1] <= basiccounter:myBasicCounter1.port2
counter[2] <= basiccounter:myBasicCounter1.port2
counter[3] <= basiccounter:myBasicCounter1.port2
counter2[0] <= basiccounter:myBasicCounter2.port2
counter2[1] <= basiccounter:myBasicCounter2.port2
counter2[2] <= basiccounter:myBasicCounter2.port2
counter2[3] <= basiccounter:myBasicCounter2.port2


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|basiccounter:myBasicCounter1
clock => counter[0]~reg0.CLK
clock => counter[1]~reg0.CLK
clock => counter[2]~reg0.CLK
clock => counter[3]~reg0.CLK
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|basiccounter:myBasicCounter2
clock => counter[0]~reg0.CLK
clock => counter[1]~reg0.CLK
clock => counter[2]~reg0.CLK
clock => counter[3]~reg0.CLK
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|flyUp:flyFlyUp
clock => yOutput[0]~reg0.CLK
clock => yOutput[1]~reg0.CLK
clock => yOutput[2]~reg0.CLK
clock => yOutput[3]~reg0.CLK
clock => yOutput[4]~reg0.CLK
clock => yOutput[5]~reg0.CLK
clock => yOutput[6]~reg0.CLK
clock => yOutput[7]~reg0.CLK
clock => xOutput[0]~reg0.CLK
clock => xOutput[1]~reg0.CLK
clock => xOutput[2]~reg0.CLK
clock => xOutput[3]~reg0.CLK
clock => xOutput[4]~reg0.CLK
clock => xOutput[5]~reg0.CLK
clock => xOutput[6]~reg0.CLK
clock => xOutput[7]~reg0.CLK
clock => xOutput[8]~reg0.CLK
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => xOutput[0]~reg0.ENA
f => xOutput[1]~reg0.ENA
f => xOutput[2]~reg0.ENA
f => xOutput[3]~reg0.ENA
f => xOutput[4]~reg0.ENA
f => xOutput[5]~reg0.ENA
f => xOutput[6]~reg0.ENA
f => xOutput[7]~reg0.ENA
f => xOutput[8]~reg0.ENA
address[0] => Decoder0.IN1
address[0] => xOutput.DATAB
address[1] => Decoder0.IN0
address[1] => xOutput.DATAB
xOutput[0] <= xOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[1] <= xOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[2] <= xOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[3] <= xOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[4] <= xOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[5] <= xOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[6] <= xOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[7] <= xOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[8] <= xOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[0] <= yOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[1] <= yOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[2] <= yOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[3] <= yOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[4] <= yOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[5] <= yOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[6] <= yOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[7] <= yOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp1:comb_39
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp1:comb_39|altsyncram:altsyncram_component
wren_a => altsyncram_0ko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0ko1:auto_generated.data_a[0]
data_a[1] => altsyncram_0ko1:auto_generated.data_a[1]
data_a[2] => altsyncram_0ko1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0ko1:auto_generated.address_a[0]
address_a[1] => altsyncram_0ko1:auto_generated.address_a[1]
address_a[2] => altsyncram_0ko1:auto_generated.address_a[2]
address_a[3] => altsyncram_0ko1:auto_generated.address_a[3]
address_a[4] => altsyncram_0ko1:auto_generated.address_a[4]
address_a[5] => altsyncram_0ko1:auto_generated.address_a[5]
address_a[6] => altsyncram_0ko1:auto_generated.address_a[6]
address_a[7] => altsyncram_0ko1:auto_generated.address_a[7]
address_a[8] => altsyncram_0ko1:auto_generated.address_a[8]
address_a[9] => altsyncram_0ko1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0ko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0ko1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0ko1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0ko1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp1:comb_39|altsyncram:altsyncram_component|altsyncram_0ko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp2:comb_41
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp2:comb_41|altsyncram:altsyncram_component
wren_a => altsyncram_1ko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1ko1:auto_generated.data_a[0]
data_a[1] => altsyncram_1ko1:auto_generated.data_a[1]
data_a[2] => altsyncram_1ko1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1ko1:auto_generated.address_a[0]
address_a[1] => altsyncram_1ko1:auto_generated.address_a[1]
address_a[2] => altsyncram_1ko1:auto_generated.address_a[2]
address_a[3] => altsyncram_1ko1:auto_generated.address_a[3]
address_a[4] => altsyncram_1ko1:auto_generated.address_a[4]
address_a[5] => altsyncram_1ko1:auto_generated.address_a[5]
address_a[6] => altsyncram_1ko1:auto_generated.address_a[6]
address_a[7] => altsyncram_1ko1:auto_generated.address_a[7]
address_a[8] => altsyncram_1ko1:auto_generated.address_a[8]
address_a[9] => altsyncram_1ko1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1ko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1ko1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1ko1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1ko1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp2:comb_41|altsyncram:altsyncram_component|altsyncram_1ko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp3:comb_43
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp3:comb_43|altsyncram:altsyncram_component
wren_a => altsyncram_2ko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ko1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ko1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ko1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ko1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ko1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ko1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ko1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ko1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ko1:auto_generated.address_a[5]
address_a[6] => altsyncram_2ko1:auto_generated.address_a[6]
address_a[7] => altsyncram_2ko1:auto_generated.address_a[7]
address_a[8] => altsyncram_2ko1:auto_generated.address_a[8]
address_a[9] => altsyncram_2ko1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ko1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ko1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ko1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp3:comb_43|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp4:comb_45
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp4:comb_45|altsyncram:altsyncram_component
wren_a => altsyncram_3ko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3ko1:auto_generated.data_a[0]
data_a[1] => altsyncram_3ko1:auto_generated.data_a[1]
data_a[2] => altsyncram_3ko1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3ko1:auto_generated.address_a[0]
address_a[1] => altsyncram_3ko1:auto_generated.address_a[1]
address_a[2] => altsyncram_3ko1:auto_generated.address_a[2]
address_a[3] => altsyncram_3ko1:auto_generated.address_a[3]
address_a[4] => altsyncram_3ko1:auto_generated.address_a[4]
address_a[5] => altsyncram_3ko1:auto_generated.address_a[5]
address_a[6] => altsyncram_3ko1:auto_generated.address_a[6]
address_a[7] => altsyncram_3ko1:auto_generated.address_a[7]
address_a[8] => altsyncram_3ko1:auto_generated.address_a[8]
address_a[9] => altsyncram_3ko1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ko1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ko1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ko1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_up:myUp|flyUpData:flyUpData|backgroundFlyUp4:comb_45|altsyncram:altsyncram_component|altsyncram_3ko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown
start => start.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
clock => clock.IN2
x[0] <= flyDownData:flyDownDData.port3
x[1] <= flyDownData:flyDownDData.port3
x[2] <= flyDownData:flyDownDData.port3
x[3] <= flyDownData:flyDownDData.port3
x[4] <= flyDownData:flyDownDData.port3
x[5] <= flyDownData:flyDownDData.port3
x[6] <= flyDownData:flyDownDData.port3
x[7] <= flyDownData:flyDownDData.port3
x[8] <= flyDownData:flyDownDData.port3
y[0] <= flyDownData:flyDownDData.port4
y[1] <= flyDownData:flyDownDData.port4
y[2] <= flyDownData:flyDownDData.port4
y[3] <= flyDownData:flyDownDData.port4
y[4] <= flyDownData:flyDownDData.port4
y[5] <= flyDownData:flyDownDData.port4
y[6] <= flyDownData:flyDownDData.port4
y[7] <= flyDownData:flyDownDData.port4
colour[0] <= flyDownData:flyDownDData.port5
colour[1] <= flyDownData:flyDownDData.port5
colour[2] <= flyDownData:flyDownDData.port5
plot <= flyDownData:flyDownDData.port6
over <= flyDownData:flyDownDData.port7


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownControl:flyDownDControl
start => currentstate.OUTPUTSELECT
start => currentstate.OUTPUTSELECT
start => currentstate.OUTPUTSELECT
clock => clock.IN1
plotcounter[0] => Equal1.IN3
plotcounter[1] => Equal1.IN2
plotcounter[2] => Equal1.IN1
plotcounter[3] => Equal1.IN0
plotcounter2[0] => Equal3.IN3
plotcounter2[1] => Equal3.IN2
plotcounter2[2] => Equal3.IN1
plotcounter2[3] => Equal3.IN0
validness => always0.IN1
currentstate[0] <= currentstate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentstate[1] <= currentstate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentstate[2] <= currentstate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentstate[3] <= currentstate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownControl:flyDownDControl|delayCNT:dummydummy
clock => delaycount[0]~reg0.CLK
clock => delaycount[1]~reg0.CLK
clock => delaycount[2]~reg0.CLK
clock => delaycount[3]~reg0.CLK
clock => delaycount[4]~reg0.CLK
clock => delaycount[5]~reg0.CLK
clock => delaycount[6]~reg0.CLK
clock => delaycount[7]~reg0.CLK
clock => delaycount[8]~reg0.CLK
clock => delaycount[9]~reg0.CLK
clock => delaycount[10]~reg0.CLK
clock => delaycount[11]~reg0.CLK
clock => delaycount[12]~reg0.CLK
clock => delaycount[13]~reg0.CLK
clock => delaycount[14]~reg0.CLK
clock => delaycount[15]~reg0.CLK
clock => delaycount[16]~reg0.CLK
clock => delaycount[17]~reg0.CLK
clock => delaycount[18]~reg0.CLK
clock => delaycount[19]~reg0.CLK
clock => delaycount[20]~reg0.CLK
clock => delaycount[21]~reg0.CLK
clock => delaycount[22]~reg0.CLK
clock => delaycount[23]~reg0.CLK
clock => delaycount[24]~reg0.CLK
clock => delaycount[25]~reg0.CLK
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
start => delaycount.OUTPUTSELECT
delaycount[0] <= delaycount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[1] <= delaycount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[2] <= delaycount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[3] <= delaycount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[4] <= delaycount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[5] <= delaycount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[6] <= delaycount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[7] <= delaycount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[8] <= delaycount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[9] <= delaycount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[10] <= delaycount[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[11] <= delaycount[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[12] <= delaycount[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[13] <= delaycount[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[14] <= delaycount[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[15] <= delaycount[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[16] <= delaycount[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[17] <= delaycount[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[18] <= delaycount[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[19] <= delaycount[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[20] <= delaycount[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[21] <= delaycount[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[22] <= delaycount[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[23] <= delaycount[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[24] <= delaycount[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delaycount[25] <= delaycount[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData
currentstate[0] => Decoder0.IN3
currentstate[1] => Decoder0.IN2
currentstate[2] => Decoder0.IN1
currentstate[3] => Decoder0.IN0
address[0] => address[0].IN1
address[1] => address[1].IN1
clock => clock.IN7
x[0] <= x[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
plot <= x[8].DB_MAX_OUTPUT_PORT_TYPE
over <= g.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid$latch.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= basiccounter:myBasicCounter1.port2
counter[1] <= basiccounter:myBasicCounter1.port2
counter[2] <= basiccounter:myBasicCounter1.port2
counter[3] <= basiccounter:myBasicCounter1.port2
counter2[0] <= basiccounter:myBasicCounter2.port2
counter2[1] <= basiccounter:myBasicCounter2.port2
counter2[2] <= basiccounter:myBasicCounter2.port2
counter2[3] <= basiccounter:myBasicCounter2.port2


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|basiccounter:myBasicCounter1
clock => counter[0]~reg0.CLK
clock => counter[1]~reg0.CLK
clock => counter[2]~reg0.CLK
clock => counter[3]~reg0.CLK
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|basiccounter:myBasicCounter2
clock => counter[0]~reg0.CLK
clock => counter[1]~reg0.CLK
clock => counter[2]~reg0.CLK
clock => counter[3]~reg0.CLK
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|flyDown:flyFlyUp
clock => yOutput[0]~reg0.CLK
clock => yOutput[1]~reg0.CLK
clock => yOutput[2]~reg0.CLK
clock => yOutput[3]~reg0.CLK
clock => yOutput[4]~reg0.CLK
clock => yOutput[5]~reg0.CLK
clock => yOutput[6]~reg0.CLK
clock => yOutput[7]~reg0.CLK
clock => xOutput[0]~reg0.CLK
clock => xOutput[1]~reg0.CLK
clock => xOutput[2]~reg0.CLK
clock => xOutput[3]~reg0.CLK
clock => xOutput[4]~reg0.CLK
clock => xOutput[5]~reg0.CLK
clock => xOutput[6]~reg0.CLK
clock => xOutput[7]~reg0.CLK
clock => xOutput[8]~reg0.CLK
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => xOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
a => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => yOutput.OUTPUTSELECT
f => xOutput[0]~reg0.ENA
f => xOutput[1]~reg0.ENA
f => xOutput[2]~reg0.ENA
f => xOutput[3]~reg0.ENA
f => xOutput[4]~reg0.ENA
f => xOutput[5]~reg0.ENA
f => xOutput[6]~reg0.ENA
f => xOutput[7]~reg0.ENA
f => xOutput[8]~reg0.ENA
address[0] => Decoder0.IN1
address[0] => xOutput.DATAB
address[1] => Decoder0.IN0
address[1] => xOutput.DATAB
xOutput[0] <= xOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[1] <= xOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[2] <= xOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[3] <= xOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[4] <= xOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[5] <= xOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[6] <= xOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[7] <= xOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOutput[8] <= xOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[0] <= yOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[1] <= yOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[2] <= yOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[3] <= yOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[4] <= yOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[5] <= yOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[6] <= yOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOutput[7] <= yOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp1:comb_39
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp1:comb_39|altsyncram:altsyncram_component
wren_a => altsyncram_0ko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0ko1:auto_generated.data_a[0]
data_a[1] => altsyncram_0ko1:auto_generated.data_a[1]
data_a[2] => altsyncram_0ko1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0ko1:auto_generated.address_a[0]
address_a[1] => altsyncram_0ko1:auto_generated.address_a[1]
address_a[2] => altsyncram_0ko1:auto_generated.address_a[2]
address_a[3] => altsyncram_0ko1:auto_generated.address_a[3]
address_a[4] => altsyncram_0ko1:auto_generated.address_a[4]
address_a[5] => altsyncram_0ko1:auto_generated.address_a[5]
address_a[6] => altsyncram_0ko1:auto_generated.address_a[6]
address_a[7] => altsyncram_0ko1:auto_generated.address_a[7]
address_a[8] => altsyncram_0ko1:auto_generated.address_a[8]
address_a[9] => altsyncram_0ko1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0ko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0ko1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0ko1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0ko1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp1:comb_39|altsyncram:altsyncram_component|altsyncram_0ko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp2:comb_41
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp2:comb_41|altsyncram:altsyncram_component
wren_a => altsyncram_1ko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1ko1:auto_generated.data_a[0]
data_a[1] => altsyncram_1ko1:auto_generated.data_a[1]
data_a[2] => altsyncram_1ko1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1ko1:auto_generated.address_a[0]
address_a[1] => altsyncram_1ko1:auto_generated.address_a[1]
address_a[2] => altsyncram_1ko1:auto_generated.address_a[2]
address_a[3] => altsyncram_1ko1:auto_generated.address_a[3]
address_a[4] => altsyncram_1ko1:auto_generated.address_a[4]
address_a[5] => altsyncram_1ko1:auto_generated.address_a[5]
address_a[6] => altsyncram_1ko1:auto_generated.address_a[6]
address_a[7] => altsyncram_1ko1:auto_generated.address_a[7]
address_a[8] => altsyncram_1ko1:auto_generated.address_a[8]
address_a[9] => altsyncram_1ko1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1ko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1ko1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1ko1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1ko1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp2:comb_41|altsyncram:altsyncram_component|altsyncram_1ko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp3:comb_43
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp3:comb_43|altsyncram:altsyncram_component
wren_a => altsyncram_2ko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ko1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ko1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ko1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ko1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ko1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ko1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ko1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ko1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ko1:auto_generated.address_a[5]
address_a[6] => altsyncram_2ko1:auto_generated.address_a[6]
address_a[7] => altsyncram_2ko1:auto_generated.address_a[7]
address_a[8] => altsyncram_2ko1:auto_generated.address_a[8]
address_a[9] => altsyncram_2ko1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ko1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ko1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ko1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp3:comb_43|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp4:comb_45
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp4:comb_45|altsyncram:altsyncram_component
wren_a => altsyncram_3ko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3ko1:auto_generated.data_a[0]
data_a[1] => altsyncram_3ko1:auto_generated.data_a[1]
data_a[2] => altsyncram_3ko1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3ko1:auto_generated.address_a[0]
address_a[1] => altsyncram_3ko1:auto_generated.address_a[1]
address_a[2] => altsyncram_3ko1:auto_generated.address_a[2]
address_a[3] => altsyncram_3ko1:auto_generated.address_a[3]
address_a[4] => altsyncram_3ko1:auto_generated.address_a[4]
address_a[5] => altsyncram_3ko1:auto_generated.address_a[5]
address_a[6] => altsyncram_3ko1:auto_generated.address_a[6]
address_a[7] => altsyncram_3ko1:auto_generated.address_a[7]
address_a[8] => altsyncram_3ko1:auto_generated.address_a[8]
address_a[9] => altsyncram_3ko1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ko1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ko1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ko1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|Milestone1:comb_4|datapath:mydatapath|animationModule:myAnimation|fly_animation_down:myDown|flyDownData:flyDownDData|backgroundFlyUp4:comb_45|altsyncram:altsyncram_component|altsyncram_3ko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|VGA|Milestone1:comb_4|datapath:mydatapath|gameOverDisplay:myGanmeOverDisplay
gameOver => gameOver.IN1
reset => reset.IN1
clock => clock.IN2
x[0] <= dataOver:gameOverData.port2
x[1] <= dataOver:gameOverData.port2
x[2] <= dataOver:gameOverData.port2
x[3] <= dataOver:gameOverData.port2
x[4] <= dataOver:gameOverData.port2
x[5] <= dataOver:gameOverData.port2
x[6] <= dataOver:gameOverData.port2
x[7] <= dataOver:gameOverData.port2
x[8] <= dataOver:gameOverData.port2
y[0] <= dataOver:gameOverData.port3
y[1] <= dataOver:gameOverData.port3
y[2] <= dataOver:gameOverData.port3
y[3] <= dataOver:gameOverData.port3
y[4] <= dataOver:gameOverData.port3
y[5] <= dataOver:gameOverData.port3
y[6] <= dataOver:gameOverData.port3
y[7] <= dataOver:gameOverData.port3
colour[0] <= dataOver:gameOverData.port4
colour[1] <= dataOver:gameOverData.port4
colour[2] <= dataOver:gameOverData.port4
plot <= dataOver:gameOverData.port5
eraseCount[0] <= eraseCount[0].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[1] <= eraseCount[1].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[2] <= eraseCount[2].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[3] <= eraseCount[3].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[4] <= eraseCount[4].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[5] <= eraseCount[5].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[6] <= eraseCount[6].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[7] <= eraseCount[7].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[8] <= eraseCount[8].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[9] <= eraseCount[9].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[10] <= eraseCount[10].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[11] <= eraseCount[11].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[12] <= eraseCount[12].DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|gameOverDisplay:myGanmeOverDisplay|controlOver:gameOverControl
gameOver => Mux2.IN7
gameOver => Mux1.IN7
reset => currentstate.OUTPUTSELECT
reset => currentstate.OUTPUTSELECT
drawCount[0] => Equal1.IN12
drawCount[1] => Equal1.IN11
drawCount[2] => Equal1.IN10
drawCount[3] => Equal1.IN9
drawCount[4] => Equal1.IN8
drawCount[5] => Equal1.IN7
drawCount[6] => Equal1.IN6
drawCount[7] => Equal1.IN5
drawCount[8] => Equal1.IN4
drawCount[9] => Equal1.IN3
drawCount[10] => Equal1.IN2
drawCount[11] => Equal1.IN1
drawCount[12] => Equal1.IN0
eraseCount[0] => Equal0.IN12
eraseCount[1] => Equal0.IN11
eraseCount[2] => Equal0.IN10
eraseCount[3] => Equal0.IN9
eraseCount[4] => Equal0.IN8
eraseCount[5] => Equal0.IN7
eraseCount[6] => Equal0.IN6
eraseCount[7] => Equal0.IN5
eraseCount[8] => Equal0.IN4
eraseCount[9] => Equal0.IN3
eraseCount[10] => Equal0.IN2
eraseCount[11] => Equal0.IN1
eraseCount[12] => Equal0.IN0
clock => currentstate[0]~reg0.CLK
clock => currentstate[1]~reg0.CLK
clock => currentstate[2]~reg0.CLK
currentstate[0] <= currentstate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentstate[1] <= currentstate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentstate[2] <= currentstate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|gameOverDisplay:myGanmeOverDisplay|dataOver:gameOverData
currentstate[0] => Decoder0.IN2
currentstate[1] => Decoder0.IN1
currentstate[2] => Decoder0.IN0
clock => clock.IN3
x[0] <= x[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= <GND>
y[0] <= y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= <GND>
colour[0] <= colour[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
plot <= plot.DB_MAX_OUTPUT_PORT_TYPE
drawCount[0] <= drawCount[0].DB_MAX_OUTPUT_PORT_TYPE
drawCount[1] <= drawCount[1].DB_MAX_OUTPUT_PORT_TYPE
drawCount[2] <= drawCount[2].DB_MAX_OUTPUT_PORT_TYPE
drawCount[3] <= drawCount[3].DB_MAX_OUTPUT_PORT_TYPE
drawCount[4] <= drawCount[4].DB_MAX_OUTPUT_PORT_TYPE
drawCount[5] <= drawCount[5].DB_MAX_OUTPUT_PORT_TYPE
drawCount[6] <= drawCount[6].DB_MAX_OUTPUT_PORT_TYPE
drawCount[7] <= drawCount[7].DB_MAX_OUTPUT_PORT_TYPE
drawCount[8] <= drawCount[8].DB_MAX_OUTPUT_PORT_TYPE
drawCount[9] <= drawCount[9].DB_MAX_OUTPUT_PORT_TYPE
drawCount[10] <= drawCount[10].DB_MAX_OUTPUT_PORT_TYPE
drawCount[11] <= drawCount[11].DB_MAX_OUTPUT_PORT_TYPE
drawCount[12] <= drawCount[12].DB_MAX_OUTPUT_PORT_TYPE
eraseCount[0] <= eraseOverCounter:myErawe.port2
eraseCount[1] <= eraseOverCounter:myErawe.port2
eraseCount[2] <= eraseOverCounter:myErawe.port2
eraseCount[3] <= eraseOverCounter:myErawe.port2
eraseCount[4] <= eraseOverCounter:myErawe.port2
eraseCount[5] <= eraseOverCounter:myErawe.port2
eraseCount[6] <= eraseOverCounter:myErawe.port2
eraseCount[7] <= eraseOverCounter:myErawe.port2
eraseCount[8] <= eraseOverCounter:myErawe.port2
eraseCount[9] <= eraseOverCounter:myErawe.port2
eraseCount[10] <= eraseOverCounter:myErawe.port2
eraseCount[11] <= eraseOverCounter:myErawe.port2
eraseCount[12] <= eraseOverCounter:myErawe.port2
eraseOver <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|gameOverDisplay:myGanmeOverDisplay|dataOver:gameOverData|GameOver:comb_102
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|VGA|Milestone1:comb_4|datapath:mydatapath|gameOverDisplay:myGanmeOverDisplay|dataOver:gameOverData|GameOver:comb_102|altsyncram:altsyncram_component
wren_a => altsyncram_kro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kro1:auto_generated.data_a[0]
data_a[1] => altsyncram_kro1:auto_generated.data_a[1]
data_a[2] => altsyncram_kro1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kro1:auto_generated.address_a[0]
address_a[1] => altsyncram_kro1:auto_generated.address_a[1]
address_a[2] => altsyncram_kro1:auto_generated.address_a[2]
address_a[3] => altsyncram_kro1:auto_generated.address_a[3]
address_a[4] => altsyncram_kro1:auto_generated.address_a[4]
address_a[5] => altsyncram_kro1:auto_generated.address_a[5]
address_a[6] => altsyncram_kro1:auto_generated.address_a[6]
address_a[7] => altsyncram_kro1:auto_generated.address_a[7]
address_a[8] => altsyncram_kro1:auto_generated.address_a[8]
address_a[9] => altsyncram_kro1:auto_generated.address_a[9]
address_a[10] => altsyncram_kro1:auto_generated.address_a[10]
address_a[11] => altsyncram_kro1:auto_generated.address_a[11]
address_a[12] => altsyncram_kro1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kro1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kro1:auto_generated.q_a[1]
q_a[2] <= altsyncram_kro1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|Milestone1:comb_4|datapath:mydatapath|gameOverDisplay:myGanmeOverDisplay|dataOver:gameOverData|GameOver:comb_102|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|VGA|Milestone1:comb_4|datapath:mydatapath|gameOverDisplay:myGanmeOverDisplay|dataOver:gameOverData|drawOverCounter:myDraw
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
clock => counting[0]~reg0.CLK
clock => counting[1]~reg0.CLK
clock => counting[2]~reg0.CLK
clock => counting[3]~reg0.CLK
clock => counting[4]~reg0.CLK
clock => counting[5]~reg0.CLK
clock => counting[6]~reg0.CLK
clock => counting[7]~reg0.CLK
clock => counting[8]~reg0.CLK
clock => counting[9]~reg0.CLK
clock => counting[10]~reg0.CLK
clock => counting[11]~reg0.CLK
clock => counting[12]~reg0.CLK
counting[0] <= counting[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[1] <= counting[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[2] <= counting[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[3] <= counting[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[4] <= counting[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[5] <= counting[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[6] <= counting[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[7] <= counting[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[8] <= counting[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[9] <= counting[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[10] <= counting[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[11] <= counting[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[12] <= counting[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|datapath:mydatapath|gameOverDisplay:myGanmeOverDisplay|dataOver:gameOverData|eraseOverCounter:myErawe
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
trigger => counting.OUTPUTSELECT
clock => counting[0]~reg0.CLK
clock => counting[1]~reg0.CLK
clock => counting[2]~reg0.CLK
clock => counting[3]~reg0.CLK
clock => counting[4]~reg0.CLK
clock => counting[5]~reg0.CLK
clock => counting[6]~reg0.CLK
clock => counting[7]~reg0.CLK
clock => counting[8]~reg0.CLK
clock => counting[9]~reg0.CLK
clock => counting[10]~reg0.CLK
clock => counting[11]~reg0.CLK
clock => counting[12]~reg0.CLK
counting[0] <= counting[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[1] <= counting[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[2] <= counting[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[3] <= counting[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[4] <= counting[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[5] <= counting[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[6] <= counting[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[7] <= counting[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[8] <= counting[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[9] <= counting[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[10] <= counting[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[11] <= counting[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counting[12] <= counting[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|Keyboard:myKeyboard
CLOCK_50 => CLOCK_50.IN1
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> PS2_Controller:PS2.PS2_DAT
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Space <= Space~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|Keyboard:myKeyboard|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|VGA|Milestone1:comb_4|Keyboard:myKeyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|Milestone1:comb_4|Keyboard:myKeyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|VGA|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|VGA|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_82m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_82m1:auto_generated.data_a[0]
data_a[1] => altsyncram_82m1:auto_generated.data_a[1]
data_a[2] => altsyncram_82m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_82m1:auto_generated.address_a[0]
address_a[1] => altsyncram_82m1:auto_generated.address_a[1]
address_a[2] => altsyncram_82m1:auto_generated.address_a[2]
address_a[3] => altsyncram_82m1:auto_generated.address_a[3]
address_a[4] => altsyncram_82m1:auto_generated.address_a[4]
address_a[5] => altsyncram_82m1:auto_generated.address_a[5]
address_a[6] => altsyncram_82m1:auto_generated.address_a[6]
address_a[7] => altsyncram_82m1:auto_generated.address_a[7]
address_a[8] => altsyncram_82m1:auto_generated.address_a[8]
address_a[9] => altsyncram_82m1:auto_generated.address_a[9]
address_a[10] => altsyncram_82m1:auto_generated.address_a[10]
address_a[11] => altsyncram_82m1:auto_generated.address_a[11]
address_a[12] => altsyncram_82m1:auto_generated.address_a[12]
address_a[13] => altsyncram_82m1:auto_generated.address_a[13]
address_a[14] => altsyncram_82m1:auto_generated.address_a[14]
address_a[15] => altsyncram_82m1:auto_generated.address_a[15]
address_a[16] => altsyncram_82m1:auto_generated.address_a[16]
address_b[0] => altsyncram_82m1:auto_generated.address_b[0]
address_b[1] => altsyncram_82m1:auto_generated.address_b[1]
address_b[2] => altsyncram_82m1:auto_generated.address_b[2]
address_b[3] => altsyncram_82m1:auto_generated.address_b[3]
address_b[4] => altsyncram_82m1:auto_generated.address_b[4]
address_b[5] => altsyncram_82m1:auto_generated.address_b[5]
address_b[6] => altsyncram_82m1:auto_generated.address_b[6]
address_b[7] => altsyncram_82m1:auto_generated.address_b[7]
address_b[8] => altsyncram_82m1:auto_generated.address_b[8]
address_b[9] => altsyncram_82m1:auto_generated.address_b[9]
address_b[10] => altsyncram_82m1:auto_generated.address_b[10]
address_b[11] => altsyncram_82m1:auto_generated.address_b[11]
address_b[12] => altsyncram_82m1:auto_generated.address_b[12]
address_b[13] => altsyncram_82m1:auto_generated.address_b[13]
address_b[14] => altsyncram_82m1:auto_generated.address_b[14]
address_b[15] => altsyncram_82m1:auto_generated.address_b[15]
address_b[16] => altsyncram_82m1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_82m1:auto_generated.clock0
clock1 => altsyncram_82m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_82m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_82m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_82m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_82m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => decode_nma:decode2.data[0]
address_a[13] => decode_nma:wren_decode_a.data[0]
address_a[14] => decode_nma:decode2.data[1]
address_a[14] => decode_nma:wren_decode_a.data[1]
address_a[15] => decode_nma:decode2.data[2]
address_a[15] => decode_nma:wren_decode_a.data[2]
address_a[16] => decode_nma:decode2.data[3]
address_a[16] => decode_nma:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_g2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_g2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_g2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_g2a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_b[0] <= mux_2hb:mux3.result[0]
q_b[1] <= mux_2hb:mux3.result[1]
q_b[2] <= mux_2hb:mux3.result[2]
wren_a => decode_nma:decode2.enable
wren_a => decode_nma:wren_decode_a.enable


|VGA|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_82m1:auto_generated|decode_nma:decode2
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_82m1:auto_generated|decode_g2a:rden_decode_b
data[0] => w_anode508w[1].IN0
data[0] => w_anode525w[1].IN1
data[0] => w_anode535w[1].IN0
data[0] => w_anode545w[1].IN1
data[0] => w_anode555w[1].IN0
data[0] => w_anode565w[1].IN1
data[0] => w_anode575w[1].IN0
data[0] => w_anode585w[1].IN1
data[0] => w_anode595w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode656w[1].IN0
data[0] => w_anode666w[1].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode525w[2].IN0
data[1] => w_anode535w[2].IN1
data[1] => w_anode545w[2].IN1
data[1] => w_anode555w[2].IN0
data[1] => w_anode565w[2].IN0
data[1] => w_anode575w[2].IN1
data[1] => w_anode585w[2].IN1
data[1] => w_anode595w[2].IN0
data[1] => w_anode606w[2].IN0
data[1] => w_anode616w[2].IN1
data[1] => w_anode626w[2].IN1
data[1] => w_anode636w[2].IN0
data[1] => w_anode646w[2].IN0
data[1] => w_anode656w[2].IN1
data[1] => w_anode666w[2].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode525w[3].IN0
data[2] => w_anode535w[3].IN0
data[2] => w_anode545w[3].IN0
data[2] => w_anode555w[3].IN1
data[2] => w_anode565w[3].IN1
data[2] => w_anode575w[3].IN1
data[2] => w_anode585w[3].IN1
data[2] => w_anode595w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN0
data[2] => w_anode626w[3].IN0
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode656w[3].IN1
data[2] => w_anode666w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode595w[1].IN0
data[3] => w_anode606w[1].IN0
data[3] => w_anode616w[1].IN0
data[3] => w_anode626w[1].IN0
data[3] => w_anode636w[1].IN0
data[3] => w_anode646w[1].IN0
data[3] => w_anode656w[1].IN0
data[3] => w_anode666w[1].IN0
eq[0] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode525w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode535w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode545w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode565w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode575w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode595w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_82m1:auto_generated|decode_nma:wren_decode_a
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_82m1:auto_generated|mux_2hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|VGA|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|VGA|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|VGA|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|VGA|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|VGA|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


