// Seed: 954949518
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input wand id_2,
    input supply0 id_3,
    output uwire id_4
    , id_7,
    output wire id_5
);
  wire id_8;
  tri0 id_9 = 1;
  wire id_10;
endmodule
module module_1 (
    output tri   id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output logic id_3,
    output wor   id_4,
    input  wor   id_5,
    input  wor   id_6,
    input  tri1  id_7,
    output logic id_8
);
  always_latch @(posedge 1) if (1) id_3 <= "";
  id_10(
      .id_0(id_8), .id_1(id_0), .id_2(id_7)
  );
  reg id_11;
  initial begin : LABEL_0
    id_8 <= id_11;
  end
  task id_12;
    begin : LABEL_0
      if (1) begin : LABEL_0
        id_0 = id_8++;
      end
    end
  endtask
  module_0 modCall_1 (
      id_4,
      id_2,
      id_7,
      id_7,
      id_1,
      id_4
  );
endmodule
