;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 28/05/2014 12:18:15 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x1FFC2000  	536879100
0x0004	0x08650000  	2149
0x0008	0x085D0000  	2141
0x000C	0x085D0000  	2141
0x0010	0x085D0000  	2141
0x0014	0x085D0000  	2141
0x0018	0x085D0000  	2141
0x001C	0x085D0000  	2141
0x0020	0x085D0000  	2141
0x0024	0x085D0000  	2141
0x0028	0x085D0000  	2141
0x002C	0x085D0000  	2141
0x0030	0x085D0000  	2141
0x0034	0x085D0000  	2141
0x0038	0x085D0000  	2141
0x003C	0x085D0000  	2141
0x0040	0x085D0000  	2141
0x0044	0x085D0000  	2141
0x0048	0x085D0000  	2141
0x004C	0x085D0000  	2141
0x0050	0x085D0000  	2141
0x0054	0x085D0000  	2141
0x0058	0x085D0000  	2141
0x005C	0x085D0000  	2141
0x0060	0x085D0000  	2141
0x0064	0x085D0000  	2141
0x0068	0x085D0000  	2141
0x006C	0x085D0000  	2141
0x0070	0x085D0000  	2141
0x0074	0x085D0000  	2141
0x0078	0x085D0000  	2141
0x007C	0x085D0000  	2141
0x0080	0x085D0000  	2141
0x0084	0x085D0000  	2141
0x0088	0x085D0000  	2141
0x008C	0x085D0000  	2141
0x0090	0x085D0000  	2141
0x0094	0x085D0000  	2141
0x0098	0x085D0000  	2141
0x009C	0x085D0000  	2141
0x00A0	0x085D0000  	2141
0x00A4	0x085D0000  	2141
0x00A8	0x085D0000  	2141
0x00AC	0x085D0000  	2141
0x00B0	0x085D0000  	2141
0x00B4	0x085D0000  	2141
0x00B8	0x085D0000  	2141
0x00BC	0x085D0000  	2141
0x00C0	0x085D0000  	2141
0x00C4	0x085D0000  	2141
0x00C8	0x085D0000  	2141
0x00CC	0x085D0000  	2141
0x00D0	0x085D0000  	2141
0x00D4	0x085D0000  	2141
0x00D8	0x085D0000  	2141
0x00DC	0x085D0000  	2141
0x00E0	0x085D0000  	2141
0x00E4	0x085D0000  	2141
0x00E8	0x085D0000  	2141
0x00EC	0x085D0000  	2141
0x00F0	0x085D0000  	2141
0x00F4	0x085D0000  	2141
0x00F8	0x085D0000  	2141
0x00FC	0x085D0000  	2141
0x0100	0x085D0000  	2141
0x0104	0x085D0000  	2141
0x0108	0x085D0000  	2141
0x010C	0x085D0000  	2141
0x0110	0x085D0000  	2141
0x0114	0x085D0000  	2141
0x0118	0x085D0000  	2141
0x011C	0x085D0000  	2141
0x0120	0x085D0000  	2141
0x0124	0x085D0000  	2141
0x0128	0x085D0000  	2141
0x012C	0x085D0000  	2141
0x0130	0x085D0000  	2141
; end of ____SysVT
_main:
;ServoMotores.c, 11 :: 		void main() {
0x0864	0xB081    SUB	SP, SP, #4
0x0866	0xF000F859  BL	2332
0x086A	0xF000F8E7  BL	2620
0x086E	0xF7FFFFEB  BL	2120
;ServoMotores.c, 12 :: 		Conf_puertos();
0x0872	0xF7FFFFB5  BL	_Conf_puertos+0
;ServoMotores.c, 13 :: 		LAMPARA = 1;
0x0876	0x2101    MOVS	R1, #1
0x0878	0xB249    SXTB	R1, R1
0x087A	0x4823    LDR	R0, [PC, #140]
0x087C	0x6001    STR	R1, [R0, #0]
;ServoMotores.c, 14 :: 		current_duty =100;                        // initial value for current_duty
0x087E	0x2164    MOVS	R1, #100
0x0880	0x4822    LDR	R0, [PC, #136]
0x0882	0x9000    STR	R0, [SP, #0]
0x0884	0x8001    STRH	R1, [R0, #0]
;ServoMotores.c, 15 :: 		pwm_period1 = PWM_TIM2_Init(50);
0x0886	0x2032    MOVS	R0, #50
0x0888	0xF7FFFF9C  BL	_PWM_TIM2_Init+0
0x088C	0x4920    LDR	R1, [PC, #128]
0x088E	0x8008    STRH	R0, [R1, #0]
;ServoMotores.c, 16 :: 		PWM_TIM2_Set_Duty(current_duty,  _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x0890	0x9800    LDR	R0, [SP, #0]
0x0892	0x8800    LDRH	R0, [R0, #0]
0x0894	0x2201    MOVS	R2, #1
0x0896	0x2100    MOVS	R1, #0
0x0898	0xF7FFFFC6  BL	_PWM_TIM2_Set_Duty+0
;ServoMotores.c, 17 :: 		PWM_TIM2_Start(_PWM_CHANNEL2, &_GPIO_MODULE_TIM2_CH2_PA1);
0x089C	0x491D    LDR	R1, [PC, #116]
0x089E	0x2001    MOVS	R0, #1
0x08A0	0xF7FFFFB4  BL	_PWM_TIM2_Start+0
;ServoMotores.c, 19 :: 		while (1){
L_main0:
;ServoMotores.c, 20 :: 		if(GPIOA_IDR.B0){
0x08A4	0x491C    LDR	R1, [PC, #112]
0x08A6	0x6808    LDR	R0, [R1, #0]
0x08A8	0xB308    CBZ	R0, L_main2
;ServoMotores.c, 21 :: 		LAMPARA = ~LAMPARA;
0x08AA	0x4917    LDR	R1, [PC, #92]
0x08AC	0x6808    LDR	R0, [R1, #0]
0x08AE	0xF0800001  EOR	R0, R0, #1
0x08B2	0x6008    STR	R0, [R1, #0]
;ServoMotores.c, 22 :: 		Delay_ms(1);
0x08B4	0xF6402769  MOVW	R7, #2665
0x08B8	0xF2C00700  MOVT	R7, #0
0x08BC	0xBF00    NOP
0x08BE	0xBF00    NOP
L_main3:
0x08C0	0x1E7F    SUBS	R7, R7, #1
0x08C2	0xD1FD    BNE	L_main3
0x08C4	0xBF00    NOP
0x08C6	0xBF00    NOP
;ServoMotores.c, 23 :: 		current_duty = current_duty + 50;       // increment current_duty
0x08C8	0x4A10    LDR	R2, [PC, #64]
0x08CA	0x8810    LDRH	R0, [R2, #0]
0x08CC	0xF2000132  ADDW	R1, R0, #50
0x08D0	0xB289    UXTH	R1, R1
0x08D2	0x8011    STRH	R1, [R2, #0]
;ServoMotores.c, 24 :: 		if (current_duty > pwm_period1) {      // if we increase current_duty greater then possible pwm_period1 value
0x08D4	0x480E    LDR	R0, [PC, #56]
0x08D6	0x8800    LDRH	R0, [R0, #0]
0x08D8	0x4281    CMP	R1, R0
0x08DA	0xD902    BLS	L_main5
;ServoMotores.c, 25 :: 		current_duty = 1;                    // reset current_duty value to zero
0x08DC	0x2101    MOVS	R1, #1
0x08DE	0x480B    LDR	R0, [PC, #44]
0x08E0	0x8001    STRH	R1, [R0, #0]
;ServoMotores.c, 26 :: 		}
L_main5:
;ServoMotores.c, 27 :: 		PWM_TIM2_Set_Duty(current_duty,  _PWM_NON_INVERTED, _PWM_CHANNEL2); /// set newly acquired duty ratio
0x08E2	0x480A    LDR	R0, [PC, #40]
0x08E4	0x8800    LDRH	R0, [R0, #0]
0x08E6	0x2201    MOVS	R2, #1
0x08E8	0x2100    MOVS	R1, #0
0x08EA	0xF7FFFF9D  BL	_PWM_TIM2_Set_Duty+0
;ServoMotores.c, 28 :: 		}
L_main2:
;ServoMotores.c, 29 :: 		Delay_ms(1);                             // slow down change pace a little
0x08EE	0xF6402769  MOVW	R7, #2665
0x08F2	0xF2C00700  MOVT	R7, #0
0x08F6	0xBF00    NOP
0x08F8	0xBF00    NOP
L_main6:
0x08FA	0x1E7F    SUBS	R7, R7, #1
0x08FC	0xD1FD    BNE	L_main6
0x08FE	0xBF00    NOP
0x0900	0xBF00    NOP
;ServoMotores.c, 30 :: 		}
0x0902	0xE7CF    B	L_main0
;ServoMotores.c, 31 :: 		}
L_end_main:
L__main_end_loop:
0x0904	0xE7FE    B	L__main_end_loop
0x0906	0xBF00    NOP
0x0908	0x01A04222  	GPIOC_ODRbits+0
0x090C	0x00002000  	_current_duty+0
0x0910	0x00022000  	_pwm_period1+0
0x0914	0x09C00000  	__GPIO_MODULE_TIM2_CH2_PA1+0
0x0918	0x01004221  	GPIOA_IDR+0
; end of _main
_Conf_puertos:
;ServoMotores.c, 5 :: 		void Conf_puertos(void)
0x07E0	0xB081    SUB	SP, SP, #4
0x07E2	0xF8CDE000  STR	LR, [SP, #0]
;ServoMotores.c, 7 :: 		GPIO_Digital_Input(&GPIOA_BASE,_GPIO_PINMASK_0);
0x07E6	0xF2400101  MOVW	R1, #1
0x07EA	0x4806    LDR	R0, [PC, #24]
0x07EC	0xF7FFFFA8  BL	_GPIO_Digital_Input+0
;ServoMotores.c, 8 :: 		GPIO_Digital_Output(&GPIOC_BASE,_GPIO_PINMASK_8);
0x07F0	0xF2401100  MOVW	R1, #256
0x07F4	0x4804    LDR	R0, [PC, #16]
0x07F6	0xF7FFFFAF  BL	_GPIO_Digital_Output+0
;ServoMotores.c, 9 :: 		}
L_end_Conf_puertos:
0x07FA	0xF8DDE000  LDR	LR, [SP, #0]
0x07FE	0xB001    ADD	SP, SP, #4
0x0800	0x4770    BX	LR
0x0802	0xBF00    NOP
0x0804	0x08004001  	GPIOA_BASE+0
0x0808	0x10004001  	GPIOC_BASE+0
; end of _Conf_puertos
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 1136 :: 		
; pin_mask start address is: 4 (R1)
0x0740	0xB081    SUB	SP, SP, #4
0x0742	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1137 :: 		
0x0746	0xF04F0242  MOV	R2, #66
0x074A	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
0x074C	0xF7FFFD8A  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1138 :: 		
L_end_GPIO_Digital_Input:
0x0750	0xF8DDE000  LDR	LR, [SP, #0]
0x0754	0xB001    ADD	SP, SP, #4
0x0756	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 891 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
0x0264	0xB081    SUB	SP, SP, #4
0x0266	0xF8CDE000  STR	LR, [SP, #0]
0x026A	0xB28C    UXTH	R4, R1
0x026C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 896 :: 		
0x026E	0x4B77    LDR	R3, [PC, #476]
0x0270	0xEA000303  AND	R3, R0, R3, LSL #0
; port start address is: 24 (R6)
0x0274	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 898 :: 		
0x0276	0x4618    MOV	R0, R3
0x0278	0xF7FFFF5C  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 901 :: 		
0x027C	0xF1B40FFF  CMP	R4, #255
0x0280	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 902 :: 		
0x0282	0x4B73    LDR	R3, [PC, #460]
0x0284	0x429D    CMP	R5, R3
0x0286	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 903 :: 		
0x0288	0xF04F3333  MOV	R3, #858993459
0x028C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 904 :: 		
0x028E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 905 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 906 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0290	0x2D42    CMP	R5, #66
0x0292	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 907 :: 		
0x0294	0xF04F3344  MOV	R3, #1145324612
0x0298	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 908 :: 		
0x029A	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 909 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 910 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 912 :: 		
0x029C	0xF64F73FF  MOVW	R3, #65535
0x02A0	0x429C    CMP	R4, R3
0x02A2	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 913 :: 		
0x02A4	0x4B6A    LDR	R3, [PC, #424]
0x02A6	0x429D    CMP	R5, R3
0x02A8	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 914 :: 		
0x02AA	0xF04F3333  MOV	R3, #858993459
0x02AE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 915 :: 		
0x02B0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02B2	0xF04F3333  MOV	R3, #858993459
0x02B6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 916 :: 		
0x02B8	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 917 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 918 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x02BA	0x2D42    CMP	R5, #66
0x02BC	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 919 :: 		
0x02BE	0xF04F3344  MOV	R3, #1145324612
0x02C2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 920 :: 		
0x02C4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02C6	0xF04F3344  MOV	R3, #1145324612
0x02CA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 921 :: 		
0x02CC	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 922 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 923 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 925 :: 		
; currentmode start address is: 4 (R1)
0x02CE	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 926 :: 		
0x02D0	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 928 :: 		
0x02D2	0xF0050301  AND	R3, R5, #1
0x02D6	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 929 :: 		
0x02D8	0x2100    MOVS	R1, #0
0x02DA	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 930 :: 		
0x02DC	0xF0050302  AND	R3, R5, #2
0x02E0	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 931 :: 		
0x02E2	0xF40573C0  AND	R3, R5, #384
0x02E6	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 932 :: 		
; currentmode start address is: 4 (R1)
0x02E8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x02EA	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 934 :: 		
; currentmode start address is: 4 (R1)
0x02EC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 935 :: 		
; currentmode start address is: 4 (R1)
0x02EE	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 936 :: 		
0x02F0	0xF0050304  AND	R3, R5, #4
0x02F4	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 937 :: 		
0x02F6	0xF0050320  AND	R3, R5, #32
0x02FA	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 938 :: 		
; currentmode start address is: 4 (R1)
0x02FC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x02FE	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 940 :: 		
; currentmode start address is: 4 (R1)
0x0300	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 941 :: 		
; currentmode start address is: 4 (R1)
0x0302	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 942 :: 		
0x0304	0xF0050308  AND	R3, R5, #8
0x0308	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 943 :: 		
0x030A	0xF0050320  AND	R3, R5, #32
0x030E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 944 :: 		
; currentmode start address is: 4 (R1)
0x0310	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0312	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 946 :: 		
; currentmode start address is: 4 (R1)
0x0314	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 947 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0316	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 942 :: 		
;__Lib_GPIO_32F10x.c, 947 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 949 :: 		
; currentmode start address is: 4 (R1)
0x0318	0x4B4E    LDR	R3, [PC, #312]
0x031A	0xEA050303  AND	R3, R5, R3, LSL #0
0x031E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 950 :: 		
0x0320	0x2003    MOVS	R0, #3
0x0322	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 951 :: 		
0x0324	0xF4057300  AND	R3, R5, #512
0x0328	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 952 :: 		
0x032A	0x2002    MOVS	R0, #2
0x032C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 953 :: 		
0x032E	0xF4056380  AND	R3, R5, #1024
0x0332	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 954 :: 		
0x0334	0x2001    MOVS	R0, #1
0x0336	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 953 :: 		
;__Lib_GPIO_32F10x.c, 954 :: 		
L_GPIO_Config41:
L_GPIO_Config40:
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 956 :: 		
;__Lib_GPIO_32F10x.c, 962 :: 		
0x0338	0xF005030C  AND	R3, R5, #12
0x033C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 965 :: 		
0x033E	0x4301    ORRS	R1, R0
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 966 :: 		
0x0340	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 962 :: 		
;__Lib_GPIO_32F10x.c, 966 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 968 :: 		
; currentmode start address is: 4 (R1)
0x0342	0xF00403FF  AND	R3, R4, #255
0x0346	0xB29B    UXTH	R3, R3
0x0348	0x2B00    CMP	R3, #0
0x034A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 969 :: 		
0x034C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 971 :: 		
0x034E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; port end address is: 24 (R6)
0x0350	0xFA1FF884  UXTH	R8, R4
0x0354	0x4632    MOV	R2, R6
0x0356	0x462E    MOV	R6, R5
L_GPIO_Config44:
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0358	0x2808    CMP	R0, #8
0x035A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 973 :: 		
0x035C	0xF04F0301  MOV	R3, #1
0x0360	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 975 :: 		
0x0364	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 977 :: 		
0x0368	0x42A3    CMP	R3, R4
0x036A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 979 :: 		
0x036C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 981 :: 		
0x036E	0xF04F030F  MOV	R3, #15
0x0372	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 982 :: 		
0x0374	0x43DB    MVN	R3, R3
0x0376	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 985 :: 		
0x037A	0xFA01F305  LSL	R3, R1, R5
0x037E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0382	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 988 :: 		
0x0384	0xF4067381  AND	R3, R6, #258
0x0388	0xF5B37F81  CMP	R3, #258
0x038C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 990 :: 		
0x038E	0xF2020414  ADDW	R4, R2, #20
0x0392	0xF04F0301  MOV	R3, #1
0x0396	0x4083    LSLS	R3, R0
0x0398	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 991 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 993 :: 		
0x039A	0xF0060382  AND	R3, R6, #130
0x039E	0x2B82    CMP	R3, #130
0x03A0	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 995 :: 		
0x03A2	0xF2020410  ADDW	R4, R2, #16
0x03A6	0xF04F0301  MOV	R3, #1
0x03AA	0x4083    LSLS	R3, R0
0x03AC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 996 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 997 :: 		
0x03AE	0x462F    MOV	R7, R5
0x03B0	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 977 :: 		
;__Lib_GPIO_32F10x.c, 997 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 971 :: 		
; tmpreg start address is: 28 (R7)
0x03B2	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 998 :: 		
0x03B4	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 999 :: 		
0x03B6	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x03B8	0xFA1FF088  UXTH	R0, R8
0x03BC	0x460F    MOV	R7, R1
0x03BE	0x4631    MOV	R1, R6
0x03C0	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 1001 :: 		
0x03C2	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 968 :: 		
0x03C4	0x460F    MOV	R7, R1
0x03C6	0x4629    MOV	R1, R5
0x03C8	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 1001 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 1005 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
0x03CA	0xF1B00FFF  CMP	R0, #255
0x03CE	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 1007 :: 		
0x03D0	0x1D33    ADDS	R3, R6, #4
0x03D2	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1008 :: 		
; pinpos start address is: 8 (R2)
0x03D6	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x03D8	0x2A08    CMP	R2, #8
0x03DA	0xD230    BCS	L_GPIO_Config52
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 1010 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
0x03DC	0xF2020408  ADDW	R4, R2, #8
0x03E0	0xF04F0301  MOV	R3, #1
0x03E4	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 1012 :: 		
0x03E8	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 1013 :: 		
0x03EC	0x42A3    CMP	R3, R4
0x03EE	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 1015 :: 		
0x03F0	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 1017 :: 		
0x03F2	0xF04F030F  MOV	R3, #15
0x03F6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 1018 :: 		
0x03F8	0x43DB    MVN	R3, R3
0x03FA	0xEA080403  AND	R4, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1021 :: 		
0x03FE	0xFA07F305  LSL	R3, R7, R5
0x0402	0xEA440803  ORR	R8, R4, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1024 :: 		
0x0406	0xF4017381  AND	R3, R1, #258
0x040A	0xF5B37F81  CMP	R3, #258
0x040E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 1026 :: 		
0x0410	0xF2060514  ADDW	R5, R6, #20
0x0414	0xF2020408  ADDW	R4, R2, #8
0x0418	0xF04F0301  MOV	R3, #1
0x041C	0x40A3    LSLS	R3, R4
0x041E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1027 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 1029 :: 		
0x0420	0xF0010382  AND	R3, R1, #130
0x0424	0x2B82    CMP	R3, #130
0x0426	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 1031 :: 		
0x0428	0xF2060510  ADDW	R5, R6, #16
0x042C	0xF2020408  ADDW	R4, R2, #8
0x0430	0xF04F0301  MOV	R3, #1
0x0434	0x40A3    LSLS	R3, R4
0x0436	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1032 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 1033 :: 		
0x0438	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 1013 :: 		
;__Lib_GPIO_32F10x.c, 1033 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 1008 :: 		
; tmpreg start address is: 32 (R8)
0x043A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 1034 :: 		
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x043C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 1035 :: 		
0x043E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0440	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1036 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 1037 :: 		
L_end_GPIO_Config:
0x0444	0xF8DDE000  LDR	LR, [SP, #0]
0x0448	0xB001    ADD	SP, SP, #4
0x044A	0x4770    BX	LR
0x044C	0xFC00FFFF  	#-1024
0x0450	0x00140008  	#524308
0x0454	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 850 :: 		
0x0134	0xB081    SUB	SP, SP, #4
;__Lib_GPIO_32F10x.c, 852 :: 		
0x0136	0x4919    LDR	R1, [PC, #100]
0x0138	0xEA000101  AND	R1, R0, R1, LSL #0
0x013C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 853 :: 		
; pos start address is: 8 (R2)
0x013E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 854 :: 		
0x0140	0xE00E    B	L_GPIO_Clk_Enable0
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 855 :: 		
L_GPIO_Clk_Enable2:
0x0142	0x2004    MOVS	R0, #4
0x0144	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 856 :: 		
L_GPIO_Clk_Enable3:
0x0146	0x2008    MOVS	R0, #8
0x0148	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 857 :: 		
L_GPIO_Clk_Enable4:
0x014A	0x2010    MOVS	R0, #16
0x014C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 858 :: 		
L_GPIO_Clk_Enable5:
0x014E	0x2020    MOVS	R0, #32
0x0150	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 859 :: 		
L_GPIO_Clk_Enable6:
0x0152	0x2040    MOVS	R0, #64
0x0154	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 860 :: 		
L_GPIO_Clk_Enable7:
0x0156	0x2080    MOVS	R0, #128
0x0158	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 861 :: 		
L_GPIO_Clk_Enable8:
0x015A	0xF2401000  MOVW	R0, #256
0x015E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 862 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
0x0160	0x490F    LDR	R1, [PC, #60]
0x0162	0x4288    CMP	R0, R1
0x0164	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0166	0x490F    LDR	R1, [PC, #60]
0x0168	0x4288    CMP	R0, R1
0x016A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x016C	0x490E    LDR	R1, [PC, #56]
0x016E	0x4288    CMP	R0, R1
0x0170	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0172	0x490E    LDR	R1, [PC, #56]
0x0174	0x4288    CMP	R0, R1
0x0176	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0178	0x490D    LDR	R1, [PC, #52]
0x017A	0x4288    CMP	R0, R1
0x017C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017E	0x490D    LDR	R1, [PC, #52]
0x0180	0x4288    CMP	R0, R1
0x0182	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0184	0x490C    LDR	R1, [PC, #48]
0x0186	0x4288    CMP	R0, R1
0x0188	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; pos end address is: 8 (R2)
0x018A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 864 :: 		
0x018C	0x490B    LDR	R1, [PC, #44]
0x018E	0x6809    LDR	R1, [R1, #0]
0x0190	0xEA410200  ORR	R2, R1, R0, LSL #0
0x0194	0x4909    LDR	R1, [PC, #36]
0x0196	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 865 :: 		
L_end_GPIO_Clk_Enable:
0x0198	0xB001    ADD	SP, SP, #4
0x019A	0x4770    BX	LR
0x019C	0xFC00FFFF  	#-1024
0x01A0	0x08004001  	#1073809408
0x01A4	0x0C004001  	#1073810432
0x01A8	0x10004001  	#1073811456
0x01AC	0x14004001  	#1073812480
0x01B0	0x18004001  	#1073813504
0x01B4	0x1C004001  	#1073814528
0x01B8	0x20004001  	#1073815552
0x01BC	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 1132 :: 		
; pin_mask start address is: 4 (R1)
0x0758	0xB081    SUB	SP, SP, #4
0x075A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1133 :: 		
0x075E	0x4A04    LDR	R2, [PC, #16]
0x0760	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
0x0762	0xF7FFFD7F  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1134 :: 		
L_end_GPIO_Digital_Output:
0x0766	0xF8DDE000  LDR	LR, [SP, #0]
0x076A	0xB001    ADD	SP, SP, #4
0x076C	0x4770    BX	LR
0x076E	0xBF00    NOP
0x0770	0x00140008  	#524308
; end of _GPIO_Digital_Output
_PWM_TIM2_Init:
;__Lib_PWM_1234_15_16_17.c, 189 :: 		
0x07C4	0xB081    SUB	SP, SP, #4
0x07C6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_PWM_1234_15_16_17.c, 190 :: 		
0x07CA	0x4601    MOV	R1, R0
0x07CC	0x4803    LDR	R0, [PC, #12]
0x07CE	0xF7FFFF39  BL	__Lib_PWM_1234_15_16_17_PWM_TIMx_Init+0
;__Lib_PWM_1234_15_16_17.c, 191 :: 		
L_end_PWM_TIM2_Init:
0x07D2	0xF8DDE000  LDR	LR, [SP, #0]
0x07D6	0xB001    ADD	SP, SP, #4
0x07D8	0x4770    BX	LR
0x07DA	0xBF00    NOP
0x07DC	0x00004000  	TIM2_CR1+0
; end of _PWM_TIM2_Init
__Lib_PWM_1234_15_16_17_PWM_TIMx_Init:
;__Lib_PWM_1234_15_16_17.c, 35 :: 		
; freq_hz start address is: 4 (R1)
0x0644	0xB081    SUB	SP, SP, #4
0x0646	0xF8CDE000  STR	LR, [SP, #0]
0x064A	0x460C    MOV	R4, R1
0x064C	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234_15_16_17.c, 39 :: 		
0x064E	0xF06F02FF  MVN	R2, #255
0x0652	0xEA010202  AND	R2, R1, R2, LSL #0
0x0656	0x4610    MOV	R0, R2
;__Lib_PWM_1234_15_16_17.c, 41 :: 		
0x0658	0xE022    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init0
;__Lib_PWM_1234_15_16_17.c, 43 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init2:
;__Lib_PWM_1234_15_16_17.c, 44 :: 		
0x065A	0x2301    MOVS	R3, #1
0x065C	0xB25B    SXTB	R3, R3
0x065E	0x4A2D    LDR	R2, [PC, #180]
0x0660	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 45 :: 		
0x0662	0xE032    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 48 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init3:
;__Lib_PWM_1234_15_16_17.c, 49 :: 		
0x0664	0x2301    MOVS	R3, #1
0x0666	0xB25B    SXTB	R3, R3
0x0668	0x4A2B    LDR	R2, [PC, #172]
0x066A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 50 :: 		
0x066C	0xE02D    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 53 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init4:
;__Lib_PWM_1234_15_16_17.c, 54 :: 		
0x066E	0x2301    MOVS	R3, #1
0x0670	0xB25B    SXTB	R3, R3
0x0672	0x4A2A    LDR	R2, [PC, #168]
0x0674	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 55 :: 		
0x0676	0xE028    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 58 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init5:
;__Lib_PWM_1234_15_16_17.c, 59 :: 		
0x0678	0x2301    MOVS	R3, #1
0x067A	0xB25B    SXTB	R3, R3
0x067C	0x4A28    LDR	R2, [PC, #160]
0x067E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 60 :: 		
0x0680	0xE023    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 63 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init6:
;__Lib_PWM_1234_15_16_17.c, 64 :: 		
0x0682	0x2301    MOVS	R3, #1
0x0684	0xB25B    SXTB	R3, R3
0x0686	0x4A27    LDR	R2, [PC, #156]
0x0688	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 65 :: 		
0x068A	0xE01E    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 68 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init7:
;__Lib_PWM_1234_15_16_17.c, 69 :: 		
0x068C	0x2301    MOVS	R3, #1
0x068E	0xB25B    SXTB	R3, R3
0x0690	0x4A24    LDR	R2, [PC, #144]
0x0692	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 70 :: 		
0x0694	0xE019    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 73 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init8:
;__Lib_PWM_1234_15_16_17.c, 74 :: 		
0x0696	0x2301    MOVS	R3, #1
0x0698	0xB25B    SXTB	R3, R3
0x069A	0x4A22    LDR	R2, [PC, #136]
0x069C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 75 :: 		
0x069E	0xE014    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 77 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init0:
0x06A0	0x4A21    LDR	R2, [PC, #132]
0x06A2	0x4290    CMP	R0, R2
0x06A4	0xD0D9    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init2
0x06A6	0xF1B04F80  CMP	R0, #1073741824
0x06AA	0xD0DB    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init3
0x06AC	0x4A1F    LDR	R2, [PC, #124]
0x06AE	0x4290    CMP	R0, R2
0x06B0	0xD0DD    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init4
0x06B2	0x4A1F    LDR	R2, [PC, #124]
0x06B4	0x4290    CMP	R0, R2
0x06B6	0xD0DF    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init5
0x06B8	0x4A1E    LDR	R2, [PC, #120]
0x06BA	0x4290    CMP	R0, R2
0x06BC	0xD0E1    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init6
0x06BE	0x4A1E    LDR	R2, [PC, #120]
0x06C0	0x4290    CMP	R0, R2
0x06C2	0xD0E3    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init7
0x06C4	0x4A1D    LDR	R2, [PC, #116]
0x06C6	0x4290    CMP	R0, R2
0x06C8	0xD0E5    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init8
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1:
;__Lib_PWM_1234_15_16_17.c, 79 :: 		
0x06CA	0xF7FFFDC5  BL	_Get_Fosc_kHz+0
;__Lib_PWM_1234_15_16_17.c, 81 :: 		
0x06CE	0x680B    LDR	R3, [R1, #0]
0x06D0	0xF06F0210  MVN	R2, #16
0x06D4	0xEA030202  AND	R2, R3, R2, LSL #0
0x06D8	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234_15_16_17.c, 83 :: 		
0x06DA	0xF24032E8  MOVW	R2, #1000
0x06DE	0x4342    MULS	R2, R0, R2
0x06E0	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
0x06E4	0x4618    MOV	R0, R3
;__Lib_PWM_1234_15_16_17.c, 84 :: 		
0x06E6	0xF64F72FF  MOVW	R2, #65535
0x06EA	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x06EE	0x4614    MOV	R4, R2
;__Lib_PWM_1234_15_16_17.c, 85 :: 		
0x06F0	0xF2010328  ADDW	R3, R1, #40
0x06F4	0xB292    UXTH	R2, R2
0x06F6	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234_15_16_17.c, 87 :: 		
0x06F8	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x06FA	0xFBB0F2F2  UDIV	R2, R0, R2
0x06FE	0x4610    MOV	R0, R2
;__Lib_PWM_1234_15_16_17.c, 89 :: 		
0x0700	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x0704	0xB292    UXTH	R2, R2
0x0706	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234_15_16_17.c, 91 :: 		
0x0708	0xB280    UXTH	R0, R0
;__Lib_PWM_1234_15_16_17.c, 92 :: 		
L_end_PWM_TIMx_Init:
0x070A	0xF8DDE000  LDR	LR, [SP, #0]
0x070E	0xB001    ADD	SP, SP, #4
0x0710	0x4770    BX	LR
0x0712	0xBF00    NOP
0x0714	0x03004242  	RCC_APB2ENR+0
0x0718	0x03804242  	RCC_APB1ENR+0
0x071C	0x03844242  	RCC_APB1ENR+0
0x0720	0x03884242  	RCC_APB1ENR+0
0x0724	0x03A04242  	RCC_APB1ENR+0
0x0728	0x00004001  	#1073807360
0x072C	0x04004000  	#1073742848
0x0730	0x08004000  	#1073743872
0x0734	0x40004001  	#1073823744
0x0738	0x44004001  	#1073824768
0x073C	0x48004001  	#1073825792
; end of __Lib_PWM_1234_15_16_17_PWM_TIMx_Init
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0258	0x4801    LDR	R0, [PC, #4]
0x025A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x025C	0x4770    BX	LR
0x025E	0xBF00    NOP
0x0260	0x00042000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_PWM_TIM2_Set_Duty:
;__Lib_PWM_1234_15_16_17.c, 193 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
0x0828	0xB081    SUB	SP, SP, #4
0x082A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234_15_16_17.c, 194 :: 		
0x082E	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x0830	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x0832	0xB281    UXTH	R1, R0
0x0834	0x4803    LDR	R0, [PC, #12]
0x0836	0xF7FFFEE1  BL	__Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234_15_16_17.c, 195 :: 		
L_end_PWM_TIM2_Set_Duty:
0x083A	0xF8DDE000  LDR	LR, [SP, #0]
0x083E	0xB001    ADD	SP, SP, #4
0x0840	0x4770    BX	LR
0x0842	0xBF00    NOP
0x0844	0x00004000  	TIM2_CR1+0
; end of _PWM_TIM2_Set_Duty
__Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234_15_16_17.c, 96 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
0x05FC	0xB081    SUB	SP, SP, #4
0x05FE	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234_15_16_17.c, 101 :: 		
0x0600	0xF2000420  ADDW	R4, R0, #32
0x0604	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234_15_16_17.c, 102 :: 		
0x0606	0x2D01    CMP	R5, #1
0x0608	0xD108    BNE	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty9
; inverted end address is: 20 (R5)
;__Lib_PWM_1234_15_16_17.c, 103 :: 		
0x060A	0x009C    LSLS	R4, R3, #2
0x060C	0xB224    SXTH	R4, R4
0x060E	0x1C65    ADDS	R5, R4, #1
0x0610	0xB22D    SXTH	R5, R5
0x0612	0xF04F0401  MOV	R4, #1
0x0616	0x40AC    LSLS	R4, R5
0x0618	0x4322    ORRS	R2, R4
0x061A	0xE008    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty10
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty9:
;__Lib_PWM_1234_15_16_17.c, 105 :: 		
0x061C	0x009C    LSLS	R4, R3, #2
0x061E	0xB224    SXTH	R4, R4
0x0620	0x1C65    ADDS	R5, R4, #1
0x0622	0xB22D    SXTH	R5, R5
0x0624	0xF04F0401  MOV	R4, #1
0x0628	0x40AC    LSLS	R4, R5
0x062A	0x43E4    MVN	R4, R4
0x062C	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty10:
;__Lib_PWM_1234_15_16_17.c, 106 :: 		
; tmpLong start address is: 8 (R2)
0x062E	0xF2000420  ADDW	R4, R0, #32
0x0632	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234_15_16_17.c, 109 :: 		
0x0634	0xF2000534  ADDW	R5, R0, #52
0x0638	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x063A	0x192C    ADDS	R4, R5, R4
0x063C	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234_15_16_17.c, 110 :: 		
L_end_PWM_TIMx_Set_Duty:
0x063E	0xB001    ADD	SP, SP, #4
0x0640	0x4770    BX	LR
; end of __Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty
_PWM_TIM2_Start:
;__Lib_PWM_1234_15_16_17.c, 197 :: 		
; module start address is: 4 (R1)
0x080C	0xB081    SUB	SP, SP, #4
0x080E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; module start address is: 4 (R1)
;__Lib_PWM_1234_15_16_17.c, 198 :: 		
0x0812	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0814	0xB2C1    UXTB	R1, R0
0x0816	0x4803    LDR	R0, [PC, #12]
0x0818	0xF7FFFEA6  BL	__Lib_PWM_1234_15_16_17_PWM_TIMx_Start+0
;__Lib_PWM_1234_15_16_17.c, 199 :: 		
L_end_PWM_TIM2_Start:
0x081C	0xF8DDE000  LDR	LR, [SP, #0]
0x0820	0xB001    ADD	SP, SP, #4
0x0822	0x4770    BX	LR
0x0824	0x00004000  	TIM2_CR1+0
; end of _PWM_TIM2_Start
__Lib_PWM_1234_15_16_17_PWM_TIMx_Start:
;__Lib_PWM_1234_15_16_17.c, 114 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
0x0568	0xB081    SUB	SP, SP, #4
0x056A	0xF8CDE000  STR	LR, [SP, #0]
0x056E	0x4683    MOV	R11, R0
0x0570	0xFA5FFC81  UXTB	R12, R1
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base start address is: 44 (R11)
; channel start address is: 48 (R12)
; module start address is: 8 (R2)
;__Lib_PWM_1234_15_16_17.c, 117 :: 		
0x0574	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0576	0xF7FFFF6F  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_PWM_1234_15_16_17.c, 120 :: 		
0x057A	0xF10B0320  ADD	R3, R11, #32
0x057E	0x6818    LDR	R0, [R3, #0]
;__Lib_PWM_1234_15_16_17.c, 121 :: 		
0x0580	0xEA4F048C  LSL	R4, R12, #2
0x0584	0xB224    SXTH	R4, R4
0x0586	0xF04F0301  MOV	R3, #1
0x058A	0x40A3    LSLS	R3, R4
0x058C	0x4318    ORRS	R0, R3
;__Lib_PWM_1234_15_16_17.c, 122 :: 		
0x058E	0xF10B0320  ADD	R3, R11, #32
0x0592	0x6018    STR	R0, [R3, #0]
;__Lib_PWM_1234_15_16_17.c, 125 :: 		
0x0594	0xF10B0444  ADD	R4, R11, #68
0x0598	0x6823    LDR	R3, [R4, #0]
0x059A	0xF4434300  ORR	R3, R3, #32768
0x059E	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234_15_16_17.c, 127 :: 		
0x05A0	0xF10B0018  ADD	R0, R11, #24
;__Lib_PWM_1234_15_16_17.c, 129 :: 		
0x05A4	0xF1BC0F01  CMP	R12, #1
0x05A8	0xD901    BLS	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start14
;__Lib_PWM_1234_15_16_17.c, 130 :: 		
0x05AA	0x1D00    ADDS	R0, R0, #4
0x05AC	0xE7FF    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start11
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start14:
;__Lib_PWM_1234_15_16_17.c, 129 :: 		
;__Lib_PWM_1234_15_16_17.c, 130 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start11:
;__Lib_PWM_1234_15_16_17.c, 132 :: 		
0x05AE	0xEA4F035C  LSR	R3, R12, #1
0x05B2	0xB2DB    UXTB	R3, R3
0x05B4	0x005B    LSLS	R3, R3, #1
0x05B6	0xB21B    SXTH	R3, R3
0x05B8	0x4563    CMP	R3, R12
0x05BA	0xD00A    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start12
; channel end address is: 48 (R12)
;__Lib_PWM_1234_15_16_17.c, 134 :: 		
0x05BC	0x6804    LDR	R4, [R0, #0]
0x05BE	0xF46F53D8  MVN	R3, #6912
0x05C2	0xEA040303  AND	R3, R4, R3, LSL #0
0x05C6	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234_15_16_17.c, 136 :: 		
0x05C8	0x6803    LDR	R3, [R0, #0]
0x05CA	0xF44343C0  ORR	R3, R3, #24576
0x05CE	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234_15_16_17.c, 137 :: 		
0x05D0	0xE009    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start13
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start12:
;__Lib_PWM_1234_15_16_17.c, 140 :: 		
0x05D2	0x6804    LDR	R4, [R0, #0]
0x05D4	0xF06F031B  MVN	R3, #27
0x05D8	0xEA040303  AND	R3, R4, R3, LSL #0
0x05DC	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234_15_16_17.c, 142 :: 		
0x05DE	0x6803    LDR	R3, [R0, #0]
0x05E0	0xF0430360  ORR	R3, R3, #96
0x05E4	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234_15_16_17.c, 143 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start13:
;__Lib_PWM_1234_15_16_17.c, 146 :: 		
0x05E6	0xF8DB3000  LDR	R3, [R11, #0]
0x05EA	0xF0430301  ORR	R3, R3, #1
0x05EE	0xF8CB3000  STR	R3, [R11, #0]
; PWM_Base end address is: 44 (R11)
;__Lib_PWM_1234_15_16_17.c, 147 :: 		
L_end_PWM_TIMx_Start:
0x05F2	0xF8DDE000  LDR	LR, [SP, #0]
0x05F6	0xB001    ADD	SP, SP, #4
0x05F8	0x4770    BX	LR
; end of __Lib_PWM_1234_15_16_17_PWM_TIMx_Start
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 1070 :: 		
0x0458	0xB081    SUB	SP, SP, #4
0x045A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_GPIO_32F10x.c, 1071 :: 		
;__Lib_GPIO_32F10x.c, 1072 :: 		
;__Lib_GPIO_32F10x.c, 1074 :: 		
0x045E	0x2201    MOVS	R2, #1
0x0460	0xB252    SXTB	R2, R2
0x0462	0x493E    LDR	R1, [PC, #248]
0x0464	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 1076 :: 		
0x0466	0xF2000168  ADDW	R1, R0, #104
0x046A	0x680B    LDR	R3, [R1, #0]
0x046C	0xF06F6100  MVN	R1, #134217728
0x0470	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0474	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 1077 :: 		
0x0476	0xF0036100  AND	R1, R3, #134217728
0x047A	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x047C	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 1079 :: 		
0x047E	0xF0024100  AND	R1, R2, #-2147483648
0x0482	0xF1B14F00  CMP	R1, #-2147483648
0x0486	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 1081 :: 		
0x0488	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x048A	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 1082 :: 		
; tmpreg end address is: 8 (R2)
0x048C	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 1085 :: 		
0x048E	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0490	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1086 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 1088 :: 		
; tmpreg start address is: 8 (R2)
0x0492	0xF4042170  AND	R1, R4, #983040
0x0496	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0498	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 1089 :: 		
0x049A	0xF64F71FF  MOVW	R1, #65535
0x049E	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x04A2	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 1091 :: 		
0x04A4	0xF4041140  AND	R1, R4, #3145728
0x04A8	0xF5B11F40  CMP	R1, #3145728
0x04AC	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 1093 :: 		
0x04AE	0xF06F6170  MVN	R1, #251658240
0x04B2	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x04B6	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 1094 :: 		
0x04B8	0x492A    LDR	R1, [PC, #168]
0x04BA	0x680A    LDR	R2, [R1, #0]
0x04BC	0xF06F6170  MVN	R1, #251658240
0x04C0	0x400A    ANDS	R2, R1
0x04C2	0x4928    LDR	R1, [PC, #160]
0x04C4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 1095 :: 		
0x04C6	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x04C8	0xE017    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 1096 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x04CA	0xF4041180  AND	R1, R4, #1048576
0x04CE	0xF5B11F80  CMP	R1, #1048576
0x04D2	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 1098 :: 		
0x04D4	0xF04F0103  MOV	R1, #3
0x04D8	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 1099 :: 		
0x04DA	0x43C9    MVN	R1, R1
0x04DC	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1100 :: 		
0x04E0	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1101 :: 		
0x04E4	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x04E6	0xE008    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 1104 :: 		
; tmpreg start address is: 8 (R2)
0x04E8	0x0D61    LSRS	R1, R4, #21
0x04EA	0x0109    LSLS	R1, R1, #4
0x04EC	0xFA05F101  LSL	R1, R5, R1
0x04F0	0x43C9    MVN	R1, R1
0x04F2	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1105 :: 		
0x04F6	0xF0416270  ORR	R2, R1, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1106 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 1108 :: 		
; tmpreg start address is: 8 (R2)
0x04FA	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 1110 :: 		
0x04FC	0x0D61    LSRS	R1, R4, #21
0x04FE	0x0109    LSLS	R1, R1, #4
0x0500	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0504	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1111 :: 		
0x0506	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 1108 :: 		
;__Lib_GPIO_32F10x.c, 1111 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 1113 :: 		
; tmpreg start address is: 8 (R2)
0x0508	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x050C	0xF1B14F00  CMP	R1, #-2147483648
0x0510	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 1115 :: 		
0x0512	0x4913    LDR	R1, [PC, #76]
0x0514	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1116 :: 		
0x0516	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 1119 :: 		
; tmpreg start address is: 8 (R2)
0x0518	0x4912    LDR	R1, [PC, #72]
0x051A	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1120 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 1123 :: 		
; i start address is: 40 (R10)
0x051C	0xF2400A00  MOVW	R10, #0
; i end address is: 40 (R10)
0x0520	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 1124 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0522	0xEA4F018A  LSL	R1, R10, #2
0x0526	0xEB090101  ADD	R1, R9, R1, LSL #0
0x052A	0x6809    LDR	R1, [R1, #0]
0x052C	0xF1B13FFF  CMP	R1, #-1
0x0530	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 1125 :: 		
0x0532	0xF1090134  ADD	R1, R9, #52
0x0536	0xEA4F038A  LSL	R3, R10, #2
0x053A	0x18C9    ADDS	R1, R1, R3
0x053C	0x6809    LDR	R1, [R1, #0]
0x053E	0x460A    MOV	R2, R1
0x0540	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0544	0x6809    LDR	R1, [R1, #0]
0x0546	0x4608    MOV	R0, R1
0x0548	0x4611    MOV	R1, R2
0x054A	0xF7FFFE39  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 1126 :: 		
0x054E	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 1127 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0552	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 1130 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0554	0xF8DDE000  LDR	LR, [SP, #0]
0x0558	0xB001    ADD	SP, SP, #4
0x055A	0x4770    BX	LR
0x055C	0x03004242  	RCC_APB2ENRbits+0
0x0560	0x001C4001  	AFIO_MAPR2+0
0x0564	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 1049 :: 		
; config start address is: 4 (R1)
0x01C0	0xB083    SUB	SP, SP, #12
0x01C2	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1053 :: 		
0x01C6	0xF00003FF  AND	R3, R0, #255
0x01CA	0x091A    LSRS	R2, R3, #4
0x01CC	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 1054 :: 		
0x01CE	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x01D2	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 1057 :: 		
0x01D4	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
;__Lib_GPIO_32F10x.c, 1058 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x01D6	0x4A19    LDR	R2, [PC, #100]
0x01D8	0x9202    STR	R2, [SP, #8]
0x01DA	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1059 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x01DC	0x4A18    LDR	R2, [PC, #96]
0x01DE	0x9202    STR	R2, [SP, #8]
0x01E0	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1060 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x01E2	0x4A18    LDR	R2, [PC, #96]
0x01E4	0x9202    STR	R2, [SP, #8]
0x01E6	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1061 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x01E8	0x4A17    LDR	R2, [PC, #92]
0x01EA	0x9202    STR	R2, [SP, #8]
0x01EC	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1062 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x01EE	0x4A17    LDR	R2, [PC, #92]
0x01F0	0x9202    STR	R2, [SP, #8]
0x01F2	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1063 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x01F4	0x4A16    LDR	R2, [PC, #88]
0x01F6	0x9202    STR	R2, [SP, #8]
0x01F8	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1064 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x01FA	0x4A16    LDR	R2, [PC, #88]
0x01FC	0x9202    STR	R2, [SP, #8]
0x01FE	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1065 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
0x0200	0x2800    CMP	R0, #0
0x0202	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0204	0x2801    CMP	R0, #1
0x0206	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0208	0x2802    CMP	R0, #2
0x020A	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x020C	0x2803    CMP	R0, #3
0x020E	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0210	0x2804    CMP	R0, #4
0x0212	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0214	0x2805    CMP	R0, #5
0x0216	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0218	0x2806    CMP	R0, #6
0x021A	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 1067 :: 		
0x021C	0x2201    MOVS	R2, #1
0x021E	0xB212    SXTH	R2, R2
0x0220	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0222	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0226	0x9802    LDR	R0, [SP, #8]
0x0228	0x460A    MOV	R2, R1
0x022A	0xF8BD1004  LDRH	R1, [SP, #4]
0x022E	0xF000F819  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1068 :: 		
L_end_GPIO_Configure_Pin:
0x0232	0xF8DDE000  LDR	LR, [SP, #0]
0x0236	0xB003    ADD	SP, SP, #12
0x0238	0x4770    BX	LR
0x023A	0xBF00    NOP
0x023C	0x08004001  	#1073809408
0x0240	0x0C004001  	#1073810432
0x0244	0x10004001  	#1073811456
0x0248	0x14004001  	#1073812480
0x024C	0x18004001  	#1073813504
0x0250	0x1C004001  	#1073814528
0x0254	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
___FillZeros:
;__Lib_System_100.c, 63 :: 		
0x0788	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 65 :: 		
0x078A	0xF04F0900  MOV	R9, #0
;__Lib_System_100.c, 66 :: 		
0x078E	0xF04F0C00  MOV	R12, #0
;__Lib_System_100.c, 67 :: 		
0x0792	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_100.c, 68 :: 		
0x0796	0xDC04    BGT	L_loopFZs
;__Lib_System_100.c, 69 :: 		
0x0798	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_100.c, 70 :: 		
0x079C	0xDB01    BLT	L_loopFZs
;__Lib_System_100.c, 71 :: 		
0x079E	0x46D4    MOV	R12, R10
;__Lib_System_100.c, 72 :: 		
0x07A0	0x46EA    MOV	R10, SP
;__Lib_System_100.c, 73 :: 		
L_loopFZs:
;__Lib_System_100.c, 74 :: 		
0x07A2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_100.c, 75 :: 		
0x07A6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 76 :: 		
0x07AA	0xD1FA    BNE	L_loopFZs
;__Lib_System_100.c, 77 :: 		
0x07AC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_100.c, 78 :: 		
0x07B0	0xDD05    BLE	L_norep
;__Lib_System_100.c, 79 :: 		
0x07B2	0x46E2    MOV	R10, R12
;__Lib_System_100.c, 80 :: 		
0x07B4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_100.c, 81 :: 		
0x07B8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_100.c, 82 :: 		
0x07BC	0xE7F1    B	L_loopFZs
;__Lib_System_100.c, 83 :: 		
L_norep:
;__Lib_System_100.c, 85 :: 		
L_end___FillZeros:
0x07BE	0xB001    ADD	SP, SP, #4
0x07C0	0x4770    BX	LR
; end of ___FillZeros
___CC2DW:
;__Lib_System_100.c, 21 :: 		
0x0774	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 23 :: 		
L_loopDW:
;__Lib_System_100.c, 24 :: 		
0x0776	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_100.c, 25 :: 		
0x077A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_100.c, 26 :: 		
0x077E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 27 :: 		
0x0782	0xD1F8    BNE	L_loopDW
;__Lib_System_100.c, 29 :: 		
L_end___CC2DW:
0x0784	0xB001    ADD	SP, SP, #4
0x0786	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_100_InitialSetUpRCCRCC2:
;__Lib_System_100.c, 298 :: 		
0x091C	0xB082    SUB	SP, SP, #8
;__Lib_System_100.c, 300 :: 		
; ulRCC_CR start address is: 8 (R2)
0x091E	0x4A21    LDR	R2, [PC, #132]
;__Lib_System_100.c, 301 :: 		
0x0920	0x4821    LDR	R0, [PC, #132]
0x0922	0x9001    STR	R0, [SP, #4]
;__Lib_System_100.c, 302 :: 		
; ulRCC_CFGR2 start address is: 12 (R3)
0x0924	0x4B21    LDR	R3, [PC, #132]
;__Lib_System_100.c, 304 :: 		
0x0926	0x9901    LDR	R1, [SP, #4]
0x0928	0x4821    LDR	R0, [PC, #132]
0x092A	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 305 :: 		
0x092C	0x4821    LDR	R0, [PC, #132]
0x092E	0x6003    STR	R3, [R0, #0]
; ulRCC_CFGR2 end address is: 12 (R3)
;__Lib_System_100.c, 306 :: 		
0x0930	0x4821    LDR	R0, [PC, #132]
0x0932	0xEA020100  AND	R1, R2, R0, LSL #0
0x0936	0x4821    LDR	R0, [PC, #132]
0x0938	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 308 :: 		
0x093A	0xF0020001  AND	R0, R2, #1
0x093E	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
0x0940	0x4611    MOV	R1, R2
;__Lib_System_100.c, 309 :: 		
L___Lib_System_100_InitialSetUpRCCRCC229:
; ulRCC_CR start address is: 4 (R1)
0x0942	0x481E    LDR	R0, [PC, #120]
0x0944	0x6800    LDR	R0, [R0, #0]
0x0946	0xF0000002  AND	R0, R0, #2
0x094A	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC230
;__Lib_System_100.c, 310 :: 		
0x094C	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC229
L___Lib_System_100_InitialSetUpRCCRCC230:
;__Lib_System_100.c, 311 :: 		
0x094E	0x460A    MOV	R2, R1
0x0950	0xE7FF    B	L___Lib_System_100_InitialSetUpRCCRCC228
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC239:
;__Lib_System_100.c, 308 :: 		
;__Lib_System_100.c, 311 :: 		
L___Lib_System_100_InitialSetUpRCCRCC228:
;__Lib_System_100.c, 313 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0952	0xF4023080  AND	R0, R2, #65536
0x0956	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC240
; ulRCC_CR end address is: 8 (R2)
0x0958	0x4611    MOV	R1, R2
;__Lib_System_100.c, 314 :: 		
L___Lib_System_100_InitialSetUpRCCRCC232:
; ulRCC_CR start address is: 4 (R1)
0x095A	0x4818    LDR	R0, [PC, #96]
0x095C	0x6800    LDR	R0, [R0, #0]
0x095E	0xF4003000  AND	R0, R0, #131072
0x0962	0x2800    CMP	R0, #0
0x0964	0xD100    BNE	L___Lib_System_100_InitialSetUpRCCRCC233
;__Lib_System_100.c, 315 :: 		
0x0966	0xE7F8    B	L___Lib_System_100_InitialSetUpRCCRCC232
L___Lib_System_100_InitialSetUpRCCRCC233:
;__Lib_System_100.c, 316 :: 		
0x0968	0xE000    B	L___Lib_System_100_InitialSetUpRCCRCC231
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC240:
;__Lib_System_100.c, 313 :: 		
0x096A	0x4611    MOV	R1, R2
;__Lib_System_100.c, 316 :: 		
L___Lib_System_100_InitialSetUpRCCRCC231:
;__Lib_System_100.c, 318 :: 		
; ulRCC_CR start address is: 4 (R1)
0x096C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0970	0xB158    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC234
;__Lib_System_100.c, 319 :: 		
0x0972	0x4812    LDR	R0, [PC, #72]
0x0974	0x6800    LDR	R0, [R0, #0]
0x0976	0xF0407180  ORR	R1, R0, #16777216
0x097A	0x4810    LDR	R0, [PC, #64]
0x097C	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 320 :: 		
L___Lib_System_100_InitialSetUpRCCRCC235:
0x097E	0x480F    LDR	R0, [PC, #60]
0x0980	0x6800    LDR	R0, [R0, #0]
0x0982	0xF0007000  AND	R0, R0, #33554432
0x0986	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC236
;__Lib_System_100.c, 321 :: 		
0x0988	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC235
L___Lib_System_100_InitialSetUpRCCRCC236:
;__Lib_System_100.c, 322 :: 		
L___Lib_System_100_InitialSetUpRCCRCC234:
;__Lib_System_100.c, 325 :: 		
L___Lib_System_100_InitialSetUpRCCRCC237:
0x098A	0x4809    LDR	R0, [PC, #36]
0x098C	0x6800    LDR	R0, [R0, #0]
0x098E	0xF000010C  AND	R1, R0, #12
0x0992	0x9801    LDR	R0, [SP, #4]
0x0994	0x0080    LSLS	R0, R0, #2
0x0996	0xF000000C  AND	R0, R0, #12
0x099A	0x4281    CMP	R1, R0
0x099C	0xD000    BEQ	L___Lib_System_100_InitialSetUpRCCRCC238
;__Lib_System_100.c, 326 :: 		
0x099E	0xE7F4    B	L___Lib_System_100_InitialSetUpRCCRCC237
L___Lib_System_100_InitialSetUpRCCRCC238:
;__Lib_System_100.c, 328 :: 		
L_end_InitialSetUpRCCRCC2:
0x09A0	0xB002    ADD	SP, SP, #8
0x09A2	0x4770    BX	LR
0x09A4	0x00810000  	#129
0x09A8	0x00000000  	#0
0x09AC	0x00000000  	#0
0x09B0	0x10044002  	RCC_CFGR+0
0x09B4	0x102C4002  	RCC_CFGR2+0
0x09B8	0xFFFF000F  	#1048575
0x09BC	0x10004002  	RCC_CR+0
; end of __Lib_System_100_InitialSetUpRCCRCC2
__Lib_System_100_InitialSetUpFosc:
;__Lib_System_100.c, 330 :: 		
0x0848	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 331 :: 		
0x084A	0x4902    LDR	R1, [PC, #8]
0x084C	0x4802    LDR	R0, [PC, #8]
0x084E	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 332 :: 		
L_end_InitialSetUpFosc:
0x0850	0xB001    ADD	SP, SP, #4
0x0852	0x4770    BX	LR
0x0854	0x1F400000  	#8000
0x0858	0x00042000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_100_InitialSetUpFosc
___GenExcept:
;__Lib_System_100.c, 262 :: 		
0x085C	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 263 :: 		
L___GenExcept24:
0x085E	0xE7FE    B	L___GenExcept24
;__Lib_System_100.c, 264 :: 		
L_end___GenExcept:
0x0860	0xB001    ADD	SP, SP, #4
0x0862	0x4770    BX	LR
; end of ___GenExcept
0x0A3C	0xB500    PUSH	(R14)
0x0A3E	0xF2400B00  MOVW	R11, #0
0x0A42	0xF2C20B00  MOVT	R11, #8192
0x0A46	0xF2400A08  MOVW	R10, #8
0x0A4A	0xF2C20A00  MOVT	R10, #8192
0x0A4E	0xF7FFFE9B  BL	1928
0x0A52	0xBD00    POP	(R15)
0x0A54	0x4770    BX	LR
;__Lib_GPIO_32F10x.c,352 :: __GPIO_MODULE_TIM2_CH2_PA1 [108]
0x09C0	0x00000001 ;__GPIO_MODULE_TIM2_CH2_PA1+0
0x09C4	0xFFFFFFFF ;__GPIO_MODULE_TIM2_CH2_PA1+4
0x09C8	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+8
0x09CC	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+12
0x09D0	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+16
0x09D4	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+20
0x09D8	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+24
0x09DC	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+28
0x09E0	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+32
0x09E4	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+36
0x09E8	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+40
0x09EC	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+44
0x09F0	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+48
0x09F4	0x00000818 ;__GPIO_MODULE_TIM2_CH2_PA1+52
0x09F8	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+56
0x09FC	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+60
0x0A00	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+64
0x0A04	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+68
0x0A08	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+72
0x0A0C	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+76
0x0A10	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+80
0x0A14	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+84
0x0A18	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+88
0x0A1C	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+92
0x0A20	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+96
0x0A24	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+100
0x0A28	0x00180300 ;__GPIO_MODULE_TIM2_CH2_PA1+104
; end of __GPIO_MODULE_TIM2_CH2_PA1
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_tmp_L0 [4]
0x0A2C	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_tmp_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_tmp_L0
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_tmpreg_L0 [4]
0x0A30	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_tmpreg_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_tmpreg_L0
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_tmpmask_L0 [4]
0x0A34	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_tmpmask_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_tmpmask_L0
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_newstate_L0 [4]
0x0A38	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_newstate_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_newstate_L0
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0134     [140]    _GPIO_Clk_Enable
0x01C0     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0258      [12]    _Get_Fosc_kHz
0x0264     [500]    _GPIO_Config
0x0458     [272]    _GPIO_Alternate_Function_Enable
0x0568     [146]    __Lib_PWM_1234_15_16_17_PWM_TIMx_Start
0x05FC      [70]    __Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty
0x0644     [252]    __Lib_PWM_1234_15_16_17_PWM_TIMx_Init
0x0740      [24]    _GPIO_Digital_Input
0x0758      [28]    _GPIO_Digital_Output
0x0774      [20]    ___CC2DW
0x0788      [58]    ___FillZeros
0x07C4      [28]    _PWM_TIM2_Init
0x07E0      [44]    _Conf_puertos
0x080C      [28]    _PWM_TIM2_Start
0x0828      [32]    _PWM_TIM2_Set_Duty
0x0848      [20]    __Lib_System_100_InitialSetUpFosc
0x085C       [8]    ___GenExcept
0x0864     [184]    _main
0x091C     [164]    __Lib_System_100_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    _current_duty
0x20000002       [2]    _pwm_period1
0x20000004       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x09C0     [108]    __GPIO_MODULE_TIM2_CH2_PA1
0x0A2C       [4]    ?ICSGPIO_Alternate_Function_Enable_tmp_L0
0x0A30       [4]    ?ICSGPIO_Alternate_Function_Enable_tmpreg_L0
0x0A34       [4]    ?ICSGPIO_Alternate_Function_Enable_tmpmask_L0
0x0A38       [4]    ?ICSGPIO_Alternate_Function_Enable_newstate_L0
