{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736429835396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736429835412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 16:37:15 2025 " "Processing started: Thu Jan 09 16:37:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736429835412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429835412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429835412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736429835697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736429835697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage4.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage4.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE4 " "Found entity 1: TWIDLE_14_bit_STAGE4" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage3.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE3 " "Found entity 1: TWIDLE_14_bit_STAGE3" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage2 .v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage2 .v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE2 " "Found entity 1: TWIDLE_14_bit_STAGE2" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE1 " "Found entity 1: TWIDLE_14_bit_STAGE1" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(24) " "Verilog HDL Declaration information at top_module.v(24): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(25) " "Verilog HDL Declaration information at top_module.v(25): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(47) " "Verilog HDL Declaration information at top_module.v(47): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "max_chanel MAX_CHANEL seg7_data2.v(51) " "Verilog HDL Declaration information at seg7_data2.v(51): object \"max_chanel\" differs only in case from object \"MAX_CHANEL\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data2.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_data.v(70) " "Verilog HDL information at seg7_data.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data.v(38) " "Verilog HDL Declaration information at seg7_data.v(38): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/seg7_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/seg7_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data " "Found entity 1: seg7_data" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM2.v(58) " "Verilog HDL information at RAM2.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/modify_radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/modify_radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 modify_RADIX " "Found entity 1: modify_RADIX" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/control4.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL4 " "Found entity 1: CONTROL4" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/control3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL3 " "Found entity 1: CONTROL3" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/control2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL2 " "Found entity 1: CONTROL2" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/control1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL1 " "Found entity 1: CONTROL1" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429842126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736429842205 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig top_module.v(31) " "Output port \"dig\" at top_module.v(31) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736429842205 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top_module.v(32) " "Output port \"led\" at top_module.v(32) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736429842205 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg top_module.v(34) " "Output port \"seg\" at top_module.v(34) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736429842205 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UART_RX\"" {  } { { "../top_module.v" "UART_RX" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 24 INVERT_ADDR.v(120) " "Verilog HDL assignment warning at INVERT_ADDR.v(120): truncated value with size 26 to match size of target (24)" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/INVERT_ADDR.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|INVERT_ADDR:INVERT_ADDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 24 INVERT_ADDR.v(127) " "Verilog HDL assignment warning at INVERT_ADDR.v(127): truncated value with size 26 to match size of target (24)" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/INVERT_ADDR.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|INVERT_ADDR:INVERT_ADDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL1 MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1 " "Elaborating entity \"CONTROL1\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1\"" {  } { { "../MODIFY_FFT.v" "CONTROL1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL1.v(141) " "Verilog HDL assignment warning at CONTROL1.v(141): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL1.v(142) " "Verilog HDL assignment warning at CONTROL1.v(142): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CONTROL1.v(206) " "Verilog HDL assignment warning at CONTROL1.v(206): truncated value with size 32 to match size of target (7)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT:MODIFY_FFT\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\"" {  } { { "../MODIFY_FFT.v" "RAM1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM.v(63) " "Inferred latch for \"Im_o1\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM.v(63) " "Inferred latch for \"Im_o1\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM.v(63) " "Inferred latch for \"Im_o1\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM.v(63) " "Inferred latch for \"Im_o1\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM.v(63) " "Inferred latch for \"Im_o1\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM.v(63) " "Inferred latch for \"Im_o1\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM.v(63) " "Inferred latch for \"Im_o1\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM.v(63) " "Inferred latch for \"Im_o1\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM.v(63) " "Inferred latch for \"Im_o1\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM.v(63) " "Inferred latch for \"Im_o1\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM.v(63) " "Inferred latch for \"Im_o1\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM.v(63) " "Inferred latch for \"Im_o1\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM.v(63) " "Inferred latch for \"Im_o1\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM.v(63) " "Inferred latch for \"Im_o1\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM.v(63) " "Inferred latch for \"Im_o1\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM.v(63) " "Inferred latch for \"Im_o1\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM.v(63) " "Inferred latch for \"Im_o1\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM.v(63) " "Inferred latch for \"Im_o1\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM.v(63) " "Inferred latch for \"Im_o1\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM.v(63) " "Inferred latch for \"Im_o1\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM.v(63) " "Inferred latch for \"Im_o1\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM.v(63) " "Inferred latch for \"Im_o1\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM.v(63) " "Inferred latch for \"Im_o1\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM.v(63) " "Inferred latch for \"Im_o1\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM.v(63) " "Inferred latch for \"Re_o1\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM.v(63) " "Inferred latch for \"Re_o1\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM.v(63) " "Inferred latch for \"Re_o1\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM.v(63) " "Inferred latch for \"Re_o1\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM.v(63) " "Inferred latch for \"Re_o1\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM.v(63) " "Inferred latch for \"Re_o1\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM.v(63) " "Inferred latch for \"Re_o1\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM.v(63) " "Inferred latch for \"Re_o1\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM.v(63) " "Inferred latch for \"Re_o1\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM.v(63) " "Inferred latch for \"Re_o1\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM.v(63) " "Inferred latch for \"Re_o1\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM.v(63) " "Inferred latch for \"Re_o1\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM.v(63) " "Inferred latch for \"Re_o1\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM.v(63) " "Inferred latch for \"Re_o1\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM.v(63) " "Inferred latch for \"Re_o1\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM.v(63) " "Inferred latch for \"Re_o1\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM.v(63) " "Inferred latch for \"Re_o1\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM.v(63) " "Inferred latch for \"Re_o1\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM.v(63) " "Inferred latch for \"Re_o1\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM.v(63) " "Inferred latch for \"Re_o1\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM.v(63) " "Inferred latch for \"Re_o1\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM.v(63) " "Inferred latch for \"Re_o1\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM.v(63) " "Inferred latch for \"Re_o1\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM.v(63) " "Inferred latch for \"Re_o1\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM.v(63) " "Inferred latch for \"Im_o2\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM.v(63) " "Inferred latch for \"Im_o2\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM.v(63) " "Inferred latch for \"Im_o2\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM.v(63) " "Inferred latch for \"Im_o2\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM.v(63) " "Inferred latch for \"Im_o2\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM.v(63) " "Inferred latch for \"Im_o2\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM.v(63) " "Inferred latch for \"Im_o2\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM.v(63) " "Inferred latch for \"Im_o2\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM.v(63) " "Inferred latch for \"Im_o2\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM.v(63) " "Inferred latch for \"Im_o2\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM.v(63) " "Inferred latch for \"Im_o2\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM.v(63) " "Inferred latch for \"Im_o2\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM.v(63) " "Inferred latch for \"Im_o2\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM.v(63) " "Inferred latch for \"Im_o2\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM.v(63) " "Inferred latch for \"Im_o2\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM.v(63) " "Inferred latch for \"Im_o2\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM.v(63) " "Inferred latch for \"Im_o2\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM.v(63) " "Inferred latch for \"Im_o2\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM.v(63) " "Inferred latch for \"Im_o2\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM.v(63) " "Inferred latch for \"Im_o2\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM.v(63) " "Inferred latch for \"Im_o2\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM.v(63) " "Inferred latch for \"Im_o2\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM.v(63) " "Inferred latch for \"Im_o2\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM.v(63) " "Inferred latch for \"Im_o2\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM.v(63) " "Inferred latch for \"Re_o2\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM.v(63) " "Inferred latch for \"Re_o2\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM.v(63) " "Inferred latch for \"Re_o2\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM.v(63) " "Inferred latch for \"Re_o2\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM.v(63) " "Inferred latch for \"Re_o2\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM.v(63) " "Inferred latch for \"Re_o2\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM.v(63) " "Inferred latch for \"Re_o2\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM.v(63) " "Inferred latch for \"Re_o2\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM.v(63) " "Inferred latch for \"Re_o2\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM.v(63) " "Inferred latch for \"Re_o2\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM.v(63) " "Inferred latch for \"Re_o2\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM.v(63) " "Inferred latch for \"Re_o2\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM.v(63) " "Inferred latch for \"Re_o2\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM.v(63) " "Inferred latch for \"Re_o2\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM.v(63) " "Inferred latch for \"Re_o2\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM.v(63) " "Inferred latch for \"Re_o2\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM.v(63) " "Inferred latch for \"Re_o2\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM.v(63) " "Inferred latch for \"Re_o2\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM.v(63) " "Inferred latch for \"Re_o2\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM.v(63) " "Inferred latch for \"Re_o2\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM.v(63) " "Inferred latch for \"Re_o2\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM.v(63) " "Inferred latch for \"Re_o2\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM.v(63) " "Inferred latch for \"Re_o2\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM.v(63) " "Inferred latch for \"Re_o2\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE1 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1 " "Elaborating entity \"TWIDLE_14_bit_STAGE1\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\"" {  } { { "../MODIFY_FFT.v" "TWIDLE1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RADIX MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX " "Elaborating entity \"RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\"" {  } { { "../MODIFY_FFT.v" "RADIX" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Re_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Im_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp3 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Re_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp3 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Im_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RADIX.v(28) " "Inferred latch for \"Im_o2\[0\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RADIX.v(28) " "Inferred latch for \"Im_o2\[1\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RADIX.v(28) " "Inferred latch for \"Im_o2\[2\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RADIX.v(28) " "Inferred latch for \"Im_o2\[3\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RADIX.v(28) " "Inferred latch for \"Im_o2\[4\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RADIX.v(28) " "Inferred latch for \"Im_o2\[5\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RADIX.v(28) " "Inferred latch for \"Im_o2\[6\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RADIX.v(28) " "Inferred latch for \"Im_o2\[7\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RADIX.v(28) " "Inferred latch for \"Im_o2\[8\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RADIX.v(28) " "Inferred latch for \"Im_o2\[9\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RADIX.v(28) " "Inferred latch for \"Im_o2\[10\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RADIX.v(28) " "Inferred latch for \"Im_o2\[11\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RADIX.v(28) " "Inferred latch for \"Im_o2\[12\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RADIX.v(28) " "Inferred latch for \"Im_o2\[13\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RADIX.v(28) " "Inferred latch for \"Im_o2\[14\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RADIX.v(28) " "Inferred latch for \"Im_o2\[15\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RADIX.v(28) " "Inferred latch for \"Im_o2\[16\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RADIX.v(28) " "Inferred latch for \"Im_o2\[17\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RADIX.v(28) " "Inferred latch for \"Im_o2\[18\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RADIX.v(28) " "Inferred latch for \"Im_o2\[19\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RADIX.v(28) " "Inferred latch for \"Im_o2\[20\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RADIX.v(28) " "Inferred latch for \"Im_o2\[21\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RADIX.v(28) " "Inferred latch for \"Im_o2\[22\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RADIX.v(28) " "Inferred latch for \"Im_o2\[23\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RADIX.v(28) " "Inferred latch for \"Re_o2\[0\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RADIX.v(28) " "Inferred latch for \"Re_o2\[1\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RADIX.v(28) " "Inferred latch for \"Re_o2\[2\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RADIX.v(28) " "Inferred latch for \"Re_o2\[3\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RADIX.v(28) " "Inferred latch for \"Re_o2\[4\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RADIX.v(28) " "Inferred latch for \"Re_o2\[5\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RADIX.v(28) " "Inferred latch for \"Re_o2\[6\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RADIX.v(28) " "Inferred latch for \"Re_o2\[7\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RADIX.v(28) " "Inferred latch for \"Re_o2\[8\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RADIX.v(28) " "Inferred latch for \"Re_o2\[9\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RADIX.v(28) " "Inferred latch for \"Re_o2\[10\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RADIX.v(28) " "Inferred latch for \"Re_o2\[11\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RADIX.v(28) " "Inferred latch for \"Re_o2\[12\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RADIX.v(28) " "Inferred latch for \"Re_o2\[13\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RADIX.v(28) " "Inferred latch for \"Re_o2\[14\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RADIX.v(28) " "Inferred latch for \"Re_o2\[15\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RADIX.v(28) " "Inferred latch for \"Re_o2\[16\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RADIX.v(28) " "Inferred latch for \"Re_o2\[17\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RADIX.v(28) " "Inferred latch for \"Re_o2\[18\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RADIX.v(28) " "Inferred latch for \"Re_o2\[19\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RADIX.v(28) " "Inferred latch for \"Re_o2\[20\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RADIX.v(28) " "Inferred latch for \"Re_o2\[21\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RADIX.v(28) " "Inferred latch for \"Re_o2\[22\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RADIX.v(28) " "Inferred latch for \"Re_o2\[23\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RADIX.v(28) " "Inferred latch for \"Im_o1\[0\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RADIX.v(28) " "Inferred latch for \"Im_o1\[1\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RADIX.v(28) " "Inferred latch for \"Im_o1\[2\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RADIX.v(28) " "Inferred latch for \"Im_o1\[3\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RADIX.v(28) " "Inferred latch for \"Im_o1\[4\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RADIX.v(28) " "Inferred latch for \"Im_o1\[5\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RADIX.v(28) " "Inferred latch for \"Im_o1\[6\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RADIX.v(28) " "Inferred latch for \"Im_o1\[7\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RADIX.v(28) " "Inferred latch for \"Im_o1\[8\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RADIX.v(28) " "Inferred latch for \"Im_o1\[9\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RADIX.v(28) " "Inferred latch for \"Im_o1\[10\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RADIX.v(28) " "Inferred latch for \"Im_o1\[11\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RADIX.v(28) " "Inferred latch for \"Im_o1\[12\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RADIX.v(28) " "Inferred latch for \"Im_o1\[13\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RADIX.v(28) " "Inferred latch for \"Im_o1\[14\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RADIX.v(28) " "Inferred latch for \"Im_o1\[15\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RADIX.v(28) " "Inferred latch for \"Im_o1\[16\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RADIX.v(28) " "Inferred latch for \"Im_o1\[17\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RADIX.v(28) " "Inferred latch for \"Im_o1\[18\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RADIX.v(28) " "Inferred latch for \"Im_o1\[19\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RADIX.v(28) " "Inferred latch for \"Im_o1\[20\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RADIX.v(28) " "Inferred latch for \"Im_o1\[21\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RADIX.v(28) " "Inferred latch for \"Im_o1\[22\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RADIX.v(28) " "Inferred latch for \"Im_o1\[23\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RADIX.v(28) " "Inferred latch for \"Re_o1\[0\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RADIX.v(28) " "Inferred latch for \"Re_o1\[1\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RADIX.v(28) " "Inferred latch for \"Re_o1\[2\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RADIX.v(28) " "Inferred latch for \"Re_o1\[3\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RADIX.v(28) " "Inferred latch for \"Re_o1\[4\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RADIX.v(28) " "Inferred latch for \"Re_o1\[5\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RADIX.v(28) " "Inferred latch for \"Re_o1\[6\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RADIX.v(28) " "Inferred latch for \"Re_o1\[7\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RADIX.v(28) " "Inferred latch for \"Re_o1\[8\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RADIX.v(28) " "Inferred latch for \"Re_o1\[9\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RADIX.v(28) " "Inferred latch for \"Re_o1\[10\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RADIX.v(28) " "Inferred latch for \"Re_o1\[11\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RADIX.v(28) " "Inferred latch for \"Re_o1\[12\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RADIX.v(28) " "Inferred latch for \"Re_o1\[13\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RADIX.v(28) " "Inferred latch for \"Re_o1\[14\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RADIX.v(28) " "Inferred latch for \"Re_o1\[15\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RADIX.v(28) " "Inferred latch for \"Re_o1\[16\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RADIX.v(28) " "Inferred latch for \"Re_o1\[17\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RADIX.v(28) " "Inferred latch for \"Re_o1\[18\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RADIX.v(28) " "Inferred latch for \"Re_o1\[19\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RADIX.v(28) " "Inferred latch for \"Re_o1\[20\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RADIX.v(28) " "Inferred latch for \"Re_o1\[21\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RADIX.v(28) " "Inferred latch for \"Re_o1\[22\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RADIX.v(28) " "Inferred latch for \"Re_o1\[23\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2 " "Elaborating entity \"RAM2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\"" {  } { { "../MODIFY_FFT.v" "RAM2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842221 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM2.v(93) " "Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM2.v(93) " "Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RAM2.v(93) " "Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RAM2.v(93) " "Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM2.v(93) " "Inferred latch for \"Im_o1\[0\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM2.v(93) " "Inferred latch for \"Im_o1\[1\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM2.v(93) " "Inferred latch for \"Im_o1\[2\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM2.v(93) " "Inferred latch for \"Im_o1\[3\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM2.v(93) " "Inferred latch for \"Im_o1\[4\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM2.v(93) " "Inferred latch for \"Im_o1\[5\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM2.v(93) " "Inferred latch for \"Im_o1\[6\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM2.v(93) " "Inferred latch for \"Im_o1\[7\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM2.v(93) " "Inferred latch for \"Im_o1\[8\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM2.v(93) " "Inferred latch for \"Im_o1\[9\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM2.v(93) " "Inferred latch for \"Im_o1\[10\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM2.v(93) " "Inferred latch for \"Im_o1\[11\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM2.v(93) " "Inferred latch for \"Im_o1\[12\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM2.v(93) " "Inferred latch for \"Im_o1\[13\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM2.v(93) " "Inferred latch for \"Im_o1\[14\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM2.v(93) " "Inferred latch for \"Im_o1\[15\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM2.v(93) " "Inferred latch for \"Im_o1\[16\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM2.v(93) " "Inferred latch for \"Im_o1\[17\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM2.v(93) " "Inferred latch for \"Im_o1\[18\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM2.v(93) " "Inferred latch for \"Im_o1\[19\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM2.v(93) " "Inferred latch for \"Im_o1\[20\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM2.v(93) " "Inferred latch for \"Im_o1\[21\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM2.v(93) " "Inferred latch for \"Im_o1\[22\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM2.v(93) " "Inferred latch for \"Im_o1\[23\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM2.v(93) " "Inferred latch for \"Re_o1\[0\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM2.v(93) " "Inferred latch for \"Re_o1\[1\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM2.v(93) " "Inferred latch for \"Re_o1\[2\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM2.v(93) " "Inferred latch for \"Re_o1\[3\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM2.v(93) " "Inferred latch for \"Re_o1\[4\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM2.v(93) " "Inferred latch for \"Re_o1\[5\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM2.v(93) " "Inferred latch for \"Re_o1\[6\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM2.v(93) " "Inferred latch for \"Re_o1\[7\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM2.v(93) " "Inferred latch for \"Re_o1\[8\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM2.v(93) " "Inferred latch for \"Re_o1\[9\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM2.v(93) " "Inferred latch for \"Re_o1\[10\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM2.v(93) " "Inferred latch for \"Re_o1\[11\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM2.v(93) " "Inferred latch for \"Re_o1\[12\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM2.v(93) " "Inferred latch for \"Re_o1\[13\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM2.v(93) " "Inferred latch for \"Re_o1\[14\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM2.v(93) " "Inferred latch for \"Re_o1\[15\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM2.v(93) " "Inferred latch for \"Re_o1\[16\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM2.v(93) " "Inferred latch for \"Re_o1\[17\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM2.v(93) " "Inferred latch for \"Re_o1\[18\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM2.v(93) " "Inferred latch for \"Re_o1\[19\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM2.v(93) " "Inferred latch for \"Re_o1\[20\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM2.v(93) " "Inferred latch for \"Re_o1\[21\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM2.v(93) " "Inferred latch for \"Re_o1\[22\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM2.v(93) " "Inferred latch for \"Re_o1\[23\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM2.v(93) " "Inferred latch for \"Im_o2\[0\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM2.v(93) " "Inferred latch for \"Im_o2\[1\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM2.v(93) " "Inferred latch for \"Im_o2\[2\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM2.v(93) " "Inferred latch for \"Im_o2\[3\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM2.v(93) " "Inferred latch for \"Im_o2\[4\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM2.v(93) " "Inferred latch for \"Im_o2\[5\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM2.v(93) " "Inferred latch for \"Im_o2\[6\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM2.v(93) " "Inferred latch for \"Im_o2\[7\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM2.v(93) " "Inferred latch for \"Im_o2\[8\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM2.v(93) " "Inferred latch for \"Im_o2\[9\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM2.v(93) " "Inferred latch for \"Im_o2\[10\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM2.v(93) " "Inferred latch for \"Im_o2\[11\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM2.v(93) " "Inferred latch for \"Im_o2\[12\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM2.v(93) " "Inferred latch for \"Im_o2\[13\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM2.v(93) " "Inferred latch for \"Im_o2\[14\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM2.v(93) " "Inferred latch for \"Im_o2\[15\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM2.v(93) " "Inferred latch for \"Im_o2\[16\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM2.v(93) " "Inferred latch for \"Im_o2\[17\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM2.v(93) " "Inferred latch for \"Im_o2\[18\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM2.v(93) " "Inferred latch for \"Im_o2\[19\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM2.v(93) " "Inferred latch for \"Im_o2\[20\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM2.v(93) " "Inferred latch for \"Im_o2\[21\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM2.v(93) " "Inferred latch for \"Im_o2\[22\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM2.v(93) " "Inferred latch for \"Im_o2\[23\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM2.v(93) " "Inferred latch for \"Re_o2\[0\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM2.v(93) " "Inferred latch for \"Re_o2\[1\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM2.v(93) " "Inferred latch for \"Re_o2\[2\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM2.v(93) " "Inferred latch for \"Re_o2\[3\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM2.v(93) " "Inferred latch for \"Re_o2\[4\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM2.v(93) " "Inferred latch for \"Re_o2\[5\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM2.v(93) " "Inferred latch for \"Re_o2\[6\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM2.v(93) " "Inferred latch for \"Re_o2\[7\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM2.v(93) " "Inferred latch for \"Re_o2\[8\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM2.v(93) " "Inferred latch for \"Re_o2\[9\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM2.v(93) " "Inferred latch for \"Re_o2\[10\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM2.v(93) " "Inferred latch for \"Re_o2\[11\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM2.v(93) " "Inferred latch for \"Re_o2\[12\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM2.v(93) " "Inferred latch for \"Re_o2\[13\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM2.v(93) " "Inferred latch for \"Re_o2\[14\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM2.v(93) " "Inferred latch for \"Re_o2\[15\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM2.v(93) " "Inferred latch for \"Re_o2\[16\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM2.v(93) " "Inferred latch for \"Re_o2\[17\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM2.v(93) " "Inferred latch for \"Re_o2\[18\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM2.v(93) " "Inferred latch for \"Re_o2\[19\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM2.v(93) " "Inferred latch for \"Re_o2\[20\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM2.v(93) " "Inferred latch for \"Re_o2\[21\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM2.v(93) " "Inferred latch for \"Re_o2\[22\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM2.v(93) " "Inferred latch for \"Re_o2\[23\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL2 MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2 " "Elaborating entity \"CONTROL2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2\"" {  } { { "../MODIFY_FFT.v" "CONTROL2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CONTROL2.v(122) " "Verilog HDL assignment warning at CONTROL2.v(122): truncated value with size 32 to match size of target (5)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL2.v(131) " "Verilog HDL assignment warning at CONTROL2.v(131): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL2.v(132) " "Verilog HDL assignment warning at CONTROL2.v(132): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE2 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2 " "Elaborating entity \"TWIDLE_14_bit_STAGE2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\"" {  } { { "../MODIFY_FFT.v" "TWIDLE2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE3 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3 " "Elaborating entity \"TWIDLE_14_bit_STAGE3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\"" {  } { { "../MODIFY_FFT.v" "TWIDLE3" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL3 MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3 " "Elaborating entity \"CONTROL3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\"" {  } { { "../MODIFY_FFT.v" "CONTROL3" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CONTROL3.v(119) " "Verilog HDL assignment warning at CONTROL3.v(119): truncated value with size 32 to match size of target (6)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL3.v(128) " "Verilog HDL assignment warning at CONTROL3.v(128): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL3.v(129) " "Verilog HDL assignment warning at CONTROL3.v(129): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE4 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4 " "Elaborating entity \"TWIDLE_14_bit_STAGE4\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\"" {  } { { "../MODIFY_FFT.v" "TWIDLE4" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modify_RADIX MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4 " "Elaborating entity \"modify_RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\"" {  } { { "../MODIFY_FFT.v" "RADIX4" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842237 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp1 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Re_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp1 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Im_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp3 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Re_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp3 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Im_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp2 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Re_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp2 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Im_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[0\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[1\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[2\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[3\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[4\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[5\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[6\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[7\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[8\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[9\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[10\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[11\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[12\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[13\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[14\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[15\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[16\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[17\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[18\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[19\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[20\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[21\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[22\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[23\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[0\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[1\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[2\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[3\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[4\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[5\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[6\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[7\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[8\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[9\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[10\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[11\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[12\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[13\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[14\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[15\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[16\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[17\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[18\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[19\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[20\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[21\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[22\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[23\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[0\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[1\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[2\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[3\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[4\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[5\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[6\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[7\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[8\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[9\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[10\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[11\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[12\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[13\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[14\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[15\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[16\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[17\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[18\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[19\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[20\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[21\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[22\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[23\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[0\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[1\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[2\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[3\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[4\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[5\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[6\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[7\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[8\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[9\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[10\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[11\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[12\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[13\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[14\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[15\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[16\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[17\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[18\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[19\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[20\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[21\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[22\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[23\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL4 MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4 " "Elaborating entity \"CONTROL4\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\"" {  } { { "../MODIFY_FFT.v" "CONTROL4" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CONTROL4.v(122) " "Verilog HDL assignment warning at CONTROL4.v(122): truncated value with size 32 to match size of target (7)" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL4.v(131) " "Verilog HDL assignment warning at CONTROL4.v(131): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL4.v(132) " "Verilog HDL assignment warning at CONTROL4.v(132): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PROCESS_O_DATA.v(192) " "Verilog HDL assignment warning at PROCESS_O_DATA.v(192): truncated value with size 32 to match size of target (9)" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|PROCESS_O_DATA:PROCESS_O_DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 PROCESS_O_DATA.v(201) " "Verilog HDL assignment warning at PROCESS_O_DATA.v(201): truncated value with size 9 to match size of target (8)" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 "|top_module|PROCESS_O_DATA:PROCESS_O_DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429842253 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0 " "Inferred RAM node \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0 " "Inferred RAM node \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE3.v" "sin" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1736429844175 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE3.v" "cos" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1736429844175 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "sin" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1736429844175 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "cos" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1736429844175 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE3_5f918646.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE3_5f918646.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE3_5f918646.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE3_5f918646.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE2_18f85c2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE2_18f85c2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE2_18f85c2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE2_18f85c2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429844175 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429844964 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736429844964 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult6\"" {  } { { "../modify_RADIX.v" "Mult6" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult7\"" {  } { { "../modify_RADIX.v" "Mult7" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult2\"" {  } { { "../modify_RADIX.v" "Mult2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult3\"" {  } { { "../modify_RADIX.v" "Mult3" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult4\"" {  } { { "../modify_RADIX.v" "Mult4" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult5\"" {  } { { "../modify_RADIX.v" "Mult5" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult0\"" {  } { { "../modify_RADIX.v" "Mult0" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult1\"" {  } { { "../modify_RADIX.v" "Mult1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429844977 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736429844977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_80h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_80h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_80h1 " "Found entity 1: altsyncram_80h1" {  } { { "db/altsyncram_80h1.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_80h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429845043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429845043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845059 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_da91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_da91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_da91 " "Found entity 1: altsyncram_da91" {  } { { "db/altsyncram_da91.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_da91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429845090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429845090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845090 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ea91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ea91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ea91 " "Found entity 1: altsyncram_ea91" {  } { { "db/altsyncram_ea91.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_ea91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429845122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429845122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845138 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60h1 " "Found entity 1: altsyncram_60h1" {  } { { "db/altsyncram_60h1.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_60h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429845177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429845177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845186 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845233 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429845264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429845264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845264 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_66t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429845296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429845296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult6\"" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult6 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845312 ""}  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o9t " "Found entity 1: mult_o9t" {  } { { "db/mult_o9t.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_o9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429845344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429845344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult7\"" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult7 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""}  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult2\"" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845344 ""}  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845360 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429845377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845377 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429845377 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "968 " "Ignored 968 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "968 " "Ignored 968 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1736429845678 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1736429845678 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o1\[0\] MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o2\[0\] " "Duplicate LATCH primitive \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o1\[0\]\" merged with LATCH primitive \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o2\[0\]\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845695 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Re_o1\[0\] MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Re_o2\[0\] " "Duplicate LATCH primitive \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Re_o1\[0\]\" merged with LATCH primitive \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Re_o2\[0\]\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429845695 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1736429845695 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] GND " "Pin \"dig\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] GND " "Pin \"dig\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] GND " "Pin \"dig\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|dig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429846027 "|top_module|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736429846027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736429846161 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736429846866 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429846993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736429847199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429847199 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429847375 "|top_module|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429847375 "|top_module|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429847375 "|top_module|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429847375 "|top_module|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1736429847375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3725 " "Implemented 3725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736429847375 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736429847375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3417 " "Implemented 3417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736429847375 ""} { "Info" "ICUT_CUT_TM_RAMS" "220 " "Implemented 220 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1736429847375 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "64 " "Implemented 64 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1736429847375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736429847375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736429847428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 16:37:27 2025 " "Processing ended: Thu Jan 09 16:37:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736429847428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736429847428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736429847428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429847428 ""}
