{
  "Top": "seq_align_multiple_static",
  "RtlTop": "seq_align_multiple_static",
  "RtlPrefix": "",
  "RtlSubPrefix": "seq_align_multiple_static_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "querys": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<2>&",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_3",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_4",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_5",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_6",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_7",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_8",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_9",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_10",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_11",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_12",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_13",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_14",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_15",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_16",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_17",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_18",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_19",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_20",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_21",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_22",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_23",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_24",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_25",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_26",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_27",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_28",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_29",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_30",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem_31",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "references": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_uint<2>&",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "references_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "references_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "query_lengths": {
      "index": "2",
      "direction": "inout",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "query_lengths_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "query_lengths_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "reference_lengths": {
      "index": "3",
      "direction": "inout",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "reference_lengths_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "reference_lengths_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "penalties": {
      "index": "4",
      "direction": "in",
      "srcType": "Penalties const ",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "penalties_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "penalties_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "tb_streams": {
      "index": "5",
      "direction": "inout",
      "srcType": "ap_uint<2>&",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tb_streams_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tb_streams_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": ["set_directive_top seq_align_multiple_static -name seq_align_multiple_static"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "seq_align_multiple_static"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "seq_align_multiple_static",
    "Version": "1.0",
    "DisplayName": "Seq_align_multiple_static",
    "Revision": "2113268033",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_seq_align_multiple_static_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/src\/frontend.cpp",
      "..\/..\/src\/utils.cpp",
      "..\/..\/src\/traceback.cpp",
      "..\/..\/src\/toplevel\/seq_align_multiple.cpp",
      "..\/..\/src\/pe\/pe.cpp",
      "..\/..\/src\/align\/align.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/seq_align_multiple_static_AlignStatic.vhd",
      "impl\/vhdl\/seq_align_multiple_static_AlignStatic_init_col_score_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_static_AlignStatic_local_init_col_score_2_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_static_AlignStatic_local_init_col_score_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_static_AlignStatic_Pipeline_4.vhd",
      "impl\/vhdl\/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_117_1.vhd",
      "impl\/vhdl\/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_128_1.vhd",
      "impl\/vhdl\/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1.vhd",
      "impl\/vhdl\/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1_local_max_pe_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/seq_align_multiple_static_AlignStatic_preserved_row_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_static_AlignStatic_tbp_matrix_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_static_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.vhd",
      "impl\/vhdl\/seq_align_multiple_static_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.vhd",
      "impl\/vhdl\/seq_align_multiple_static_ChunkCompute.vhd",
      "impl\/vhdl\/seq_align_multiple_static_ChunkCompute_Pipeline_VITIS_LOOP_347_1.vhd",
      "impl\/vhdl\/seq_align_multiple_static_control_s_axi.vhd",
      "impl\/vhdl\/seq_align_multiple_static_CopyColScore.vhd",
      "impl\/vhdl\/seq_align_multiple_static_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/seq_align_multiple_static_gmem_0_m_axi.vhd",
      "impl\/vhdl\/seq_align_multiple_static_gmem_m_axi.vhd",
      "impl\/vhdl\/seq_align_multiple_static_mux_32_5_2_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_static_mux_32_5_3_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_static_mux_32_5_16_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_static_mux_32_5_32_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_static_PrepareLocalQuery.vhd",
      "impl\/vhdl\/seq_align_multiple_static_Traceback.vhd",
      "impl\/vhdl\/seq_align_multiple_static_Traceback_Pipeline_traceback_loop.vhd",
      "impl\/vhdl\/seq_align_multiple_static_UpdatePEMaximum.vhd",
      "impl\/vhdl\/seq_align_multiple_static.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/seq_align_multiple_static_AlignStatic.v",
      "impl\/verilog\/seq_align_multiple_static_AlignStatic_init_col_score_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_static_AlignStatic_local_init_col_score_2_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_static_AlignStatic_local_init_col_score_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_static_AlignStatic_Pipeline_4.v",
      "impl\/verilog\/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_117_1.v",
      "impl\/verilog\/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_128_1.v",
      "impl\/verilog\/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1.v",
      "impl\/verilog\/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1_local_max_pe_ROM_AUTO_1R.dat",
      "impl\/verilog\/seq_align_multiple_static_AlignStatic_Pipeline_VITIS_LOOP_463_1_local_max_pe_ROM_AUTO_1R.v",
      "impl\/verilog\/seq_align_multiple_static_AlignStatic_preserved_row_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_static_AlignStatic_tbp_matrix_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_static_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1.v",
      "impl\/verilog\/seq_align_multiple_static_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s.v",
      "impl\/verilog\/seq_align_multiple_static_ChunkCompute.v",
      "impl\/verilog\/seq_align_multiple_static_ChunkCompute_Pipeline_VITIS_LOOP_347_1.v",
      "impl\/verilog\/seq_align_multiple_static_control_s_axi.v",
      "impl\/verilog\/seq_align_multiple_static_CopyColScore.v",
      "impl\/verilog\/seq_align_multiple_static_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/seq_align_multiple_static_gmem_0_m_axi.v",
      "impl\/verilog\/seq_align_multiple_static_gmem_m_axi.v",
      "impl\/verilog\/seq_align_multiple_static_mux_32_5_2_1_1.v",
      "impl\/verilog\/seq_align_multiple_static_mux_32_5_3_1_1.v",
      "impl\/verilog\/seq_align_multiple_static_mux_32_5_16_1_1.v",
      "impl\/verilog\/seq_align_multiple_static_mux_32_5_32_1_1.v",
      "impl\/verilog\/seq_align_multiple_static_PrepareLocalQuery.v",
      "impl\/verilog\/seq_align_multiple_static_Traceback.v",
      "impl\/verilog\/seq_align_multiple_static_Traceback_Pipeline_traceback_loop.v",
      "impl\/verilog\/seq_align_multiple_static_UpdatePEMaximum.v",
      "impl\/verilog\/seq_align_multiple_static.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/seq_align_multiple_static_v1_0\/data\/seq_align_multiple_static.mdd",
      "impl\/misc\/drivers\/seq_align_multiple_static_v1_0\/data\/seq_align_multiple_static.tcl",
      "impl\/misc\/drivers\/seq_align_multiple_static_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/seq_align_multiple_static_v1_0\/src\/xseq_align_multiple_static.c",
      "impl\/misc\/drivers\/seq_align_multiple_static_v1_0\/src\/xseq_align_multiple_static.h",
      "impl\/misc\/drivers\/seq_align_multiple_static_v1_0\/src\/xseq_align_multiple_static_hw.h",
      "impl\/misc\/drivers\/seq_align_multiple_static_v1_0\/src\/xseq_align_multiple_static_linux.c",
      "impl\/misc\/drivers\/seq_align_multiple_static_v1_0\/src\/xseq_align_multiple_static_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/seq_align_multiple_static.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "9",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "querys_0_1",
          "access": "W",
          "description": "Data signal of querys_0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_0",
              "access": "W",
              "description": "Bit 31 to 0 of querys_0"
            }]
        },
        {
          "offset": "0x14",
          "name": "querys_0_2",
          "access": "W",
          "description": "Data signal of querys_0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_0",
              "access": "W",
              "description": "Bit 63 to 32 of querys_0"
            }]
        },
        {
          "offset": "0x1c",
          "name": "querys_1_1",
          "access": "W",
          "description": "Data signal of querys_1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_1",
              "access": "W",
              "description": "Bit 31 to 0 of querys_1"
            }]
        },
        {
          "offset": "0x20",
          "name": "querys_1_2",
          "access": "W",
          "description": "Data signal of querys_1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_1",
              "access": "W",
              "description": "Bit 63 to 32 of querys_1"
            }]
        },
        {
          "offset": "0x28",
          "name": "querys_2_1",
          "access": "W",
          "description": "Data signal of querys_2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_2",
              "access": "W",
              "description": "Bit 31 to 0 of querys_2"
            }]
        },
        {
          "offset": "0x2c",
          "name": "querys_2_2",
          "access": "W",
          "description": "Data signal of querys_2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_2",
              "access": "W",
              "description": "Bit 63 to 32 of querys_2"
            }]
        },
        {
          "offset": "0x34",
          "name": "querys_3_1",
          "access": "W",
          "description": "Data signal of querys_3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_3",
              "access": "W",
              "description": "Bit 31 to 0 of querys_3"
            }]
        },
        {
          "offset": "0x38",
          "name": "querys_3_2",
          "access": "W",
          "description": "Data signal of querys_3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_3",
              "access": "W",
              "description": "Bit 63 to 32 of querys_3"
            }]
        },
        {
          "offset": "0x40",
          "name": "querys_4_1",
          "access": "W",
          "description": "Data signal of querys_4",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_4",
              "access": "W",
              "description": "Bit 31 to 0 of querys_4"
            }]
        },
        {
          "offset": "0x44",
          "name": "querys_4_2",
          "access": "W",
          "description": "Data signal of querys_4",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_4",
              "access": "W",
              "description": "Bit 63 to 32 of querys_4"
            }]
        },
        {
          "offset": "0x4c",
          "name": "querys_5_1",
          "access": "W",
          "description": "Data signal of querys_5",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_5",
              "access": "W",
              "description": "Bit 31 to 0 of querys_5"
            }]
        },
        {
          "offset": "0x50",
          "name": "querys_5_2",
          "access": "W",
          "description": "Data signal of querys_5",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_5",
              "access": "W",
              "description": "Bit 63 to 32 of querys_5"
            }]
        },
        {
          "offset": "0x58",
          "name": "querys_6_1",
          "access": "W",
          "description": "Data signal of querys_6",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_6",
              "access": "W",
              "description": "Bit 31 to 0 of querys_6"
            }]
        },
        {
          "offset": "0x5c",
          "name": "querys_6_2",
          "access": "W",
          "description": "Data signal of querys_6",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_6",
              "access": "W",
              "description": "Bit 63 to 32 of querys_6"
            }]
        },
        {
          "offset": "0x64",
          "name": "querys_7_1",
          "access": "W",
          "description": "Data signal of querys_7",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_7",
              "access": "W",
              "description": "Bit 31 to 0 of querys_7"
            }]
        },
        {
          "offset": "0x68",
          "name": "querys_7_2",
          "access": "W",
          "description": "Data signal of querys_7",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_7",
              "access": "W",
              "description": "Bit 63 to 32 of querys_7"
            }]
        },
        {
          "offset": "0x70",
          "name": "querys_8_1",
          "access": "W",
          "description": "Data signal of querys_8",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_8",
              "access": "W",
              "description": "Bit 31 to 0 of querys_8"
            }]
        },
        {
          "offset": "0x74",
          "name": "querys_8_2",
          "access": "W",
          "description": "Data signal of querys_8",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_8",
              "access": "W",
              "description": "Bit 63 to 32 of querys_8"
            }]
        },
        {
          "offset": "0x7c",
          "name": "querys_9_1",
          "access": "W",
          "description": "Data signal of querys_9",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_9",
              "access": "W",
              "description": "Bit 31 to 0 of querys_9"
            }]
        },
        {
          "offset": "0x80",
          "name": "querys_9_2",
          "access": "W",
          "description": "Data signal of querys_9",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_9",
              "access": "W",
              "description": "Bit 63 to 32 of querys_9"
            }]
        },
        {
          "offset": "0x88",
          "name": "querys_10_1",
          "access": "W",
          "description": "Data signal of querys_10",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_10",
              "access": "W",
              "description": "Bit 31 to 0 of querys_10"
            }]
        },
        {
          "offset": "0x8c",
          "name": "querys_10_2",
          "access": "W",
          "description": "Data signal of querys_10",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_10",
              "access": "W",
              "description": "Bit 63 to 32 of querys_10"
            }]
        },
        {
          "offset": "0x94",
          "name": "querys_11_1",
          "access": "W",
          "description": "Data signal of querys_11",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_11",
              "access": "W",
              "description": "Bit 31 to 0 of querys_11"
            }]
        },
        {
          "offset": "0x98",
          "name": "querys_11_2",
          "access": "W",
          "description": "Data signal of querys_11",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_11",
              "access": "W",
              "description": "Bit 63 to 32 of querys_11"
            }]
        },
        {
          "offset": "0xa0",
          "name": "querys_12_1",
          "access": "W",
          "description": "Data signal of querys_12",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_12",
              "access": "W",
              "description": "Bit 31 to 0 of querys_12"
            }]
        },
        {
          "offset": "0xa4",
          "name": "querys_12_2",
          "access": "W",
          "description": "Data signal of querys_12",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_12",
              "access": "W",
              "description": "Bit 63 to 32 of querys_12"
            }]
        },
        {
          "offset": "0xac",
          "name": "querys_13_1",
          "access": "W",
          "description": "Data signal of querys_13",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_13",
              "access": "W",
              "description": "Bit 31 to 0 of querys_13"
            }]
        },
        {
          "offset": "0xb0",
          "name": "querys_13_2",
          "access": "W",
          "description": "Data signal of querys_13",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_13",
              "access": "W",
              "description": "Bit 63 to 32 of querys_13"
            }]
        },
        {
          "offset": "0xb8",
          "name": "querys_14_1",
          "access": "W",
          "description": "Data signal of querys_14",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_14",
              "access": "W",
              "description": "Bit 31 to 0 of querys_14"
            }]
        },
        {
          "offset": "0xbc",
          "name": "querys_14_2",
          "access": "W",
          "description": "Data signal of querys_14",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_14",
              "access": "W",
              "description": "Bit 63 to 32 of querys_14"
            }]
        },
        {
          "offset": "0xc4",
          "name": "querys_15_1",
          "access": "W",
          "description": "Data signal of querys_15",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_15",
              "access": "W",
              "description": "Bit 31 to 0 of querys_15"
            }]
        },
        {
          "offset": "0xc8",
          "name": "querys_15_2",
          "access": "W",
          "description": "Data signal of querys_15",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_15",
              "access": "W",
              "description": "Bit 63 to 32 of querys_15"
            }]
        },
        {
          "offset": "0xd0",
          "name": "querys_16_1",
          "access": "W",
          "description": "Data signal of querys_16",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_16",
              "access": "W",
              "description": "Bit 31 to 0 of querys_16"
            }]
        },
        {
          "offset": "0xd4",
          "name": "querys_16_2",
          "access": "W",
          "description": "Data signal of querys_16",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_16",
              "access": "W",
              "description": "Bit 63 to 32 of querys_16"
            }]
        },
        {
          "offset": "0xdc",
          "name": "querys_17_1",
          "access": "W",
          "description": "Data signal of querys_17",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_17",
              "access": "W",
              "description": "Bit 31 to 0 of querys_17"
            }]
        },
        {
          "offset": "0xe0",
          "name": "querys_17_2",
          "access": "W",
          "description": "Data signal of querys_17",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_17",
              "access": "W",
              "description": "Bit 63 to 32 of querys_17"
            }]
        },
        {
          "offset": "0xe8",
          "name": "querys_18_1",
          "access": "W",
          "description": "Data signal of querys_18",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_18",
              "access": "W",
              "description": "Bit 31 to 0 of querys_18"
            }]
        },
        {
          "offset": "0xec",
          "name": "querys_18_2",
          "access": "W",
          "description": "Data signal of querys_18",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_18",
              "access": "W",
              "description": "Bit 63 to 32 of querys_18"
            }]
        },
        {
          "offset": "0xf4",
          "name": "querys_19_1",
          "access": "W",
          "description": "Data signal of querys_19",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_19",
              "access": "W",
              "description": "Bit 31 to 0 of querys_19"
            }]
        },
        {
          "offset": "0xf8",
          "name": "querys_19_2",
          "access": "W",
          "description": "Data signal of querys_19",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_19",
              "access": "W",
              "description": "Bit 63 to 32 of querys_19"
            }]
        },
        {
          "offset": "0x100",
          "name": "querys_20_1",
          "access": "W",
          "description": "Data signal of querys_20",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_20",
              "access": "W",
              "description": "Bit 31 to 0 of querys_20"
            }]
        },
        {
          "offset": "0x104",
          "name": "querys_20_2",
          "access": "W",
          "description": "Data signal of querys_20",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_20",
              "access": "W",
              "description": "Bit 63 to 32 of querys_20"
            }]
        },
        {
          "offset": "0x10c",
          "name": "querys_21_1",
          "access": "W",
          "description": "Data signal of querys_21",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_21",
              "access": "W",
              "description": "Bit 31 to 0 of querys_21"
            }]
        },
        {
          "offset": "0x110",
          "name": "querys_21_2",
          "access": "W",
          "description": "Data signal of querys_21",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_21",
              "access": "W",
              "description": "Bit 63 to 32 of querys_21"
            }]
        },
        {
          "offset": "0x118",
          "name": "querys_22_1",
          "access": "W",
          "description": "Data signal of querys_22",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_22",
              "access": "W",
              "description": "Bit 31 to 0 of querys_22"
            }]
        },
        {
          "offset": "0x11c",
          "name": "querys_22_2",
          "access": "W",
          "description": "Data signal of querys_22",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_22",
              "access": "W",
              "description": "Bit 63 to 32 of querys_22"
            }]
        },
        {
          "offset": "0x124",
          "name": "querys_23_1",
          "access": "W",
          "description": "Data signal of querys_23",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_23",
              "access": "W",
              "description": "Bit 31 to 0 of querys_23"
            }]
        },
        {
          "offset": "0x128",
          "name": "querys_23_2",
          "access": "W",
          "description": "Data signal of querys_23",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_23",
              "access": "W",
              "description": "Bit 63 to 32 of querys_23"
            }]
        },
        {
          "offset": "0x130",
          "name": "querys_24_1",
          "access": "W",
          "description": "Data signal of querys_24",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_24",
              "access": "W",
              "description": "Bit 31 to 0 of querys_24"
            }]
        },
        {
          "offset": "0x134",
          "name": "querys_24_2",
          "access": "W",
          "description": "Data signal of querys_24",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_24",
              "access": "W",
              "description": "Bit 63 to 32 of querys_24"
            }]
        },
        {
          "offset": "0x13c",
          "name": "querys_25_1",
          "access": "W",
          "description": "Data signal of querys_25",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_25",
              "access": "W",
              "description": "Bit 31 to 0 of querys_25"
            }]
        },
        {
          "offset": "0x140",
          "name": "querys_25_2",
          "access": "W",
          "description": "Data signal of querys_25",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_25",
              "access": "W",
              "description": "Bit 63 to 32 of querys_25"
            }]
        },
        {
          "offset": "0x148",
          "name": "querys_26_1",
          "access": "W",
          "description": "Data signal of querys_26",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_26",
              "access": "W",
              "description": "Bit 31 to 0 of querys_26"
            }]
        },
        {
          "offset": "0x14c",
          "name": "querys_26_2",
          "access": "W",
          "description": "Data signal of querys_26",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_26",
              "access": "W",
              "description": "Bit 63 to 32 of querys_26"
            }]
        },
        {
          "offset": "0x154",
          "name": "querys_27_1",
          "access": "W",
          "description": "Data signal of querys_27",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_27",
              "access": "W",
              "description": "Bit 31 to 0 of querys_27"
            }]
        },
        {
          "offset": "0x158",
          "name": "querys_27_2",
          "access": "W",
          "description": "Data signal of querys_27",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_27",
              "access": "W",
              "description": "Bit 63 to 32 of querys_27"
            }]
        },
        {
          "offset": "0x160",
          "name": "querys_28_1",
          "access": "W",
          "description": "Data signal of querys_28",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_28",
              "access": "W",
              "description": "Bit 31 to 0 of querys_28"
            }]
        },
        {
          "offset": "0x164",
          "name": "querys_28_2",
          "access": "W",
          "description": "Data signal of querys_28",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_28",
              "access": "W",
              "description": "Bit 63 to 32 of querys_28"
            }]
        },
        {
          "offset": "0x16c",
          "name": "querys_29_1",
          "access": "W",
          "description": "Data signal of querys_29",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_29",
              "access": "W",
              "description": "Bit 31 to 0 of querys_29"
            }]
        },
        {
          "offset": "0x170",
          "name": "querys_29_2",
          "access": "W",
          "description": "Data signal of querys_29",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_29",
              "access": "W",
              "description": "Bit 63 to 32 of querys_29"
            }]
        },
        {
          "offset": "0x178",
          "name": "querys_30_1",
          "access": "W",
          "description": "Data signal of querys_30",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_30",
              "access": "W",
              "description": "Bit 31 to 0 of querys_30"
            }]
        },
        {
          "offset": "0x17c",
          "name": "querys_30_2",
          "access": "W",
          "description": "Data signal of querys_30",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_30",
              "access": "W",
              "description": "Bit 63 to 32 of querys_30"
            }]
        },
        {
          "offset": "0x184",
          "name": "querys_31_1",
          "access": "W",
          "description": "Data signal of querys_31",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_31",
              "access": "W",
              "description": "Bit 31 to 0 of querys_31"
            }]
        },
        {
          "offset": "0x188",
          "name": "querys_31_2",
          "access": "W",
          "description": "Data signal of querys_31",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "querys_31",
              "access": "W",
              "description": "Bit 63 to 32 of querys_31"
            }]
        },
        {
          "offset": "0x190",
          "name": "references_1",
          "access": "W",
          "description": "Data signal of references",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "references",
              "access": "W",
              "description": "Bit 31 to 0 of references"
            }]
        },
        {
          "offset": "0x194",
          "name": "references_2",
          "access": "W",
          "description": "Data signal of references",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "references",
              "access": "W",
              "description": "Bit 63 to 32 of references"
            }]
        },
        {
          "offset": "0x19c",
          "name": "query_lengths_1",
          "access": "W",
          "description": "Data signal of query_lengths",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "query_lengths",
              "access": "W",
              "description": "Bit 31 to 0 of query_lengths"
            }]
        },
        {
          "offset": "0x1a0",
          "name": "query_lengths_2",
          "access": "W",
          "description": "Data signal of query_lengths",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "query_lengths",
              "access": "W",
              "description": "Bit 63 to 32 of query_lengths"
            }]
        },
        {
          "offset": "0x1a8",
          "name": "reference_lengths_1",
          "access": "W",
          "description": "Data signal of reference_lengths",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "reference_lengths",
              "access": "W",
              "description": "Bit 31 to 0 of reference_lengths"
            }]
        },
        {
          "offset": "0x1ac",
          "name": "reference_lengths_2",
          "access": "W",
          "description": "Data signal of reference_lengths",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "reference_lengths",
              "access": "W",
              "description": "Bit 63 to 32 of reference_lengths"
            }]
        },
        {
          "offset": "0x1b4",
          "name": "penalties_1",
          "access": "W",
          "description": "Data signal of penalties",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "penalties",
              "access": "W",
              "description": "Bit 31 to 0 of penalties"
            }]
        },
        {
          "offset": "0x1b8",
          "name": "penalties_2",
          "access": "W",
          "description": "Data signal of penalties",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "penalties",
              "access": "W",
              "description": "Bit 63 to 32 of penalties"
            }]
        },
        {
          "offset": "0x1c0",
          "name": "tb_streams_1",
          "access": "W",
          "description": "Data signal of tb_streams",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tb_streams",
              "access": "W",
              "description": "Bit 31 to 0 of tb_streams"
            }]
        },
        {
          "offset": "0x1c4",
          "name": "tb_streams_2",
          "access": "W",
          "description": "Data signal of tb_streams",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tb_streams",
              "access": "W",
              "description": "Bit 63 to 32 of tb_streams"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "124",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "136",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "148",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "160",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "172",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "184",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "196",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "208",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "220",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "232",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "244",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "256",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "268",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "280",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "292",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "304",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "316",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "328",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "340",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "352",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "364",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "376",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "388",
          "argName": "querys"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "400",
          "argName": "references"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "412",
          "argName": "query_lengths"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "424",
          "argName": "reference_lengths"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "436",
          "argName": "penalties"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "448",
          "argName": "tb_streams"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem_0:m_axi_gmem_1:m_axi_gmem_2:m_axi_gmem_3:m_axi_gmem_4:m_axi_gmem_5:m_axi_gmem_6:m_axi_gmem_7:m_axi_gmem_8:m_axi_gmem_9:m_axi_gmem_10:m_axi_gmem_11:m_axi_gmem_12:m_axi_gmem_13:m_axi_gmem_14:m_axi_gmem_15:m_axi_gmem_16:m_axi_gmem_17:m_axi_gmem_18:m_axi_gmem_19:m_axi_gmem_20:m_axi_gmem_21:m_axi_gmem_22:m_axi_gmem_23:m_axi_gmem_24:m_axi_gmem_25:m_axi_gmem_26:m_axi_gmem_27:m_axi_gmem_28:m_axi_gmem_29:m_axi_gmem_30:m_axi_gmem_31:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem_0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_0_",
      "paramPrefix": "C_M_AXI_GMEM_0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_0_ARADDR",
        "m_axi_gmem_0_ARBURST",
        "m_axi_gmem_0_ARCACHE",
        "m_axi_gmem_0_ARID",
        "m_axi_gmem_0_ARLEN",
        "m_axi_gmem_0_ARLOCK",
        "m_axi_gmem_0_ARPROT",
        "m_axi_gmem_0_ARQOS",
        "m_axi_gmem_0_ARREADY",
        "m_axi_gmem_0_ARREGION",
        "m_axi_gmem_0_ARSIZE",
        "m_axi_gmem_0_ARUSER",
        "m_axi_gmem_0_ARVALID",
        "m_axi_gmem_0_AWADDR",
        "m_axi_gmem_0_AWBURST",
        "m_axi_gmem_0_AWCACHE",
        "m_axi_gmem_0_AWID",
        "m_axi_gmem_0_AWLEN",
        "m_axi_gmem_0_AWLOCK",
        "m_axi_gmem_0_AWPROT",
        "m_axi_gmem_0_AWQOS",
        "m_axi_gmem_0_AWREADY",
        "m_axi_gmem_0_AWREGION",
        "m_axi_gmem_0_AWSIZE",
        "m_axi_gmem_0_AWUSER",
        "m_axi_gmem_0_AWVALID",
        "m_axi_gmem_0_BID",
        "m_axi_gmem_0_BREADY",
        "m_axi_gmem_0_BRESP",
        "m_axi_gmem_0_BUSER",
        "m_axi_gmem_0_BVALID",
        "m_axi_gmem_0_RDATA",
        "m_axi_gmem_0_RID",
        "m_axi_gmem_0_RLAST",
        "m_axi_gmem_0_RREADY",
        "m_axi_gmem_0_RRESP",
        "m_axi_gmem_0_RUSER",
        "m_axi_gmem_0_RVALID",
        "m_axi_gmem_0_WDATA",
        "m_axi_gmem_0_WID",
        "m_axi_gmem_0_WLAST",
        "m_axi_gmem_0_WREADY",
        "m_axi_gmem_0_WSTRB",
        "m_axi_gmem_0_WUSER",
        "m_axi_gmem_0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_1_",
      "paramPrefix": "C_M_AXI_GMEM_1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_1_ARADDR",
        "m_axi_gmem_1_ARBURST",
        "m_axi_gmem_1_ARCACHE",
        "m_axi_gmem_1_ARID",
        "m_axi_gmem_1_ARLEN",
        "m_axi_gmem_1_ARLOCK",
        "m_axi_gmem_1_ARPROT",
        "m_axi_gmem_1_ARQOS",
        "m_axi_gmem_1_ARREADY",
        "m_axi_gmem_1_ARREGION",
        "m_axi_gmem_1_ARSIZE",
        "m_axi_gmem_1_ARUSER",
        "m_axi_gmem_1_ARVALID",
        "m_axi_gmem_1_AWADDR",
        "m_axi_gmem_1_AWBURST",
        "m_axi_gmem_1_AWCACHE",
        "m_axi_gmem_1_AWID",
        "m_axi_gmem_1_AWLEN",
        "m_axi_gmem_1_AWLOCK",
        "m_axi_gmem_1_AWPROT",
        "m_axi_gmem_1_AWQOS",
        "m_axi_gmem_1_AWREADY",
        "m_axi_gmem_1_AWREGION",
        "m_axi_gmem_1_AWSIZE",
        "m_axi_gmem_1_AWUSER",
        "m_axi_gmem_1_AWVALID",
        "m_axi_gmem_1_BID",
        "m_axi_gmem_1_BREADY",
        "m_axi_gmem_1_BRESP",
        "m_axi_gmem_1_BUSER",
        "m_axi_gmem_1_BVALID",
        "m_axi_gmem_1_RDATA",
        "m_axi_gmem_1_RID",
        "m_axi_gmem_1_RLAST",
        "m_axi_gmem_1_RREADY",
        "m_axi_gmem_1_RRESP",
        "m_axi_gmem_1_RUSER",
        "m_axi_gmem_1_RVALID",
        "m_axi_gmem_1_WDATA",
        "m_axi_gmem_1_WID",
        "m_axi_gmem_1_WLAST",
        "m_axi_gmem_1_WREADY",
        "m_axi_gmem_1_WSTRB",
        "m_axi_gmem_1_WUSER",
        "m_axi_gmem_1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_2_",
      "paramPrefix": "C_M_AXI_GMEM_2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_2_ARADDR",
        "m_axi_gmem_2_ARBURST",
        "m_axi_gmem_2_ARCACHE",
        "m_axi_gmem_2_ARID",
        "m_axi_gmem_2_ARLEN",
        "m_axi_gmem_2_ARLOCK",
        "m_axi_gmem_2_ARPROT",
        "m_axi_gmem_2_ARQOS",
        "m_axi_gmem_2_ARREADY",
        "m_axi_gmem_2_ARREGION",
        "m_axi_gmem_2_ARSIZE",
        "m_axi_gmem_2_ARUSER",
        "m_axi_gmem_2_ARVALID",
        "m_axi_gmem_2_AWADDR",
        "m_axi_gmem_2_AWBURST",
        "m_axi_gmem_2_AWCACHE",
        "m_axi_gmem_2_AWID",
        "m_axi_gmem_2_AWLEN",
        "m_axi_gmem_2_AWLOCK",
        "m_axi_gmem_2_AWPROT",
        "m_axi_gmem_2_AWQOS",
        "m_axi_gmem_2_AWREADY",
        "m_axi_gmem_2_AWREGION",
        "m_axi_gmem_2_AWSIZE",
        "m_axi_gmem_2_AWUSER",
        "m_axi_gmem_2_AWVALID",
        "m_axi_gmem_2_BID",
        "m_axi_gmem_2_BREADY",
        "m_axi_gmem_2_BRESP",
        "m_axi_gmem_2_BUSER",
        "m_axi_gmem_2_BVALID",
        "m_axi_gmem_2_RDATA",
        "m_axi_gmem_2_RID",
        "m_axi_gmem_2_RLAST",
        "m_axi_gmem_2_RREADY",
        "m_axi_gmem_2_RRESP",
        "m_axi_gmem_2_RUSER",
        "m_axi_gmem_2_RVALID",
        "m_axi_gmem_2_WDATA",
        "m_axi_gmem_2_WID",
        "m_axi_gmem_2_WLAST",
        "m_axi_gmem_2_WREADY",
        "m_axi_gmem_2_WSTRB",
        "m_axi_gmem_2_WUSER",
        "m_axi_gmem_2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_3_",
      "paramPrefix": "C_M_AXI_GMEM_3_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_3_ARADDR",
        "m_axi_gmem_3_ARBURST",
        "m_axi_gmem_3_ARCACHE",
        "m_axi_gmem_3_ARID",
        "m_axi_gmem_3_ARLEN",
        "m_axi_gmem_3_ARLOCK",
        "m_axi_gmem_3_ARPROT",
        "m_axi_gmem_3_ARQOS",
        "m_axi_gmem_3_ARREADY",
        "m_axi_gmem_3_ARREGION",
        "m_axi_gmem_3_ARSIZE",
        "m_axi_gmem_3_ARUSER",
        "m_axi_gmem_3_ARVALID",
        "m_axi_gmem_3_AWADDR",
        "m_axi_gmem_3_AWBURST",
        "m_axi_gmem_3_AWCACHE",
        "m_axi_gmem_3_AWID",
        "m_axi_gmem_3_AWLEN",
        "m_axi_gmem_3_AWLOCK",
        "m_axi_gmem_3_AWPROT",
        "m_axi_gmem_3_AWQOS",
        "m_axi_gmem_3_AWREADY",
        "m_axi_gmem_3_AWREGION",
        "m_axi_gmem_3_AWSIZE",
        "m_axi_gmem_3_AWUSER",
        "m_axi_gmem_3_AWVALID",
        "m_axi_gmem_3_BID",
        "m_axi_gmem_3_BREADY",
        "m_axi_gmem_3_BRESP",
        "m_axi_gmem_3_BUSER",
        "m_axi_gmem_3_BVALID",
        "m_axi_gmem_3_RDATA",
        "m_axi_gmem_3_RID",
        "m_axi_gmem_3_RLAST",
        "m_axi_gmem_3_RREADY",
        "m_axi_gmem_3_RRESP",
        "m_axi_gmem_3_RUSER",
        "m_axi_gmem_3_RVALID",
        "m_axi_gmem_3_WDATA",
        "m_axi_gmem_3_WID",
        "m_axi_gmem_3_WLAST",
        "m_axi_gmem_3_WREADY",
        "m_axi_gmem_3_WSTRB",
        "m_axi_gmem_3_WUSER",
        "m_axi_gmem_3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_4": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_4_",
      "paramPrefix": "C_M_AXI_GMEM_4_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_4_ARADDR",
        "m_axi_gmem_4_ARBURST",
        "m_axi_gmem_4_ARCACHE",
        "m_axi_gmem_4_ARID",
        "m_axi_gmem_4_ARLEN",
        "m_axi_gmem_4_ARLOCK",
        "m_axi_gmem_4_ARPROT",
        "m_axi_gmem_4_ARQOS",
        "m_axi_gmem_4_ARREADY",
        "m_axi_gmem_4_ARREGION",
        "m_axi_gmem_4_ARSIZE",
        "m_axi_gmem_4_ARUSER",
        "m_axi_gmem_4_ARVALID",
        "m_axi_gmem_4_AWADDR",
        "m_axi_gmem_4_AWBURST",
        "m_axi_gmem_4_AWCACHE",
        "m_axi_gmem_4_AWID",
        "m_axi_gmem_4_AWLEN",
        "m_axi_gmem_4_AWLOCK",
        "m_axi_gmem_4_AWPROT",
        "m_axi_gmem_4_AWQOS",
        "m_axi_gmem_4_AWREADY",
        "m_axi_gmem_4_AWREGION",
        "m_axi_gmem_4_AWSIZE",
        "m_axi_gmem_4_AWUSER",
        "m_axi_gmem_4_AWVALID",
        "m_axi_gmem_4_BID",
        "m_axi_gmem_4_BREADY",
        "m_axi_gmem_4_BRESP",
        "m_axi_gmem_4_BUSER",
        "m_axi_gmem_4_BVALID",
        "m_axi_gmem_4_RDATA",
        "m_axi_gmem_4_RID",
        "m_axi_gmem_4_RLAST",
        "m_axi_gmem_4_RREADY",
        "m_axi_gmem_4_RRESP",
        "m_axi_gmem_4_RUSER",
        "m_axi_gmem_4_RVALID",
        "m_axi_gmem_4_WDATA",
        "m_axi_gmem_4_WID",
        "m_axi_gmem_4_WLAST",
        "m_axi_gmem_4_WREADY",
        "m_axi_gmem_4_WSTRB",
        "m_axi_gmem_4_WUSER",
        "m_axi_gmem_4_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_5": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_5_",
      "paramPrefix": "C_M_AXI_GMEM_5_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_5_ARADDR",
        "m_axi_gmem_5_ARBURST",
        "m_axi_gmem_5_ARCACHE",
        "m_axi_gmem_5_ARID",
        "m_axi_gmem_5_ARLEN",
        "m_axi_gmem_5_ARLOCK",
        "m_axi_gmem_5_ARPROT",
        "m_axi_gmem_5_ARQOS",
        "m_axi_gmem_5_ARREADY",
        "m_axi_gmem_5_ARREGION",
        "m_axi_gmem_5_ARSIZE",
        "m_axi_gmem_5_ARUSER",
        "m_axi_gmem_5_ARVALID",
        "m_axi_gmem_5_AWADDR",
        "m_axi_gmem_5_AWBURST",
        "m_axi_gmem_5_AWCACHE",
        "m_axi_gmem_5_AWID",
        "m_axi_gmem_5_AWLEN",
        "m_axi_gmem_5_AWLOCK",
        "m_axi_gmem_5_AWPROT",
        "m_axi_gmem_5_AWQOS",
        "m_axi_gmem_5_AWREADY",
        "m_axi_gmem_5_AWREGION",
        "m_axi_gmem_5_AWSIZE",
        "m_axi_gmem_5_AWUSER",
        "m_axi_gmem_5_AWVALID",
        "m_axi_gmem_5_BID",
        "m_axi_gmem_5_BREADY",
        "m_axi_gmem_5_BRESP",
        "m_axi_gmem_5_BUSER",
        "m_axi_gmem_5_BVALID",
        "m_axi_gmem_5_RDATA",
        "m_axi_gmem_5_RID",
        "m_axi_gmem_5_RLAST",
        "m_axi_gmem_5_RREADY",
        "m_axi_gmem_5_RRESP",
        "m_axi_gmem_5_RUSER",
        "m_axi_gmem_5_RVALID",
        "m_axi_gmem_5_WDATA",
        "m_axi_gmem_5_WID",
        "m_axi_gmem_5_WLAST",
        "m_axi_gmem_5_WREADY",
        "m_axi_gmem_5_WSTRB",
        "m_axi_gmem_5_WUSER",
        "m_axi_gmem_5_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_6": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_6_",
      "paramPrefix": "C_M_AXI_GMEM_6_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_6_ARADDR",
        "m_axi_gmem_6_ARBURST",
        "m_axi_gmem_6_ARCACHE",
        "m_axi_gmem_6_ARID",
        "m_axi_gmem_6_ARLEN",
        "m_axi_gmem_6_ARLOCK",
        "m_axi_gmem_6_ARPROT",
        "m_axi_gmem_6_ARQOS",
        "m_axi_gmem_6_ARREADY",
        "m_axi_gmem_6_ARREGION",
        "m_axi_gmem_6_ARSIZE",
        "m_axi_gmem_6_ARUSER",
        "m_axi_gmem_6_ARVALID",
        "m_axi_gmem_6_AWADDR",
        "m_axi_gmem_6_AWBURST",
        "m_axi_gmem_6_AWCACHE",
        "m_axi_gmem_6_AWID",
        "m_axi_gmem_6_AWLEN",
        "m_axi_gmem_6_AWLOCK",
        "m_axi_gmem_6_AWPROT",
        "m_axi_gmem_6_AWQOS",
        "m_axi_gmem_6_AWREADY",
        "m_axi_gmem_6_AWREGION",
        "m_axi_gmem_6_AWSIZE",
        "m_axi_gmem_6_AWUSER",
        "m_axi_gmem_6_AWVALID",
        "m_axi_gmem_6_BID",
        "m_axi_gmem_6_BREADY",
        "m_axi_gmem_6_BRESP",
        "m_axi_gmem_6_BUSER",
        "m_axi_gmem_6_BVALID",
        "m_axi_gmem_6_RDATA",
        "m_axi_gmem_6_RID",
        "m_axi_gmem_6_RLAST",
        "m_axi_gmem_6_RREADY",
        "m_axi_gmem_6_RRESP",
        "m_axi_gmem_6_RUSER",
        "m_axi_gmem_6_RVALID",
        "m_axi_gmem_6_WDATA",
        "m_axi_gmem_6_WID",
        "m_axi_gmem_6_WLAST",
        "m_axi_gmem_6_WREADY",
        "m_axi_gmem_6_WSTRB",
        "m_axi_gmem_6_WUSER",
        "m_axi_gmem_6_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_7": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_7_",
      "paramPrefix": "C_M_AXI_GMEM_7_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_7_ARADDR",
        "m_axi_gmem_7_ARBURST",
        "m_axi_gmem_7_ARCACHE",
        "m_axi_gmem_7_ARID",
        "m_axi_gmem_7_ARLEN",
        "m_axi_gmem_7_ARLOCK",
        "m_axi_gmem_7_ARPROT",
        "m_axi_gmem_7_ARQOS",
        "m_axi_gmem_7_ARREADY",
        "m_axi_gmem_7_ARREGION",
        "m_axi_gmem_7_ARSIZE",
        "m_axi_gmem_7_ARUSER",
        "m_axi_gmem_7_ARVALID",
        "m_axi_gmem_7_AWADDR",
        "m_axi_gmem_7_AWBURST",
        "m_axi_gmem_7_AWCACHE",
        "m_axi_gmem_7_AWID",
        "m_axi_gmem_7_AWLEN",
        "m_axi_gmem_7_AWLOCK",
        "m_axi_gmem_7_AWPROT",
        "m_axi_gmem_7_AWQOS",
        "m_axi_gmem_7_AWREADY",
        "m_axi_gmem_7_AWREGION",
        "m_axi_gmem_7_AWSIZE",
        "m_axi_gmem_7_AWUSER",
        "m_axi_gmem_7_AWVALID",
        "m_axi_gmem_7_BID",
        "m_axi_gmem_7_BREADY",
        "m_axi_gmem_7_BRESP",
        "m_axi_gmem_7_BUSER",
        "m_axi_gmem_7_BVALID",
        "m_axi_gmem_7_RDATA",
        "m_axi_gmem_7_RID",
        "m_axi_gmem_7_RLAST",
        "m_axi_gmem_7_RREADY",
        "m_axi_gmem_7_RRESP",
        "m_axi_gmem_7_RUSER",
        "m_axi_gmem_7_RVALID",
        "m_axi_gmem_7_WDATA",
        "m_axi_gmem_7_WID",
        "m_axi_gmem_7_WLAST",
        "m_axi_gmem_7_WREADY",
        "m_axi_gmem_7_WSTRB",
        "m_axi_gmem_7_WUSER",
        "m_axi_gmem_7_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_8": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_8_",
      "paramPrefix": "C_M_AXI_GMEM_8_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_8_ARADDR",
        "m_axi_gmem_8_ARBURST",
        "m_axi_gmem_8_ARCACHE",
        "m_axi_gmem_8_ARID",
        "m_axi_gmem_8_ARLEN",
        "m_axi_gmem_8_ARLOCK",
        "m_axi_gmem_8_ARPROT",
        "m_axi_gmem_8_ARQOS",
        "m_axi_gmem_8_ARREADY",
        "m_axi_gmem_8_ARREGION",
        "m_axi_gmem_8_ARSIZE",
        "m_axi_gmem_8_ARUSER",
        "m_axi_gmem_8_ARVALID",
        "m_axi_gmem_8_AWADDR",
        "m_axi_gmem_8_AWBURST",
        "m_axi_gmem_8_AWCACHE",
        "m_axi_gmem_8_AWID",
        "m_axi_gmem_8_AWLEN",
        "m_axi_gmem_8_AWLOCK",
        "m_axi_gmem_8_AWPROT",
        "m_axi_gmem_8_AWQOS",
        "m_axi_gmem_8_AWREADY",
        "m_axi_gmem_8_AWREGION",
        "m_axi_gmem_8_AWSIZE",
        "m_axi_gmem_8_AWUSER",
        "m_axi_gmem_8_AWVALID",
        "m_axi_gmem_8_BID",
        "m_axi_gmem_8_BREADY",
        "m_axi_gmem_8_BRESP",
        "m_axi_gmem_8_BUSER",
        "m_axi_gmem_8_BVALID",
        "m_axi_gmem_8_RDATA",
        "m_axi_gmem_8_RID",
        "m_axi_gmem_8_RLAST",
        "m_axi_gmem_8_RREADY",
        "m_axi_gmem_8_RRESP",
        "m_axi_gmem_8_RUSER",
        "m_axi_gmem_8_RVALID",
        "m_axi_gmem_8_WDATA",
        "m_axi_gmem_8_WID",
        "m_axi_gmem_8_WLAST",
        "m_axi_gmem_8_WREADY",
        "m_axi_gmem_8_WSTRB",
        "m_axi_gmem_8_WUSER",
        "m_axi_gmem_8_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_9": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_9_",
      "paramPrefix": "C_M_AXI_GMEM_9_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_9_ARADDR",
        "m_axi_gmem_9_ARBURST",
        "m_axi_gmem_9_ARCACHE",
        "m_axi_gmem_9_ARID",
        "m_axi_gmem_9_ARLEN",
        "m_axi_gmem_9_ARLOCK",
        "m_axi_gmem_9_ARPROT",
        "m_axi_gmem_9_ARQOS",
        "m_axi_gmem_9_ARREADY",
        "m_axi_gmem_9_ARREGION",
        "m_axi_gmem_9_ARSIZE",
        "m_axi_gmem_9_ARUSER",
        "m_axi_gmem_9_ARVALID",
        "m_axi_gmem_9_AWADDR",
        "m_axi_gmem_9_AWBURST",
        "m_axi_gmem_9_AWCACHE",
        "m_axi_gmem_9_AWID",
        "m_axi_gmem_9_AWLEN",
        "m_axi_gmem_9_AWLOCK",
        "m_axi_gmem_9_AWPROT",
        "m_axi_gmem_9_AWQOS",
        "m_axi_gmem_9_AWREADY",
        "m_axi_gmem_9_AWREGION",
        "m_axi_gmem_9_AWSIZE",
        "m_axi_gmem_9_AWUSER",
        "m_axi_gmem_9_AWVALID",
        "m_axi_gmem_9_BID",
        "m_axi_gmem_9_BREADY",
        "m_axi_gmem_9_BRESP",
        "m_axi_gmem_9_BUSER",
        "m_axi_gmem_9_BVALID",
        "m_axi_gmem_9_RDATA",
        "m_axi_gmem_9_RID",
        "m_axi_gmem_9_RLAST",
        "m_axi_gmem_9_RREADY",
        "m_axi_gmem_9_RRESP",
        "m_axi_gmem_9_RUSER",
        "m_axi_gmem_9_RVALID",
        "m_axi_gmem_9_WDATA",
        "m_axi_gmem_9_WID",
        "m_axi_gmem_9_WLAST",
        "m_axi_gmem_9_WREADY",
        "m_axi_gmem_9_WSTRB",
        "m_axi_gmem_9_WUSER",
        "m_axi_gmem_9_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_10": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_10_",
      "paramPrefix": "C_M_AXI_GMEM_10_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_10_ARADDR",
        "m_axi_gmem_10_ARBURST",
        "m_axi_gmem_10_ARCACHE",
        "m_axi_gmem_10_ARID",
        "m_axi_gmem_10_ARLEN",
        "m_axi_gmem_10_ARLOCK",
        "m_axi_gmem_10_ARPROT",
        "m_axi_gmem_10_ARQOS",
        "m_axi_gmem_10_ARREADY",
        "m_axi_gmem_10_ARREGION",
        "m_axi_gmem_10_ARSIZE",
        "m_axi_gmem_10_ARUSER",
        "m_axi_gmem_10_ARVALID",
        "m_axi_gmem_10_AWADDR",
        "m_axi_gmem_10_AWBURST",
        "m_axi_gmem_10_AWCACHE",
        "m_axi_gmem_10_AWID",
        "m_axi_gmem_10_AWLEN",
        "m_axi_gmem_10_AWLOCK",
        "m_axi_gmem_10_AWPROT",
        "m_axi_gmem_10_AWQOS",
        "m_axi_gmem_10_AWREADY",
        "m_axi_gmem_10_AWREGION",
        "m_axi_gmem_10_AWSIZE",
        "m_axi_gmem_10_AWUSER",
        "m_axi_gmem_10_AWVALID",
        "m_axi_gmem_10_BID",
        "m_axi_gmem_10_BREADY",
        "m_axi_gmem_10_BRESP",
        "m_axi_gmem_10_BUSER",
        "m_axi_gmem_10_BVALID",
        "m_axi_gmem_10_RDATA",
        "m_axi_gmem_10_RID",
        "m_axi_gmem_10_RLAST",
        "m_axi_gmem_10_RREADY",
        "m_axi_gmem_10_RRESP",
        "m_axi_gmem_10_RUSER",
        "m_axi_gmem_10_RVALID",
        "m_axi_gmem_10_WDATA",
        "m_axi_gmem_10_WID",
        "m_axi_gmem_10_WLAST",
        "m_axi_gmem_10_WREADY",
        "m_axi_gmem_10_WSTRB",
        "m_axi_gmem_10_WUSER",
        "m_axi_gmem_10_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_11": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_11_",
      "paramPrefix": "C_M_AXI_GMEM_11_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_11_ARADDR",
        "m_axi_gmem_11_ARBURST",
        "m_axi_gmem_11_ARCACHE",
        "m_axi_gmem_11_ARID",
        "m_axi_gmem_11_ARLEN",
        "m_axi_gmem_11_ARLOCK",
        "m_axi_gmem_11_ARPROT",
        "m_axi_gmem_11_ARQOS",
        "m_axi_gmem_11_ARREADY",
        "m_axi_gmem_11_ARREGION",
        "m_axi_gmem_11_ARSIZE",
        "m_axi_gmem_11_ARUSER",
        "m_axi_gmem_11_ARVALID",
        "m_axi_gmem_11_AWADDR",
        "m_axi_gmem_11_AWBURST",
        "m_axi_gmem_11_AWCACHE",
        "m_axi_gmem_11_AWID",
        "m_axi_gmem_11_AWLEN",
        "m_axi_gmem_11_AWLOCK",
        "m_axi_gmem_11_AWPROT",
        "m_axi_gmem_11_AWQOS",
        "m_axi_gmem_11_AWREADY",
        "m_axi_gmem_11_AWREGION",
        "m_axi_gmem_11_AWSIZE",
        "m_axi_gmem_11_AWUSER",
        "m_axi_gmem_11_AWVALID",
        "m_axi_gmem_11_BID",
        "m_axi_gmem_11_BREADY",
        "m_axi_gmem_11_BRESP",
        "m_axi_gmem_11_BUSER",
        "m_axi_gmem_11_BVALID",
        "m_axi_gmem_11_RDATA",
        "m_axi_gmem_11_RID",
        "m_axi_gmem_11_RLAST",
        "m_axi_gmem_11_RREADY",
        "m_axi_gmem_11_RRESP",
        "m_axi_gmem_11_RUSER",
        "m_axi_gmem_11_RVALID",
        "m_axi_gmem_11_WDATA",
        "m_axi_gmem_11_WID",
        "m_axi_gmem_11_WLAST",
        "m_axi_gmem_11_WREADY",
        "m_axi_gmem_11_WSTRB",
        "m_axi_gmem_11_WUSER",
        "m_axi_gmem_11_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_12": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_12_",
      "paramPrefix": "C_M_AXI_GMEM_12_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_12_ARADDR",
        "m_axi_gmem_12_ARBURST",
        "m_axi_gmem_12_ARCACHE",
        "m_axi_gmem_12_ARID",
        "m_axi_gmem_12_ARLEN",
        "m_axi_gmem_12_ARLOCK",
        "m_axi_gmem_12_ARPROT",
        "m_axi_gmem_12_ARQOS",
        "m_axi_gmem_12_ARREADY",
        "m_axi_gmem_12_ARREGION",
        "m_axi_gmem_12_ARSIZE",
        "m_axi_gmem_12_ARUSER",
        "m_axi_gmem_12_ARVALID",
        "m_axi_gmem_12_AWADDR",
        "m_axi_gmem_12_AWBURST",
        "m_axi_gmem_12_AWCACHE",
        "m_axi_gmem_12_AWID",
        "m_axi_gmem_12_AWLEN",
        "m_axi_gmem_12_AWLOCK",
        "m_axi_gmem_12_AWPROT",
        "m_axi_gmem_12_AWQOS",
        "m_axi_gmem_12_AWREADY",
        "m_axi_gmem_12_AWREGION",
        "m_axi_gmem_12_AWSIZE",
        "m_axi_gmem_12_AWUSER",
        "m_axi_gmem_12_AWVALID",
        "m_axi_gmem_12_BID",
        "m_axi_gmem_12_BREADY",
        "m_axi_gmem_12_BRESP",
        "m_axi_gmem_12_BUSER",
        "m_axi_gmem_12_BVALID",
        "m_axi_gmem_12_RDATA",
        "m_axi_gmem_12_RID",
        "m_axi_gmem_12_RLAST",
        "m_axi_gmem_12_RREADY",
        "m_axi_gmem_12_RRESP",
        "m_axi_gmem_12_RUSER",
        "m_axi_gmem_12_RVALID",
        "m_axi_gmem_12_WDATA",
        "m_axi_gmem_12_WID",
        "m_axi_gmem_12_WLAST",
        "m_axi_gmem_12_WREADY",
        "m_axi_gmem_12_WSTRB",
        "m_axi_gmem_12_WUSER",
        "m_axi_gmem_12_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_13": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_13_",
      "paramPrefix": "C_M_AXI_GMEM_13_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_13_ARADDR",
        "m_axi_gmem_13_ARBURST",
        "m_axi_gmem_13_ARCACHE",
        "m_axi_gmem_13_ARID",
        "m_axi_gmem_13_ARLEN",
        "m_axi_gmem_13_ARLOCK",
        "m_axi_gmem_13_ARPROT",
        "m_axi_gmem_13_ARQOS",
        "m_axi_gmem_13_ARREADY",
        "m_axi_gmem_13_ARREGION",
        "m_axi_gmem_13_ARSIZE",
        "m_axi_gmem_13_ARUSER",
        "m_axi_gmem_13_ARVALID",
        "m_axi_gmem_13_AWADDR",
        "m_axi_gmem_13_AWBURST",
        "m_axi_gmem_13_AWCACHE",
        "m_axi_gmem_13_AWID",
        "m_axi_gmem_13_AWLEN",
        "m_axi_gmem_13_AWLOCK",
        "m_axi_gmem_13_AWPROT",
        "m_axi_gmem_13_AWQOS",
        "m_axi_gmem_13_AWREADY",
        "m_axi_gmem_13_AWREGION",
        "m_axi_gmem_13_AWSIZE",
        "m_axi_gmem_13_AWUSER",
        "m_axi_gmem_13_AWVALID",
        "m_axi_gmem_13_BID",
        "m_axi_gmem_13_BREADY",
        "m_axi_gmem_13_BRESP",
        "m_axi_gmem_13_BUSER",
        "m_axi_gmem_13_BVALID",
        "m_axi_gmem_13_RDATA",
        "m_axi_gmem_13_RID",
        "m_axi_gmem_13_RLAST",
        "m_axi_gmem_13_RREADY",
        "m_axi_gmem_13_RRESP",
        "m_axi_gmem_13_RUSER",
        "m_axi_gmem_13_RVALID",
        "m_axi_gmem_13_WDATA",
        "m_axi_gmem_13_WID",
        "m_axi_gmem_13_WLAST",
        "m_axi_gmem_13_WREADY",
        "m_axi_gmem_13_WSTRB",
        "m_axi_gmem_13_WUSER",
        "m_axi_gmem_13_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_14": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_14_",
      "paramPrefix": "C_M_AXI_GMEM_14_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_14_ARADDR",
        "m_axi_gmem_14_ARBURST",
        "m_axi_gmem_14_ARCACHE",
        "m_axi_gmem_14_ARID",
        "m_axi_gmem_14_ARLEN",
        "m_axi_gmem_14_ARLOCK",
        "m_axi_gmem_14_ARPROT",
        "m_axi_gmem_14_ARQOS",
        "m_axi_gmem_14_ARREADY",
        "m_axi_gmem_14_ARREGION",
        "m_axi_gmem_14_ARSIZE",
        "m_axi_gmem_14_ARUSER",
        "m_axi_gmem_14_ARVALID",
        "m_axi_gmem_14_AWADDR",
        "m_axi_gmem_14_AWBURST",
        "m_axi_gmem_14_AWCACHE",
        "m_axi_gmem_14_AWID",
        "m_axi_gmem_14_AWLEN",
        "m_axi_gmem_14_AWLOCK",
        "m_axi_gmem_14_AWPROT",
        "m_axi_gmem_14_AWQOS",
        "m_axi_gmem_14_AWREADY",
        "m_axi_gmem_14_AWREGION",
        "m_axi_gmem_14_AWSIZE",
        "m_axi_gmem_14_AWUSER",
        "m_axi_gmem_14_AWVALID",
        "m_axi_gmem_14_BID",
        "m_axi_gmem_14_BREADY",
        "m_axi_gmem_14_BRESP",
        "m_axi_gmem_14_BUSER",
        "m_axi_gmem_14_BVALID",
        "m_axi_gmem_14_RDATA",
        "m_axi_gmem_14_RID",
        "m_axi_gmem_14_RLAST",
        "m_axi_gmem_14_RREADY",
        "m_axi_gmem_14_RRESP",
        "m_axi_gmem_14_RUSER",
        "m_axi_gmem_14_RVALID",
        "m_axi_gmem_14_WDATA",
        "m_axi_gmem_14_WID",
        "m_axi_gmem_14_WLAST",
        "m_axi_gmem_14_WREADY",
        "m_axi_gmem_14_WSTRB",
        "m_axi_gmem_14_WUSER",
        "m_axi_gmem_14_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_15": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_15_",
      "paramPrefix": "C_M_AXI_GMEM_15_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_15_ARADDR",
        "m_axi_gmem_15_ARBURST",
        "m_axi_gmem_15_ARCACHE",
        "m_axi_gmem_15_ARID",
        "m_axi_gmem_15_ARLEN",
        "m_axi_gmem_15_ARLOCK",
        "m_axi_gmem_15_ARPROT",
        "m_axi_gmem_15_ARQOS",
        "m_axi_gmem_15_ARREADY",
        "m_axi_gmem_15_ARREGION",
        "m_axi_gmem_15_ARSIZE",
        "m_axi_gmem_15_ARUSER",
        "m_axi_gmem_15_ARVALID",
        "m_axi_gmem_15_AWADDR",
        "m_axi_gmem_15_AWBURST",
        "m_axi_gmem_15_AWCACHE",
        "m_axi_gmem_15_AWID",
        "m_axi_gmem_15_AWLEN",
        "m_axi_gmem_15_AWLOCK",
        "m_axi_gmem_15_AWPROT",
        "m_axi_gmem_15_AWQOS",
        "m_axi_gmem_15_AWREADY",
        "m_axi_gmem_15_AWREGION",
        "m_axi_gmem_15_AWSIZE",
        "m_axi_gmem_15_AWUSER",
        "m_axi_gmem_15_AWVALID",
        "m_axi_gmem_15_BID",
        "m_axi_gmem_15_BREADY",
        "m_axi_gmem_15_BRESP",
        "m_axi_gmem_15_BUSER",
        "m_axi_gmem_15_BVALID",
        "m_axi_gmem_15_RDATA",
        "m_axi_gmem_15_RID",
        "m_axi_gmem_15_RLAST",
        "m_axi_gmem_15_RREADY",
        "m_axi_gmem_15_RRESP",
        "m_axi_gmem_15_RUSER",
        "m_axi_gmem_15_RVALID",
        "m_axi_gmem_15_WDATA",
        "m_axi_gmem_15_WID",
        "m_axi_gmem_15_WLAST",
        "m_axi_gmem_15_WREADY",
        "m_axi_gmem_15_WSTRB",
        "m_axi_gmem_15_WUSER",
        "m_axi_gmem_15_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_16": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_16_",
      "paramPrefix": "C_M_AXI_GMEM_16_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_16_ARADDR",
        "m_axi_gmem_16_ARBURST",
        "m_axi_gmem_16_ARCACHE",
        "m_axi_gmem_16_ARID",
        "m_axi_gmem_16_ARLEN",
        "m_axi_gmem_16_ARLOCK",
        "m_axi_gmem_16_ARPROT",
        "m_axi_gmem_16_ARQOS",
        "m_axi_gmem_16_ARREADY",
        "m_axi_gmem_16_ARREGION",
        "m_axi_gmem_16_ARSIZE",
        "m_axi_gmem_16_ARUSER",
        "m_axi_gmem_16_ARVALID",
        "m_axi_gmem_16_AWADDR",
        "m_axi_gmem_16_AWBURST",
        "m_axi_gmem_16_AWCACHE",
        "m_axi_gmem_16_AWID",
        "m_axi_gmem_16_AWLEN",
        "m_axi_gmem_16_AWLOCK",
        "m_axi_gmem_16_AWPROT",
        "m_axi_gmem_16_AWQOS",
        "m_axi_gmem_16_AWREADY",
        "m_axi_gmem_16_AWREGION",
        "m_axi_gmem_16_AWSIZE",
        "m_axi_gmem_16_AWUSER",
        "m_axi_gmem_16_AWVALID",
        "m_axi_gmem_16_BID",
        "m_axi_gmem_16_BREADY",
        "m_axi_gmem_16_BRESP",
        "m_axi_gmem_16_BUSER",
        "m_axi_gmem_16_BVALID",
        "m_axi_gmem_16_RDATA",
        "m_axi_gmem_16_RID",
        "m_axi_gmem_16_RLAST",
        "m_axi_gmem_16_RREADY",
        "m_axi_gmem_16_RRESP",
        "m_axi_gmem_16_RUSER",
        "m_axi_gmem_16_RVALID",
        "m_axi_gmem_16_WDATA",
        "m_axi_gmem_16_WID",
        "m_axi_gmem_16_WLAST",
        "m_axi_gmem_16_WREADY",
        "m_axi_gmem_16_WSTRB",
        "m_axi_gmem_16_WUSER",
        "m_axi_gmem_16_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_17": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_17_",
      "paramPrefix": "C_M_AXI_GMEM_17_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_17_ARADDR",
        "m_axi_gmem_17_ARBURST",
        "m_axi_gmem_17_ARCACHE",
        "m_axi_gmem_17_ARID",
        "m_axi_gmem_17_ARLEN",
        "m_axi_gmem_17_ARLOCK",
        "m_axi_gmem_17_ARPROT",
        "m_axi_gmem_17_ARQOS",
        "m_axi_gmem_17_ARREADY",
        "m_axi_gmem_17_ARREGION",
        "m_axi_gmem_17_ARSIZE",
        "m_axi_gmem_17_ARUSER",
        "m_axi_gmem_17_ARVALID",
        "m_axi_gmem_17_AWADDR",
        "m_axi_gmem_17_AWBURST",
        "m_axi_gmem_17_AWCACHE",
        "m_axi_gmem_17_AWID",
        "m_axi_gmem_17_AWLEN",
        "m_axi_gmem_17_AWLOCK",
        "m_axi_gmem_17_AWPROT",
        "m_axi_gmem_17_AWQOS",
        "m_axi_gmem_17_AWREADY",
        "m_axi_gmem_17_AWREGION",
        "m_axi_gmem_17_AWSIZE",
        "m_axi_gmem_17_AWUSER",
        "m_axi_gmem_17_AWVALID",
        "m_axi_gmem_17_BID",
        "m_axi_gmem_17_BREADY",
        "m_axi_gmem_17_BRESP",
        "m_axi_gmem_17_BUSER",
        "m_axi_gmem_17_BVALID",
        "m_axi_gmem_17_RDATA",
        "m_axi_gmem_17_RID",
        "m_axi_gmem_17_RLAST",
        "m_axi_gmem_17_RREADY",
        "m_axi_gmem_17_RRESP",
        "m_axi_gmem_17_RUSER",
        "m_axi_gmem_17_RVALID",
        "m_axi_gmem_17_WDATA",
        "m_axi_gmem_17_WID",
        "m_axi_gmem_17_WLAST",
        "m_axi_gmem_17_WREADY",
        "m_axi_gmem_17_WSTRB",
        "m_axi_gmem_17_WUSER",
        "m_axi_gmem_17_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_18": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_18_",
      "paramPrefix": "C_M_AXI_GMEM_18_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_18_ARADDR",
        "m_axi_gmem_18_ARBURST",
        "m_axi_gmem_18_ARCACHE",
        "m_axi_gmem_18_ARID",
        "m_axi_gmem_18_ARLEN",
        "m_axi_gmem_18_ARLOCK",
        "m_axi_gmem_18_ARPROT",
        "m_axi_gmem_18_ARQOS",
        "m_axi_gmem_18_ARREADY",
        "m_axi_gmem_18_ARREGION",
        "m_axi_gmem_18_ARSIZE",
        "m_axi_gmem_18_ARUSER",
        "m_axi_gmem_18_ARVALID",
        "m_axi_gmem_18_AWADDR",
        "m_axi_gmem_18_AWBURST",
        "m_axi_gmem_18_AWCACHE",
        "m_axi_gmem_18_AWID",
        "m_axi_gmem_18_AWLEN",
        "m_axi_gmem_18_AWLOCK",
        "m_axi_gmem_18_AWPROT",
        "m_axi_gmem_18_AWQOS",
        "m_axi_gmem_18_AWREADY",
        "m_axi_gmem_18_AWREGION",
        "m_axi_gmem_18_AWSIZE",
        "m_axi_gmem_18_AWUSER",
        "m_axi_gmem_18_AWVALID",
        "m_axi_gmem_18_BID",
        "m_axi_gmem_18_BREADY",
        "m_axi_gmem_18_BRESP",
        "m_axi_gmem_18_BUSER",
        "m_axi_gmem_18_BVALID",
        "m_axi_gmem_18_RDATA",
        "m_axi_gmem_18_RID",
        "m_axi_gmem_18_RLAST",
        "m_axi_gmem_18_RREADY",
        "m_axi_gmem_18_RRESP",
        "m_axi_gmem_18_RUSER",
        "m_axi_gmem_18_RVALID",
        "m_axi_gmem_18_WDATA",
        "m_axi_gmem_18_WID",
        "m_axi_gmem_18_WLAST",
        "m_axi_gmem_18_WREADY",
        "m_axi_gmem_18_WSTRB",
        "m_axi_gmem_18_WUSER",
        "m_axi_gmem_18_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_19": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_19_",
      "paramPrefix": "C_M_AXI_GMEM_19_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_19_ARADDR",
        "m_axi_gmem_19_ARBURST",
        "m_axi_gmem_19_ARCACHE",
        "m_axi_gmem_19_ARID",
        "m_axi_gmem_19_ARLEN",
        "m_axi_gmem_19_ARLOCK",
        "m_axi_gmem_19_ARPROT",
        "m_axi_gmem_19_ARQOS",
        "m_axi_gmem_19_ARREADY",
        "m_axi_gmem_19_ARREGION",
        "m_axi_gmem_19_ARSIZE",
        "m_axi_gmem_19_ARUSER",
        "m_axi_gmem_19_ARVALID",
        "m_axi_gmem_19_AWADDR",
        "m_axi_gmem_19_AWBURST",
        "m_axi_gmem_19_AWCACHE",
        "m_axi_gmem_19_AWID",
        "m_axi_gmem_19_AWLEN",
        "m_axi_gmem_19_AWLOCK",
        "m_axi_gmem_19_AWPROT",
        "m_axi_gmem_19_AWQOS",
        "m_axi_gmem_19_AWREADY",
        "m_axi_gmem_19_AWREGION",
        "m_axi_gmem_19_AWSIZE",
        "m_axi_gmem_19_AWUSER",
        "m_axi_gmem_19_AWVALID",
        "m_axi_gmem_19_BID",
        "m_axi_gmem_19_BREADY",
        "m_axi_gmem_19_BRESP",
        "m_axi_gmem_19_BUSER",
        "m_axi_gmem_19_BVALID",
        "m_axi_gmem_19_RDATA",
        "m_axi_gmem_19_RID",
        "m_axi_gmem_19_RLAST",
        "m_axi_gmem_19_RREADY",
        "m_axi_gmem_19_RRESP",
        "m_axi_gmem_19_RUSER",
        "m_axi_gmem_19_RVALID",
        "m_axi_gmem_19_WDATA",
        "m_axi_gmem_19_WID",
        "m_axi_gmem_19_WLAST",
        "m_axi_gmem_19_WREADY",
        "m_axi_gmem_19_WSTRB",
        "m_axi_gmem_19_WUSER",
        "m_axi_gmem_19_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_20": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_20_",
      "paramPrefix": "C_M_AXI_GMEM_20_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_20_ARADDR",
        "m_axi_gmem_20_ARBURST",
        "m_axi_gmem_20_ARCACHE",
        "m_axi_gmem_20_ARID",
        "m_axi_gmem_20_ARLEN",
        "m_axi_gmem_20_ARLOCK",
        "m_axi_gmem_20_ARPROT",
        "m_axi_gmem_20_ARQOS",
        "m_axi_gmem_20_ARREADY",
        "m_axi_gmem_20_ARREGION",
        "m_axi_gmem_20_ARSIZE",
        "m_axi_gmem_20_ARUSER",
        "m_axi_gmem_20_ARVALID",
        "m_axi_gmem_20_AWADDR",
        "m_axi_gmem_20_AWBURST",
        "m_axi_gmem_20_AWCACHE",
        "m_axi_gmem_20_AWID",
        "m_axi_gmem_20_AWLEN",
        "m_axi_gmem_20_AWLOCK",
        "m_axi_gmem_20_AWPROT",
        "m_axi_gmem_20_AWQOS",
        "m_axi_gmem_20_AWREADY",
        "m_axi_gmem_20_AWREGION",
        "m_axi_gmem_20_AWSIZE",
        "m_axi_gmem_20_AWUSER",
        "m_axi_gmem_20_AWVALID",
        "m_axi_gmem_20_BID",
        "m_axi_gmem_20_BREADY",
        "m_axi_gmem_20_BRESP",
        "m_axi_gmem_20_BUSER",
        "m_axi_gmem_20_BVALID",
        "m_axi_gmem_20_RDATA",
        "m_axi_gmem_20_RID",
        "m_axi_gmem_20_RLAST",
        "m_axi_gmem_20_RREADY",
        "m_axi_gmem_20_RRESP",
        "m_axi_gmem_20_RUSER",
        "m_axi_gmem_20_RVALID",
        "m_axi_gmem_20_WDATA",
        "m_axi_gmem_20_WID",
        "m_axi_gmem_20_WLAST",
        "m_axi_gmem_20_WREADY",
        "m_axi_gmem_20_WSTRB",
        "m_axi_gmem_20_WUSER",
        "m_axi_gmem_20_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_21": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_21_",
      "paramPrefix": "C_M_AXI_GMEM_21_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_21_ARADDR",
        "m_axi_gmem_21_ARBURST",
        "m_axi_gmem_21_ARCACHE",
        "m_axi_gmem_21_ARID",
        "m_axi_gmem_21_ARLEN",
        "m_axi_gmem_21_ARLOCK",
        "m_axi_gmem_21_ARPROT",
        "m_axi_gmem_21_ARQOS",
        "m_axi_gmem_21_ARREADY",
        "m_axi_gmem_21_ARREGION",
        "m_axi_gmem_21_ARSIZE",
        "m_axi_gmem_21_ARUSER",
        "m_axi_gmem_21_ARVALID",
        "m_axi_gmem_21_AWADDR",
        "m_axi_gmem_21_AWBURST",
        "m_axi_gmem_21_AWCACHE",
        "m_axi_gmem_21_AWID",
        "m_axi_gmem_21_AWLEN",
        "m_axi_gmem_21_AWLOCK",
        "m_axi_gmem_21_AWPROT",
        "m_axi_gmem_21_AWQOS",
        "m_axi_gmem_21_AWREADY",
        "m_axi_gmem_21_AWREGION",
        "m_axi_gmem_21_AWSIZE",
        "m_axi_gmem_21_AWUSER",
        "m_axi_gmem_21_AWVALID",
        "m_axi_gmem_21_BID",
        "m_axi_gmem_21_BREADY",
        "m_axi_gmem_21_BRESP",
        "m_axi_gmem_21_BUSER",
        "m_axi_gmem_21_BVALID",
        "m_axi_gmem_21_RDATA",
        "m_axi_gmem_21_RID",
        "m_axi_gmem_21_RLAST",
        "m_axi_gmem_21_RREADY",
        "m_axi_gmem_21_RRESP",
        "m_axi_gmem_21_RUSER",
        "m_axi_gmem_21_RVALID",
        "m_axi_gmem_21_WDATA",
        "m_axi_gmem_21_WID",
        "m_axi_gmem_21_WLAST",
        "m_axi_gmem_21_WREADY",
        "m_axi_gmem_21_WSTRB",
        "m_axi_gmem_21_WUSER",
        "m_axi_gmem_21_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_22": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_22_",
      "paramPrefix": "C_M_AXI_GMEM_22_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_22_ARADDR",
        "m_axi_gmem_22_ARBURST",
        "m_axi_gmem_22_ARCACHE",
        "m_axi_gmem_22_ARID",
        "m_axi_gmem_22_ARLEN",
        "m_axi_gmem_22_ARLOCK",
        "m_axi_gmem_22_ARPROT",
        "m_axi_gmem_22_ARQOS",
        "m_axi_gmem_22_ARREADY",
        "m_axi_gmem_22_ARREGION",
        "m_axi_gmem_22_ARSIZE",
        "m_axi_gmem_22_ARUSER",
        "m_axi_gmem_22_ARVALID",
        "m_axi_gmem_22_AWADDR",
        "m_axi_gmem_22_AWBURST",
        "m_axi_gmem_22_AWCACHE",
        "m_axi_gmem_22_AWID",
        "m_axi_gmem_22_AWLEN",
        "m_axi_gmem_22_AWLOCK",
        "m_axi_gmem_22_AWPROT",
        "m_axi_gmem_22_AWQOS",
        "m_axi_gmem_22_AWREADY",
        "m_axi_gmem_22_AWREGION",
        "m_axi_gmem_22_AWSIZE",
        "m_axi_gmem_22_AWUSER",
        "m_axi_gmem_22_AWVALID",
        "m_axi_gmem_22_BID",
        "m_axi_gmem_22_BREADY",
        "m_axi_gmem_22_BRESP",
        "m_axi_gmem_22_BUSER",
        "m_axi_gmem_22_BVALID",
        "m_axi_gmem_22_RDATA",
        "m_axi_gmem_22_RID",
        "m_axi_gmem_22_RLAST",
        "m_axi_gmem_22_RREADY",
        "m_axi_gmem_22_RRESP",
        "m_axi_gmem_22_RUSER",
        "m_axi_gmem_22_RVALID",
        "m_axi_gmem_22_WDATA",
        "m_axi_gmem_22_WID",
        "m_axi_gmem_22_WLAST",
        "m_axi_gmem_22_WREADY",
        "m_axi_gmem_22_WSTRB",
        "m_axi_gmem_22_WUSER",
        "m_axi_gmem_22_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_23": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_23_",
      "paramPrefix": "C_M_AXI_GMEM_23_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_23_ARADDR",
        "m_axi_gmem_23_ARBURST",
        "m_axi_gmem_23_ARCACHE",
        "m_axi_gmem_23_ARID",
        "m_axi_gmem_23_ARLEN",
        "m_axi_gmem_23_ARLOCK",
        "m_axi_gmem_23_ARPROT",
        "m_axi_gmem_23_ARQOS",
        "m_axi_gmem_23_ARREADY",
        "m_axi_gmem_23_ARREGION",
        "m_axi_gmem_23_ARSIZE",
        "m_axi_gmem_23_ARUSER",
        "m_axi_gmem_23_ARVALID",
        "m_axi_gmem_23_AWADDR",
        "m_axi_gmem_23_AWBURST",
        "m_axi_gmem_23_AWCACHE",
        "m_axi_gmem_23_AWID",
        "m_axi_gmem_23_AWLEN",
        "m_axi_gmem_23_AWLOCK",
        "m_axi_gmem_23_AWPROT",
        "m_axi_gmem_23_AWQOS",
        "m_axi_gmem_23_AWREADY",
        "m_axi_gmem_23_AWREGION",
        "m_axi_gmem_23_AWSIZE",
        "m_axi_gmem_23_AWUSER",
        "m_axi_gmem_23_AWVALID",
        "m_axi_gmem_23_BID",
        "m_axi_gmem_23_BREADY",
        "m_axi_gmem_23_BRESP",
        "m_axi_gmem_23_BUSER",
        "m_axi_gmem_23_BVALID",
        "m_axi_gmem_23_RDATA",
        "m_axi_gmem_23_RID",
        "m_axi_gmem_23_RLAST",
        "m_axi_gmem_23_RREADY",
        "m_axi_gmem_23_RRESP",
        "m_axi_gmem_23_RUSER",
        "m_axi_gmem_23_RVALID",
        "m_axi_gmem_23_WDATA",
        "m_axi_gmem_23_WID",
        "m_axi_gmem_23_WLAST",
        "m_axi_gmem_23_WREADY",
        "m_axi_gmem_23_WSTRB",
        "m_axi_gmem_23_WUSER",
        "m_axi_gmem_23_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_24": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_24_",
      "paramPrefix": "C_M_AXI_GMEM_24_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_24_ARADDR",
        "m_axi_gmem_24_ARBURST",
        "m_axi_gmem_24_ARCACHE",
        "m_axi_gmem_24_ARID",
        "m_axi_gmem_24_ARLEN",
        "m_axi_gmem_24_ARLOCK",
        "m_axi_gmem_24_ARPROT",
        "m_axi_gmem_24_ARQOS",
        "m_axi_gmem_24_ARREADY",
        "m_axi_gmem_24_ARREGION",
        "m_axi_gmem_24_ARSIZE",
        "m_axi_gmem_24_ARUSER",
        "m_axi_gmem_24_ARVALID",
        "m_axi_gmem_24_AWADDR",
        "m_axi_gmem_24_AWBURST",
        "m_axi_gmem_24_AWCACHE",
        "m_axi_gmem_24_AWID",
        "m_axi_gmem_24_AWLEN",
        "m_axi_gmem_24_AWLOCK",
        "m_axi_gmem_24_AWPROT",
        "m_axi_gmem_24_AWQOS",
        "m_axi_gmem_24_AWREADY",
        "m_axi_gmem_24_AWREGION",
        "m_axi_gmem_24_AWSIZE",
        "m_axi_gmem_24_AWUSER",
        "m_axi_gmem_24_AWVALID",
        "m_axi_gmem_24_BID",
        "m_axi_gmem_24_BREADY",
        "m_axi_gmem_24_BRESP",
        "m_axi_gmem_24_BUSER",
        "m_axi_gmem_24_BVALID",
        "m_axi_gmem_24_RDATA",
        "m_axi_gmem_24_RID",
        "m_axi_gmem_24_RLAST",
        "m_axi_gmem_24_RREADY",
        "m_axi_gmem_24_RRESP",
        "m_axi_gmem_24_RUSER",
        "m_axi_gmem_24_RVALID",
        "m_axi_gmem_24_WDATA",
        "m_axi_gmem_24_WID",
        "m_axi_gmem_24_WLAST",
        "m_axi_gmem_24_WREADY",
        "m_axi_gmem_24_WSTRB",
        "m_axi_gmem_24_WUSER",
        "m_axi_gmem_24_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_25": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_25_",
      "paramPrefix": "C_M_AXI_GMEM_25_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_25_ARADDR",
        "m_axi_gmem_25_ARBURST",
        "m_axi_gmem_25_ARCACHE",
        "m_axi_gmem_25_ARID",
        "m_axi_gmem_25_ARLEN",
        "m_axi_gmem_25_ARLOCK",
        "m_axi_gmem_25_ARPROT",
        "m_axi_gmem_25_ARQOS",
        "m_axi_gmem_25_ARREADY",
        "m_axi_gmem_25_ARREGION",
        "m_axi_gmem_25_ARSIZE",
        "m_axi_gmem_25_ARUSER",
        "m_axi_gmem_25_ARVALID",
        "m_axi_gmem_25_AWADDR",
        "m_axi_gmem_25_AWBURST",
        "m_axi_gmem_25_AWCACHE",
        "m_axi_gmem_25_AWID",
        "m_axi_gmem_25_AWLEN",
        "m_axi_gmem_25_AWLOCK",
        "m_axi_gmem_25_AWPROT",
        "m_axi_gmem_25_AWQOS",
        "m_axi_gmem_25_AWREADY",
        "m_axi_gmem_25_AWREGION",
        "m_axi_gmem_25_AWSIZE",
        "m_axi_gmem_25_AWUSER",
        "m_axi_gmem_25_AWVALID",
        "m_axi_gmem_25_BID",
        "m_axi_gmem_25_BREADY",
        "m_axi_gmem_25_BRESP",
        "m_axi_gmem_25_BUSER",
        "m_axi_gmem_25_BVALID",
        "m_axi_gmem_25_RDATA",
        "m_axi_gmem_25_RID",
        "m_axi_gmem_25_RLAST",
        "m_axi_gmem_25_RREADY",
        "m_axi_gmem_25_RRESP",
        "m_axi_gmem_25_RUSER",
        "m_axi_gmem_25_RVALID",
        "m_axi_gmem_25_WDATA",
        "m_axi_gmem_25_WID",
        "m_axi_gmem_25_WLAST",
        "m_axi_gmem_25_WREADY",
        "m_axi_gmem_25_WSTRB",
        "m_axi_gmem_25_WUSER",
        "m_axi_gmem_25_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_26": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_26_",
      "paramPrefix": "C_M_AXI_GMEM_26_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_26_ARADDR",
        "m_axi_gmem_26_ARBURST",
        "m_axi_gmem_26_ARCACHE",
        "m_axi_gmem_26_ARID",
        "m_axi_gmem_26_ARLEN",
        "m_axi_gmem_26_ARLOCK",
        "m_axi_gmem_26_ARPROT",
        "m_axi_gmem_26_ARQOS",
        "m_axi_gmem_26_ARREADY",
        "m_axi_gmem_26_ARREGION",
        "m_axi_gmem_26_ARSIZE",
        "m_axi_gmem_26_ARUSER",
        "m_axi_gmem_26_ARVALID",
        "m_axi_gmem_26_AWADDR",
        "m_axi_gmem_26_AWBURST",
        "m_axi_gmem_26_AWCACHE",
        "m_axi_gmem_26_AWID",
        "m_axi_gmem_26_AWLEN",
        "m_axi_gmem_26_AWLOCK",
        "m_axi_gmem_26_AWPROT",
        "m_axi_gmem_26_AWQOS",
        "m_axi_gmem_26_AWREADY",
        "m_axi_gmem_26_AWREGION",
        "m_axi_gmem_26_AWSIZE",
        "m_axi_gmem_26_AWUSER",
        "m_axi_gmem_26_AWVALID",
        "m_axi_gmem_26_BID",
        "m_axi_gmem_26_BREADY",
        "m_axi_gmem_26_BRESP",
        "m_axi_gmem_26_BUSER",
        "m_axi_gmem_26_BVALID",
        "m_axi_gmem_26_RDATA",
        "m_axi_gmem_26_RID",
        "m_axi_gmem_26_RLAST",
        "m_axi_gmem_26_RREADY",
        "m_axi_gmem_26_RRESP",
        "m_axi_gmem_26_RUSER",
        "m_axi_gmem_26_RVALID",
        "m_axi_gmem_26_WDATA",
        "m_axi_gmem_26_WID",
        "m_axi_gmem_26_WLAST",
        "m_axi_gmem_26_WREADY",
        "m_axi_gmem_26_WSTRB",
        "m_axi_gmem_26_WUSER",
        "m_axi_gmem_26_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_27": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_27_",
      "paramPrefix": "C_M_AXI_GMEM_27_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_27_ARADDR",
        "m_axi_gmem_27_ARBURST",
        "m_axi_gmem_27_ARCACHE",
        "m_axi_gmem_27_ARID",
        "m_axi_gmem_27_ARLEN",
        "m_axi_gmem_27_ARLOCK",
        "m_axi_gmem_27_ARPROT",
        "m_axi_gmem_27_ARQOS",
        "m_axi_gmem_27_ARREADY",
        "m_axi_gmem_27_ARREGION",
        "m_axi_gmem_27_ARSIZE",
        "m_axi_gmem_27_ARUSER",
        "m_axi_gmem_27_ARVALID",
        "m_axi_gmem_27_AWADDR",
        "m_axi_gmem_27_AWBURST",
        "m_axi_gmem_27_AWCACHE",
        "m_axi_gmem_27_AWID",
        "m_axi_gmem_27_AWLEN",
        "m_axi_gmem_27_AWLOCK",
        "m_axi_gmem_27_AWPROT",
        "m_axi_gmem_27_AWQOS",
        "m_axi_gmem_27_AWREADY",
        "m_axi_gmem_27_AWREGION",
        "m_axi_gmem_27_AWSIZE",
        "m_axi_gmem_27_AWUSER",
        "m_axi_gmem_27_AWVALID",
        "m_axi_gmem_27_BID",
        "m_axi_gmem_27_BREADY",
        "m_axi_gmem_27_BRESP",
        "m_axi_gmem_27_BUSER",
        "m_axi_gmem_27_BVALID",
        "m_axi_gmem_27_RDATA",
        "m_axi_gmem_27_RID",
        "m_axi_gmem_27_RLAST",
        "m_axi_gmem_27_RREADY",
        "m_axi_gmem_27_RRESP",
        "m_axi_gmem_27_RUSER",
        "m_axi_gmem_27_RVALID",
        "m_axi_gmem_27_WDATA",
        "m_axi_gmem_27_WID",
        "m_axi_gmem_27_WLAST",
        "m_axi_gmem_27_WREADY",
        "m_axi_gmem_27_WSTRB",
        "m_axi_gmem_27_WUSER",
        "m_axi_gmem_27_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_28": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_28_",
      "paramPrefix": "C_M_AXI_GMEM_28_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_28_ARADDR",
        "m_axi_gmem_28_ARBURST",
        "m_axi_gmem_28_ARCACHE",
        "m_axi_gmem_28_ARID",
        "m_axi_gmem_28_ARLEN",
        "m_axi_gmem_28_ARLOCK",
        "m_axi_gmem_28_ARPROT",
        "m_axi_gmem_28_ARQOS",
        "m_axi_gmem_28_ARREADY",
        "m_axi_gmem_28_ARREGION",
        "m_axi_gmem_28_ARSIZE",
        "m_axi_gmem_28_ARUSER",
        "m_axi_gmem_28_ARVALID",
        "m_axi_gmem_28_AWADDR",
        "m_axi_gmem_28_AWBURST",
        "m_axi_gmem_28_AWCACHE",
        "m_axi_gmem_28_AWID",
        "m_axi_gmem_28_AWLEN",
        "m_axi_gmem_28_AWLOCK",
        "m_axi_gmem_28_AWPROT",
        "m_axi_gmem_28_AWQOS",
        "m_axi_gmem_28_AWREADY",
        "m_axi_gmem_28_AWREGION",
        "m_axi_gmem_28_AWSIZE",
        "m_axi_gmem_28_AWUSER",
        "m_axi_gmem_28_AWVALID",
        "m_axi_gmem_28_BID",
        "m_axi_gmem_28_BREADY",
        "m_axi_gmem_28_BRESP",
        "m_axi_gmem_28_BUSER",
        "m_axi_gmem_28_BVALID",
        "m_axi_gmem_28_RDATA",
        "m_axi_gmem_28_RID",
        "m_axi_gmem_28_RLAST",
        "m_axi_gmem_28_RREADY",
        "m_axi_gmem_28_RRESP",
        "m_axi_gmem_28_RUSER",
        "m_axi_gmem_28_RVALID",
        "m_axi_gmem_28_WDATA",
        "m_axi_gmem_28_WID",
        "m_axi_gmem_28_WLAST",
        "m_axi_gmem_28_WREADY",
        "m_axi_gmem_28_WSTRB",
        "m_axi_gmem_28_WUSER",
        "m_axi_gmem_28_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_29": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_29_",
      "paramPrefix": "C_M_AXI_GMEM_29_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_29_ARADDR",
        "m_axi_gmem_29_ARBURST",
        "m_axi_gmem_29_ARCACHE",
        "m_axi_gmem_29_ARID",
        "m_axi_gmem_29_ARLEN",
        "m_axi_gmem_29_ARLOCK",
        "m_axi_gmem_29_ARPROT",
        "m_axi_gmem_29_ARQOS",
        "m_axi_gmem_29_ARREADY",
        "m_axi_gmem_29_ARREGION",
        "m_axi_gmem_29_ARSIZE",
        "m_axi_gmem_29_ARUSER",
        "m_axi_gmem_29_ARVALID",
        "m_axi_gmem_29_AWADDR",
        "m_axi_gmem_29_AWBURST",
        "m_axi_gmem_29_AWCACHE",
        "m_axi_gmem_29_AWID",
        "m_axi_gmem_29_AWLEN",
        "m_axi_gmem_29_AWLOCK",
        "m_axi_gmem_29_AWPROT",
        "m_axi_gmem_29_AWQOS",
        "m_axi_gmem_29_AWREADY",
        "m_axi_gmem_29_AWREGION",
        "m_axi_gmem_29_AWSIZE",
        "m_axi_gmem_29_AWUSER",
        "m_axi_gmem_29_AWVALID",
        "m_axi_gmem_29_BID",
        "m_axi_gmem_29_BREADY",
        "m_axi_gmem_29_BRESP",
        "m_axi_gmem_29_BUSER",
        "m_axi_gmem_29_BVALID",
        "m_axi_gmem_29_RDATA",
        "m_axi_gmem_29_RID",
        "m_axi_gmem_29_RLAST",
        "m_axi_gmem_29_RREADY",
        "m_axi_gmem_29_RRESP",
        "m_axi_gmem_29_RUSER",
        "m_axi_gmem_29_RVALID",
        "m_axi_gmem_29_WDATA",
        "m_axi_gmem_29_WID",
        "m_axi_gmem_29_WLAST",
        "m_axi_gmem_29_WREADY",
        "m_axi_gmem_29_WSTRB",
        "m_axi_gmem_29_WUSER",
        "m_axi_gmem_29_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_30": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_30_",
      "paramPrefix": "C_M_AXI_GMEM_30_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_30_ARADDR",
        "m_axi_gmem_30_ARBURST",
        "m_axi_gmem_30_ARCACHE",
        "m_axi_gmem_30_ARID",
        "m_axi_gmem_30_ARLEN",
        "m_axi_gmem_30_ARLOCK",
        "m_axi_gmem_30_ARPROT",
        "m_axi_gmem_30_ARQOS",
        "m_axi_gmem_30_ARREADY",
        "m_axi_gmem_30_ARREGION",
        "m_axi_gmem_30_ARSIZE",
        "m_axi_gmem_30_ARUSER",
        "m_axi_gmem_30_ARVALID",
        "m_axi_gmem_30_AWADDR",
        "m_axi_gmem_30_AWBURST",
        "m_axi_gmem_30_AWCACHE",
        "m_axi_gmem_30_AWID",
        "m_axi_gmem_30_AWLEN",
        "m_axi_gmem_30_AWLOCK",
        "m_axi_gmem_30_AWPROT",
        "m_axi_gmem_30_AWQOS",
        "m_axi_gmem_30_AWREADY",
        "m_axi_gmem_30_AWREGION",
        "m_axi_gmem_30_AWSIZE",
        "m_axi_gmem_30_AWUSER",
        "m_axi_gmem_30_AWVALID",
        "m_axi_gmem_30_BID",
        "m_axi_gmem_30_BREADY",
        "m_axi_gmem_30_BRESP",
        "m_axi_gmem_30_BUSER",
        "m_axi_gmem_30_BVALID",
        "m_axi_gmem_30_RDATA",
        "m_axi_gmem_30_RID",
        "m_axi_gmem_30_RLAST",
        "m_axi_gmem_30_RREADY",
        "m_axi_gmem_30_RRESP",
        "m_axi_gmem_30_RUSER",
        "m_axi_gmem_30_RVALID",
        "m_axi_gmem_30_WDATA",
        "m_axi_gmem_30_WID",
        "m_axi_gmem_30_WLAST",
        "m_axi_gmem_30_WREADY",
        "m_axi_gmem_30_WSTRB",
        "m_axi_gmem_30_WUSER",
        "m_axi_gmem_30_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem_31": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_31_",
      "paramPrefix": "C_M_AXI_GMEM_31_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_31_ARADDR",
        "m_axi_gmem_31_ARBURST",
        "m_axi_gmem_31_ARCACHE",
        "m_axi_gmem_31_ARID",
        "m_axi_gmem_31_ARLEN",
        "m_axi_gmem_31_ARLOCK",
        "m_axi_gmem_31_ARPROT",
        "m_axi_gmem_31_ARQOS",
        "m_axi_gmem_31_ARREADY",
        "m_axi_gmem_31_ARREGION",
        "m_axi_gmem_31_ARSIZE",
        "m_axi_gmem_31_ARUSER",
        "m_axi_gmem_31_ARVALID",
        "m_axi_gmem_31_AWADDR",
        "m_axi_gmem_31_AWBURST",
        "m_axi_gmem_31_AWCACHE",
        "m_axi_gmem_31_AWID",
        "m_axi_gmem_31_AWLEN",
        "m_axi_gmem_31_AWLOCK",
        "m_axi_gmem_31_AWPROT",
        "m_axi_gmem_31_AWQOS",
        "m_axi_gmem_31_AWREADY",
        "m_axi_gmem_31_AWREGION",
        "m_axi_gmem_31_AWSIZE",
        "m_axi_gmem_31_AWUSER",
        "m_axi_gmem_31_AWVALID",
        "m_axi_gmem_31_BID",
        "m_axi_gmem_31_BREADY",
        "m_axi_gmem_31_BRESP",
        "m_axi_gmem_31_BUSER",
        "m_axi_gmem_31_BVALID",
        "m_axi_gmem_31_RDATA",
        "m_axi_gmem_31_RID",
        "m_axi_gmem_31_RLAST",
        "m_axi_gmem_31_RREADY",
        "m_axi_gmem_31_RRESP",
        "m_axi_gmem_31_RUSER",
        "m_axi_gmem_31_RVALID",
        "m_axi_gmem_31_WDATA",
        "m_axi_gmem_31_WID",
        "m_axi_gmem_31_WLAST",
        "m_axi_gmem_31_WREADY",
        "m_axi_gmem_31_WSTRB",
        "m_axi_gmem_31_WUSER",
        "m_axi_gmem_31_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "querys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "querys"
        }
      ]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "references"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "32",
          "argName": "references"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "query_lengths"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "query_lengths"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "reference_lengths"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "reference_lengths"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "tb_streams"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "32",
          "argName": "tb_streams"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_4_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_4_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_4_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_4_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_4_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_4_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_4_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_4_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_4_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_4_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_4_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_4_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_4_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_4_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_4_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_4_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_4_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_4_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_4_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_4_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_4_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_4_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_4_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_4_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_4_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_4_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_4_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_4_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_4_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_4_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_4_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_4_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_4_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_4_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_4_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_4_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_4_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_4_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_4_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_4_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_4_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_4_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_4_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_4_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_4_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_5_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_5_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_5_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_5_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_5_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_5_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_5_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_5_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_5_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_5_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_5_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_5_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_5_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_5_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_5_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_5_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_5_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_5_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_5_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_5_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_5_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_5_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_5_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_5_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_5_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_5_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_5_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_5_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_5_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_5_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_5_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_5_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_5_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_5_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_5_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_5_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_5_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_5_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_5_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_5_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_5_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_5_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_5_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_5_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_5_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_6_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_6_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_6_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_6_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_6_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_6_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_6_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_6_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_6_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_6_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_6_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_6_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_6_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_6_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_6_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_6_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_6_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_6_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_6_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_6_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_6_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_6_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_6_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_6_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_6_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_6_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_6_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_6_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_6_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_6_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_6_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_6_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_6_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_6_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_6_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_6_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_6_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_6_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_6_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_6_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_6_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_6_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_6_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_6_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_6_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_7_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_7_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_7_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_7_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_7_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_7_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_7_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_7_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_7_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_7_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_7_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_7_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_7_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_7_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_7_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_7_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_7_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_7_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_7_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_7_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_7_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_7_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_7_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_7_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_7_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_7_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_7_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_7_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_7_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_7_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_7_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_7_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_7_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_7_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_7_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_7_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_7_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_7_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_7_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_7_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_7_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_7_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_7_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_7_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_7_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_8_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_8_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_8_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_8_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_8_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_8_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_8_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_8_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_8_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_8_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_8_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_8_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_8_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_8_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_8_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_8_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_8_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_8_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_8_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_8_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_8_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_8_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_8_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_8_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_8_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_8_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_8_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_8_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_8_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_8_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_8_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_8_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_8_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_8_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_8_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_8_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_8_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_8_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_8_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_8_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_8_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_8_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_8_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_8_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_8_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_9_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_9_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_9_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_9_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_9_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_9_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_9_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_9_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_9_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_9_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_9_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_9_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_9_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_9_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_9_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_9_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_9_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_9_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_9_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_9_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_9_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_9_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_9_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_9_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_9_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_9_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_9_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_9_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_9_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_9_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_9_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_9_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_9_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_9_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_9_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_9_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_9_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_9_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_9_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_9_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_9_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_9_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_9_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_9_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_9_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_10_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_10_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_10_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_10_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_10_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_10_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_10_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_10_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_10_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_10_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_10_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_10_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_10_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_10_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_10_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_10_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_10_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_10_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_10_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_10_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_10_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_10_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_10_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_10_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_10_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_10_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_10_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_10_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_10_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_10_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_10_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_10_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_10_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_10_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_10_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_10_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_10_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_10_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_10_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_10_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_10_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_10_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_10_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_10_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_10_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_11_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_11_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_11_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_11_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_11_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_11_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_11_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_11_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_11_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_11_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_11_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_11_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_11_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_11_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_11_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_11_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_11_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_11_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_11_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_11_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_11_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_11_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_11_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_11_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_11_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_11_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_11_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_11_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_11_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_11_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_11_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_11_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_11_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_11_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_11_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_11_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_11_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_11_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_11_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_11_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_11_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_11_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_11_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_11_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_11_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_12_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_12_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_12_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_12_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_12_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_12_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_12_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_12_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_12_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_12_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_12_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_12_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_12_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_12_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_12_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_12_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_12_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_12_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_12_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_12_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_12_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_12_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_12_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_12_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_12_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_12_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_12_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_12_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_12_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_12_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_12_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_12_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_12_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_12_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_12_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_12_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_12_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_12_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_12_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_12_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_12_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_12_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_12_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_12_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_12_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_13_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_13_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_13_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_13_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_13_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_13_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_13_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_13_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_13_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_13_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_13_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_13_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_13_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_13_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_13_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_13_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_13_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_13_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_13_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_13_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_13_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_13_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_13_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_13_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_13_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_13_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_13_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_13_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_13_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_13_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_13_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_13_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_13_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_13_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_13_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_13_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_13_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_13_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_13_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_13_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_13_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_13_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_13_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_13_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_13_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_14_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_14_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_14_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_14_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_14_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_14_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_14_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_14_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_14_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_14_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_14_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_14_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_14_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_14_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_14_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_14_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_14_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_14_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_14_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_14_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_14_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_14_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_14_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_14_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_14_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_14_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_14_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_14_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_14_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_14_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_14_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_14_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_14_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_14_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_14_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_14_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_14_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_14_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_14_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_14_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_14_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_14_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_14_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_14_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_14_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_15_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_15_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_15_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_15_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_15_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_15_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_15_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_15_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_15_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_15_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_15_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_15_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_15_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_15_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_15_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_15_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_15_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_15_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_15_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_15_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_15_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_15_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_15_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_15_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_15_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_15_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_15_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_15_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_15_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_15_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_15_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_15_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_15_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_15_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_15_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_15_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_15_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_15_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_15_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_15_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_15_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_15_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_15_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_15_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_15_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_16_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_16_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_16_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_16_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_16_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_16_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_16_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_16_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_16_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_16_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_16_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_16_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_16_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_16_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_16_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_16_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_16_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_16_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_16_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_16_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_16_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_16_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_16_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_16_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_16_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_16_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_16_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_16_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_16_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_16_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_16_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_16_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_16_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_16_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_16_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_16_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_16_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_16_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_16_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_16_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_16_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_16_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_16_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_16_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_16_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_17_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_17_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_17_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_17_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_17_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_17_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_17_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_17_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_17_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_17_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_17_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_17_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_17_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_17_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_17_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_17_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_17_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_17_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_17_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_17_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_17_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_17_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_17_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_17_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_17_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_17_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_17_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_17_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_17_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_17_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_17_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_17_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_17_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_17_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_17_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_17_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_17_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_17_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_17_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_17_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_17_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_17_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_17_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_17_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_17_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_18_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_18_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_18_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_18_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_18_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_18_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_18_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_18_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_18_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_18_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_18_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_18_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_18_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_18_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_18_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_18_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_18_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_18_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_18_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_18_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_18_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_18_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_18_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_18_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_18_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_18_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_18_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_18_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_18_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_18_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_18_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_18_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_18_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_18_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_18_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_18_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_18_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_18_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_18_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_18_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_18_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_18_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_18_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_18_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_18_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_19_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_19_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_19_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_19_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_19_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_19_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_19_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_19_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_19_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_19_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_19_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_19_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_19_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_19_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_19_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_19_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_19_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_19_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_19_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_19_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_19_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_19_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_19_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_19_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_19_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_19_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_19_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_19_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_19_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_19_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_19_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_19_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_19_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_19_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_19_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_19_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_19_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_19_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_19_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_19_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_19_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_19_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_19_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_19_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_19_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_20_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_20_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_20_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_20_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_20_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_20_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_20_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_20_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_20_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_20_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_20_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_20_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_20_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_20_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_20_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_20_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_20_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_20_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_20_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_20_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_20_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_20_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_20_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_20_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_20_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_20_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_20_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_20_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_20_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_20_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_20_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_20_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_20_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_20_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_20_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_20_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_20_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_20_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_20_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_20_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_20_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_20_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_20_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_20_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_20_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_21_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_21_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_21_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_21_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_21_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_21_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_21_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_21_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_21_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_21_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_21_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_21_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_21_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_21_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_21_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_21_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_21_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_21_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_21_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_21_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_21_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_21_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_21_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_21_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_21_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_21_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_21_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_21_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_21_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_21_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_21_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_21_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_21_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_21_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_21_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_21_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_21_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_21_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_21_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_21_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_21_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_21_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_21_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_21_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_21_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_22_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_22_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_22_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_22_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_22_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_22_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_22_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_22_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_22_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_22_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_22_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_22_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_22_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_22_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_22_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_22_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_22_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_22_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_22_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_22_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_22_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_22_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_22_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_22_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_22_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_22_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_22_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_22_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_22_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_22_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_22_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_22_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_22_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_22_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_22_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_22_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_22_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_22_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_22_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_22_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_22_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_22_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_22_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_22_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_22_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_23_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_23_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_23_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_23_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_23_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_23_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_23_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_23_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_23_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_23_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_23_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_23_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_23_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_23_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_23_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_23_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_23_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_23_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_23_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_23_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_23_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_23_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_23_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_23_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_23_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_23_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_23_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_23_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_23_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_23_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_23_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_23_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_23_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_23_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_23_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_23_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_23_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_23_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_23_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_23_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_23_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_23_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_23_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_23_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_23_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_24_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_24_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_24_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_24_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_24_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_24_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_24_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_24_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_24_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_24_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_24_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_24_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_24_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_24_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_24_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_24_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_24_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_24_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_24_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_24_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_24_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_24_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_24_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_24_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_24_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_24_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_24_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_24_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_24_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_24_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_24_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_24_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_24_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_24_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_24_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_24_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_24_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_24_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_24_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_24_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_24_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_24_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_24_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_24_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_24_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_25_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_25_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_25_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_25_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_25_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_25_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_25_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_25_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_25_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_25_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_25_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_25_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_25_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_25_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_25_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_25_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_25_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_25_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_25_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_25_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_25_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_25_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_25_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_25_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_25_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_25_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_25_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_25_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_25_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_25_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_25_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_25_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_25_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_25_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_25_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_25_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_25_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_25_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_25_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_25_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_25_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_25_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_25_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_25_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_25_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_26_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_26_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_26_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_26_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_26_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_26_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_26_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_26_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_26_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_26_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_26_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_26_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_26_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_26_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_26_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_26_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_26_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_26_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_26_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_26_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_26_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_26_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_26_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_26_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_26_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_26_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_26_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_26_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_26_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_26_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_26_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_26_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_26_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_26_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_26_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_26_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_26_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_26_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_26_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_26_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_26_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_26_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_26_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_26_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_26_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_27_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_27_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_27_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_27_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_27_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_27_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_27_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_27_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_27_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_27_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_27_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_27_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_27_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_27_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_27_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_27_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_27_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_27_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_27_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_27_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_27_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_27_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_27_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_27_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_27_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_27_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_27_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_27_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_27_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_27_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_27_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_27_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_27_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_27_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_27_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_27_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_27_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_27_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_27_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_27_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_27_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_27_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_27_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_27_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_27_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_28_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_28_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_28_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_28_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_28_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_28_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_28_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_28_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_28_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_28_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_28_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_28_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_28_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_28_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_28_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_28_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_28_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_28_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_28_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_28_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_28_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_28_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_28_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_28_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_28_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_28_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_28_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_28_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_28_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_28_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_28_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_28_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_28_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_28_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_28_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_28_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_28_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_28_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_28_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_28_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_28_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_28_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_28_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_28_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_28_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_29_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_29_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_29_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_29_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_29_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_29_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_29_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_29_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_29_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_29_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_29_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_29_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_29_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_29_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_29_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_29_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_29_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_29_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_29_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_29_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_29_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_29_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_29_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_29_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_29_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_29_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_29_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_29_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_29_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_29_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_29_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_29_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_29_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_29_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_29_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_29_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_29_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_29_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_29_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_29_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_29_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_29_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_29_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_29_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_29_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_30_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_30_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_30_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_30_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_30_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_30_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_30_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_30_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_30_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_30_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_30_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_30_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_30_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_30_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_30_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_30_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_30_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_30_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_30_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_30_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_30_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_30_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_30_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_30_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_30_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_30_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_30_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_30_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_30_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_30_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_30_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_30_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_30_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_30_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_30_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_30_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_30_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_30_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_30_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_30_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_30_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_30_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_30_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_30_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_30_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_31_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_31_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_31_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_31_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_31_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_31_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_31_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_31_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_31_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_31_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_31_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_31_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_31_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_31_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_31_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_31_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_31_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_31_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_31_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_31_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_31_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_31_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_31_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_31_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_31_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_31_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_31_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_31_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_31_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_31_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_31_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_31_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_31_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_31_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_31_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_31_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_31_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_31_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_31_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_31_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_31_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_31_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_31_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_31_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_31_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "seq_align_multiple_static",
      "Instances": [{
          "ModuleName": "AlignStatic",
          "InstanceName": "grp_AlignStatic_fu_404",
          "Instances": [
            {
              "ModuleName": "ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1",
              "InstanceName": "grp_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1_fu_704"
            },
            {
              "ModuleName": "ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s",
              "InstanceName": "grp_ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s_fu_716"
            },
            {
              "ModuleName": "AlignStatic_Pipeline_VITIS_LOOP_128_1",
              "InstanceName": "grp_AlignStatic_Pipeline_VITIS_LOOP_128_1_fu_728"
            },
            {
              "ModuleName": "AlignStatic_Pipeline_VITIS_LOOP_117_1",
              "InstanceName": "grp_AlignStatic_Pipeline_VITIS_LOOP_117_1_fu_737"
            },
            {
              "ModuleName": "AlignStatic_Pipeline_VITIS_LOOP_463_1",
              "InstanceName": "grp_AlignStatic_Pipeline_VITIS_LOOP_463_1_fu_746"
            },
            {
              "ModuleName": "PrepareLocalQuery",
              "InstanceName": "grp_PrepareLocalQuery_fu_851"
            },
            {
              "ModuleName": "CopyColScore",
              "InstanceName": "grp_CopyColScore_fu_860"
            },
            {
              "ModuleName": "ChunkCompute",
              "InstanceName": "grp_ChunkCompute_fu_869",
              "Instances": [{
                  "ModuleName": "ChunkCompute_Pipeline_VITIS_LOOP_347_1",
                  "InstanceName": "grp_ChunkCompute_Pipeline_VITIS_LOOP_347_1_fu_1598",
                  "Instances": [{
                      "ModuleName": "UpdatePEMaximum",
                      "InstanceName": "call_ret_UpdatePEMaximum_fu_16690"
                    }]
                }]
            },
            {
              "ModuleName": "AlignStatic_Pipeline_4",
              "InstanceName": "grp_AlignStatic_Pipeline_4_fu_1051"
            },
            {
              "ModuleName": "Traceback",
              "InstanceName": "grp_Traceback_fu_1059",
              "Instances": [{
                  "ModuleName": "Traceback_Pipeline_traceback_loop",
                  "InstanceName": "grp_Traceback_Pipeline_traceback_loop_fu_552"
                }]
            }
          ]
        }]
    },
    "Info": {
      "ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AlignStatic_Pipeline_VITIS_LOOP_128_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AlignStatic_Pipeline_VITIS_LOOP_117_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PrepareLocalQuery": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CopyColScore": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "UpdatePEMaximum": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "ChunkCompute_Pipeline_VITIS_LOOP_347_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ChunkCompute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AlignStatic_Pipeline_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AlignStatic_Pipeline_VITIS_LOOP_463_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Traceback_Pipeline_traceback_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Traceback": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AlignStatic": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seq_align_multiple_static": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_1": {
        "Latency": {
          "LatencyBest": "255",
          "LatencyAvg": "255",
          "LatencyWorst": "255",
          "PipelineII": "255",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.843"
        },
        "Area": {
          "FF": "24658",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "30522",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "AlignStatic_Pipeline_VITIS_LOOP_128_1": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_128_1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "103",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ArrSet_vector_ap_fixed_16_11_5_3_0_3ul_256_s": {
        "Latency": {
          "LatencyBest": "255",
          "LatencyAvg": "255",
          "LatencyWorst": "255",
          "PipelineII": "255",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.843"
        },
        "Area": {
          "FF": "24658",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "30522",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "AlignStatic_Pipeline_VITIS_LOOP_117_1": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_117_1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "103",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "PrepareLocalQuery": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "1184",
          "LatencyWorst": "2336",
          "PipelineIIMin": "32",
          "PipelineIIMax": "2336",
          "PipelineII": "32 ~ 2336",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "FF": "4640",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "8161",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "CopyColScore": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.002"
        },
        "Area": {
          "FF": "18",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1496",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "UpdatePEMaximum": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.768"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "460800",
          "UTIL_FF": "0",
          "LUT": "7270",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ChunkCompute_Pipeline_VITIS_LOOP_347_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.230"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_347_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "75"
          }],
        "Area": {
          "FF": "9316",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "33396",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ChunkCompute": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.230"
        },
        "Area": {
          "FF": "9359",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "33473",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "AlignStatic_Pipeline_4": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "44",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "71",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "AlignStatic_Pipeline_VITIS_LOOP_463_1": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.518"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_463_1",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "FF": "128",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "683",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Traceback_Pipeline_traceback_loop": {
        "Latency": {
          "LatencyBest": "1094",
          "LatencyAvg": "1094",
          "LatencyWorst": "1094",
          "PipelineII": "1094",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "traceback_loop",
            "TripCount": "512",
            "Latency": "1092",
            "PipelineII": "2",
            "PipelineDepth": "71"
          }],
        "Area": {
          "FF": "582",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1215",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Traceback": {
        "Latency": {
          "LatencyBest": "1097",
          "LatencyAvg": "1097",
          "LatencyWorst": "1097",
          "PipelineII": "1097",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "FF": "598",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2356",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "AlignStatic": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.230"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_559_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "41",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "6",
          "FF": "69714",
          "AVAIL_FF": "460800",
          "UTIL_FF": "15",
          "LUT": "110672",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "48",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      },
      "seq_align_multiple_static": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.230"
        },
        "Area": {
          "BRAM_18K": "47",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "7",
          "FF": "74565",
          "AVAIL_FF": "460800",
          "UTIL_FF": "16",
          "LUT": "117501",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "50",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-10-26 16:53:16 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
