<stg><name>adpcm_main</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="14" op_3_bw="16" op_4_bw="14">
<![CDATA[
entry:39 %call_ln0 = call void @adpcm_main_Pipeline_reset_label4, i16 %delay_dltx, i14 %delay_dhx, i16 %dec_del_dltx, i14 %dec_del_dhx

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:40 %call_ln0 = call void @adpcm_main_Pipeline_reset_label5, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:41 %call_ln0 = call void @adpcm_main_Pipeline_reset_label6, i32 %tqmf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:42 %call_ln0 = call void @adpcm_main_Pipeline_reset_label7, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:8 %store_ln546 = store i15 32, i15 %detl

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:10 %store_ln547 = store i15 8, i15 %deth

]]></Node>
<StgValue><ssdm name="store_ln547"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:11 %store_ln548 = store i31 0, i31 %rlt2

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:12 %store_ln548 = store i31 0, i31 %rlt1

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %store_ln548 = store i32 0, i32 %plt2

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %store_ln548 = store i32 0, i32 %plt1

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:15 %store_ln548 = store i15 0, i15 %al2

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %store_ln548 = store i16 0, i16 %al1

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:17 %store_ln548 = store i15 0, i15 %nbl

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:18 %store_ln549 = store i31 0, i31 %rh2

]]></Node>
<StgValue><ssdm name="store_ln549"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:19 %store_ln549 = store i31 0, i31 %rh1

]]></Node>
<StgValue><ssdm name="store_ln549"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %store_ln549 = store i32 0, i32 %ph2

]]></Node>
<StgValue><ssdm name="store_ln549"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %store_ln549 = store i32 0, i32 %ph1

]]></Node>
<StgValue><ssdm name="store_ln549"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:22 %store_ln549 = store i15 0, i15 %ah2

]]></Node>
<StgValue><ssdm name="store_ln549"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %store_ln549 = store i16 0, i16 %ah1

]]></Node>
<StgValue><ssdm name="store_ln549"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:24 %store_ln549 = store i15 0, i15 %nbh

]]></Node>
<StgValue><ssdm name="store_ln549"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="14" op_3_bw="16" op_4_bw="14">
<![CDATA[
entry:39 %call_ln0 = call void @adpcm_main_Pipeline_reset_label4, i16 %delay_dltx, i14 %delay_dhx, i16 %dec_del_dltx, i14 %dec_del_dhx

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:40 %call_ln0 = call void @adpcm_main_Pipeline_reset_label5, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:41 %call_ln0 = call void @adpcm_main_Pipeline_reset_label6, i32 %tqmf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:42 %call_ln0 = call void @adpcm_main_Pipeline_reset_label7, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
entry:43 %call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label12, i32 %input_samples, i32 %compressed, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:7 %store_ln546 = store i15 32, i15 %dec_detl

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:9 %store_ln547 = store i15 8, i15 %dec_deth

]]></Node>
<StgValue><ssdm name="store_ln547"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:25 %store_ln550 = store i31 0, i31 %dec_rlt2

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:26 %store_ln550 = store i31 0, i31 %dec_rlt1

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %store_ln550 = store i32 0, i32 %dec_plt2

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %store_ln550 = store i32 0, i32 %dec_plt1

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:29 %store_ln550 = store i15 0, i15 %dec_al2

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:30 %store_ln550 = store i16 0, i16 %dec_al1

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:31 %store_ln550 = store i15 0, i15 %dec_nbl

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:32 %store_ln551 = store i31 0, i31 %dec_rh2

]]></Node>
<StgValue><ssdm name="store_ln551"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:33 %store_ln551 = store i31 0, i31 %dec_rh1

]]></Node>
<StgValue><ssdm name="store_ln551"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %store_ln551 = store i32 0, i32 %dec_ph2

]]></Node>
<StgValue><ssdm name="store_ln551"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %store_ln551 = store i32 0, i32 %dec_ph1

]]></Node>
<StgValue><ssdm name="store_ln551"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:36 %store_ln551 = store i15 0, i15 %dec_ah2

]]></Node>
<StgValue><ssdm name="store_ln551"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:37 %store_ln551 = store i16 0, i16 %dec_ah1

]]></Node>
<StgValue><ssdm name="store_ln551"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:38 %store_ln551 = store i15 0, i15 %dec_nbh

]]></Node>
<StgValue><ssdm name="store_ln551"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
entry:43 %call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label12, i32 %input_samples, i32 %compressed, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="16" op_9_bw="6" op_10_bw="16" op_11_bw="15" op_12_bw="13" op_13_bw="12" op_14_bw="32" op_15_bw="32" op_16_bw="31" op_17_bw="16" op_18_bw="31" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14" op_30_bw="32" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0">
<![CDATA[
entry:44 %call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label13, i32 %compressed, i32 %result, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln769 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6

]]></Node>
<StgValue><ssdm name="spectopmodule_ln769"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_samples, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_samples

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compressed

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="16" op_9_bw="6" op_10_bw="16" op_11_bw="15" op_12_bw="13" op_13_bw="12" op_14_bw="32" op_15_bw="32" op_16_bw="31" op_17_bw="16" op_18_bw="31" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14" op_30_bw="32" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0">
<![CDATA[
entry:44 %call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label13, i32 %compressed, i32 %result, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0">
<![CDATA[
entry:45 %ret_ln788 = ret

]]></Node>
<StgValue><ssdm name="ret_ln788"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
