Fetch unit initialized
Decode unit initialized
Issue unit initialized
**********************************
			AQueue: []
			LSQueue: []
Cycle 0: execute stage 4
Cycle 0: execute stage 3
Cycle 0: execute stage 2
			Address queue is empty
			Executing in LS: None
Cycle 0: execute stage 1
Cycle 0: issue stage
			Integer queue is empty
			Floating point queue is empty
			Address queue is empty
Cycle 0: decode stage
			Decode buffer:  []
Cycle 0: fetch stage
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
----------------------------------
Cycle 0: free list at the end of cycle
			[32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63]
Cycle 0: mapping at the end of cycle
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000')], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[]
**********************************
			AQueue: []
			LSQueue: []
Cycle 1: execute stage 4
Cycle 1: execute stage 3
Cycle 1: execute stage 2
			Address queue is empty
			Executing in LS: None
Cycle 1: execute stage 1
Cycle 1: issue stage
			Integer queue is empty
			Floating point queue is empty
			Address queue is empty
Cycle 1: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=1 rd=63 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=63 rd=62 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=62 rd=61 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=61 rd=60 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  []
Cycle 1: fetch stage
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
----------------------------------
Cycle 1: free list at the end of cycle
			[32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59]
Cycle 1: mapping at the end of cycle
			1 60
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000')], 'decode': [instruction(type='L' rs=0 rt=1 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=62 extra='00000000'), instruction(type='L' rs=0 rt=62 rd=61 extra='00000000'), instruction(type='L' rs=0 rt=61 rd=60 extra='00000000')], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[]
**********************************
			AQueue: []
			LSQueue: []
Cycle 2: execute stage 4
Cycle 2: execute stage 3
Cycle 2: execute stage 2
			Address queue is empty
			Executing in LS: None
Cycle 2: execute stage 1
Cycle 2: issue stage
			Issuing  instruction(type='L' rs=0 rt=1 rd=63 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=63 rd=62 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=62 rd=61 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=61 rd=60 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 2: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=60 rd=59 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=59 rd=58 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=58 rd=57 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=57 rd=56 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  []
Cycle 2: fetch stage
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
----------------------------------
Cycle 2: free list at the end of cycle
			[32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55]
Cycle 2: mapping at the end of cycle
			1 56
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000')], 'decode': [instruction(type='L' rs=0 rt=60 rd=59 extra='00000000'), instruction(type='L' rs=0 rt=59 rd=58 extra='00000000'), instruction(type='L' rs=0 rt=58 rd=57 extra='00000000'), instruction(type='L' rs=0 rt=57 rd=56 extra='00000000')], 'ls2': None, 'ls1': None, 'issue': [instruction(type='L' rs=0 rt=1 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=62 extra='00000000'), instruction(type='L' rs=0 rt=62 rd=61 extra='00000000'), instruction(type='L' rs=0 rt=61 rd=60 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=0 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=1 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=2 done=0 itype='L' logreg=1 oldphys=62), active list element(tag=3 done=0 itype='L' logreg=1 oldphys=61)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=63 rd=62 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=1), queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=1 rd=63 extra='00000000') rs_ready=0 rs_ready=0 rd_ready=1 mask=0 tag=None), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=62 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=1), 0], [queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), 0], [queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), 0]]
Cycle 3: execute stage 4
Cycle 3: execute stage 3
Cycle 3: execute stage 2
			Executing in LS: None
Cycle 3: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=1 rd=63 extra='00000000') rs_ready=0 rs_ready=0 rd_ready=1 mask=0 tag=None)
Cycle 3: issue stage
			Issuing  instruction(type='L' rs=0 rt=60 rd=59 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=59 rd=58 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=58 rd=57 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=57 rd=56 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 3: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=56 rd=55 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=55 rd=54 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=54 rd=53 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=53 rd=52 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  []
Cycle 3: fetch stage
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
----------------------------------
Cycle 3: free list at the end of cycle
			[32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51]
Cycle 3: mapping at the end of cycle
			1 52
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000')], 'decode': [instruction(type='L' rs=0 rt=56 rd=55 extra='00000000'), instruction(type='L' rs=0 rt=55 rd=54 extra='00000000'), instruction(type='L' rs=0 rt=54 rd=53 extra='00000000'), instruction(type='L' rs=0 rt=53 rd=52 extra='00000000')], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=1 rd=63 extra='00000000') rs_ready=0 rs_ready=0 rd_ready=1 mask=0 tag=None), 'issue': [instruction(type='L' rs=0 rt=60 rd=59 extra='00000000'), instruction(type='L' rs=0 rt=59 rd=58 extra='00000000'), instruction(type='L' rs=0 rt=58 rd=57 extra='00000000'), instruction(type='L' rs=0 rt=57 rd=56 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=0 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=1 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=2 done=0 itype='L' logreg=1 oldphys=62), active list element(tag=3 done=0 itype='L' logreg=1 oldphys=61), active list element(tag=4 done=0 itype='L' logreg=1 oldphys=60), active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=63 rd=62 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=1), queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=1 rd=63 extra='00000000') rs_ready=0 rs_ready=0 rd_ready=1 mask=0 tag=None), 1], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=62 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=1), 0], [queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), 0], [queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), 0], [queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), 0], [queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 0], [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0]]
Cycle 4: execute stage 4
Cycle 4: execute stage 3
Cycle 4: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=1 rd=63 extra='00000000') rs_ready=0 rs_ready=0 rd_ready=1 mask=0 tag=None)
Cycle 4: execute stage 1
Cycle 4: issue stage
			Issuing  instruction(type='L' rs=0 rt=56 rd=55 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=55 rd=54 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=54 rd=53 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=53 rd=52 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 4: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=52 rd=51 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=51 rd=50 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=50 rd=49 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=49 rd=48 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  []
Cycle 4: fetch stage
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
----------------------------------
Cycle 4: free list at the end of cycle
			[32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47]
Cycle 4: mapping at the end of cycle
			1 48
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000')], 'decode': [instruction(type='L' rs=0 rt=52 rd=51 extra='00000000'), instruction(type='L' rs=0 rt=51 rd=50 extra='00000000'), instruction(type='L' rs=0 rt=50 rd=49 extra='00000000'), instruction(type='L' rs=0 rt=49 rd=48 extra='00000000')], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=1 rd=63 extra='00000000') rs_ready=0 rs_ready=0 rd_ready=1 mask=0 tag=None), 'ls1': None, 'issue': [instruction(type='L' rs=0 rt=56 rd=55 extra='00000000'), instruction(type='L' rs=0 rt=55 rd=54 extra='00000000'), instruction(type='L' rs=0 rt=54 rd=53 extra='00000000'), instruction(type='L' rs=0 rt=53 rd=52 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=0 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=1 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=2 done=0 itype='L' logreg=1 oldphys=62), active list element(tag=3 done=0 itype='L' logreg=1 oldphys=61), active list element(tag=4 done=0 itype='L' logreg=1 oldphys=60), active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=63 rd=62 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=1), 0], [queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), 0], [queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), 0], [queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), 0], [queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 0], [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0]]
Cycle 5: execute stage 4
Cycle 5: execute stage 3
Writing LS result
Cycle 5: execute stage 2
			Executing in LS: None
Cycle 5: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=63 rd=62 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=1)
Cycle 5: issue stage
			Issuing  instruction(type='L' rs=0 rt=52 rd=51 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=51 rd=50 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=50 rd=49 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=49 rd=48 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 5: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=48 rd=47 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=47 rd=46 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=46 rd=45 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=46 rd=45 extra='00000000'), instruction(type='L' rs=0 rt=45 rd=44 extra='00000000')]
			Decoded instructions:  [instruction(type='L' rs=0 rt=48 rd=47 extra='00000000'), instruction(type='L' rs=0 rt=47 rd=46 extra='00000000'), instruction(type='L' rs=0 rt=46 rd=45 extra='00000000'), instruction(type='L' rs=0 rt=45 rd=44 extra='00000000')]
			To issue:  [instruction(type='L' rs=0 rt=48 rd=47 extra='00000000'), instruction(type='L' rs=0 rt=47 rd=46 extra='00000000')]
Cycle 5: fetch stage
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Committing instruction  instruction(type='L' rs=0 rt=1 rd=63 extra='00000000')
----------------------------------
Cycle 5: free list at the end of cycle
			[32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 1]
Cycle 5: mapping at the end of cycle
			1 44
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=1 rd=63 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000')], 'decode': [instruction(type='L' rs=0 rt=48 rd=47 extra='00000000'), instruction(type='L' rs=0 rt=47 rd=46 extra='00000000'), instruction(type='L' rs=0 rt=46 rd=45 extra='00000000'), instruction(type='L' rs=0 rt=45 rd=44 extra='00000000')], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=63 rd=62 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=1), 'issue': [instruction(type='L' rs=0 rt=52 rd=51 extra='00000000'), instruction(type='L' rs=0 rt=51 rd=50 extra='00000000'), instruction(type='L' rs=0 rt=50 rd=49 extra='00000000'), instruction(type='L' rs=0 rt=49 rd=48 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=1 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=2 done=0 itype='L' logreg=1 oldphys=62), active list element(tag=3 done=0 itype='L' logreg=1 oldphys=61), active list element(tag=4 done=0 itype='L' logreg=1 oldphys=60), active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=63 rd=62 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=1), 1], [queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), 0], [queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), 0], [queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), 0], [queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 0], [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0]]
Cycle 6: execute stage 4
Cycle 6: execute stage 3
Cycle 6: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=63 rd=62 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=1)
Cycle 6: execute stage 1
Cycle 6: issue stage
			Issuing  instruction(type='L' rs=0 rt=48 rd=47 extra='00000000')
			Issuing  instruction(type='L' rs=0 rt=47 rd=46 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 6: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=46 rd=45 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=45 rd=44 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=45 rd=44 extra='00000000'), instruction(type='L' rs=0 rt=44 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=43 extra='00000000'), instruction(type='L' rs=0 rt=43 rd=42 extra='00000000'), instruction(type='L' rs=0 rt=42 rd=41 extra='00000000')]
			Decoded instructions:  [instruction(type='L' rs=0 rt=44 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=43 extra='00000000'), instruction(type='L' rs=0 rt=43 rd=42 extra='00000000'), instruction(type='L' rs=0 rt=42 rd=41 extra='00000000')]
			To issue:  [instruction(type='L' rs=0 rt=46 rd=45 extra='00000000')]
Cycle 6: fetch stage
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
----------------------------------
Cycle 6: free list at the end of cycle
			[32, 33, 34, 35, 36, 37, 38, 39, 40]
Cycle 6: mapping at the end of cycle
			1 41
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000')], 'decode': [instruction(type='L' rs=0 rt=44 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=43 extra='00000000'), instruction(type='L' rs=0 rt=43 rd=42 extra='00000000'), instruction(type='L' rs=0 rt=42 rd=41 extra='00000000')], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=63 rd=62 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=1), 'ls1': None, 'issue': [instruction(type='L' rs=0 rt=48 rd=47 extra='00000000'), instruction(type='L' rs=0 rt=47 rd=46 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=1 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=2 done=0 itype='L' logreg=1 oldphys=62), active list element(tag=3 done=0 itype='L' logreg=1 oldphys=61), active list element(tag=4 done=0 itype='L' logreg=1 oldphys=60), active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), 0], [queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), 0], [queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), 0], [queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 0], [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0]]
Cycle 7: execute stage 4
Cycle 7: execute stage 3
Writing LS result
Cycle 7: execute stage 2
			Executing in LS: None
Cycle 7: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2)
Cycle 7: issue stage
			Issuing  instruction(type='L' rs=0 rt=46 rd=45 extra='00000000')
			Queue is full
			Integer queue is empty
			Floating point queue is empty
Cycle 7: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=45 rd=44 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=45 rd=44 extra='00000000'), instruction(type='L' rs=0 rt=44 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=43 extra='00000000'), instruction(type='L' rs=0 rt=43 rd=42 extra='00000000'), instruction(type='L' rs=0 rt=42 rd=41 extra='00000000'), instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000')]
			Decoded instructions:  [instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000')]
			To issue:  []
Cycle 7: fetch stage
			Fetching ins L 01 01 01 00000000
			Fetching ins L 01 01 01 00000000
			Fetching ins I 00 00 00
			Fetching ins L 01 01 01 00000000
			Committing instruction  instruction(type='L' rs=0 rt=63 rd=62 extra='00000000')
----------------------------------
Cycle 7: free list at the end of cycle
			[32, 33, 34, 35, 36, 63]
Cycle 7: mapping at the end of cycle
			1 37
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=63 rd=62 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=1 rd=1 extra='00000000')], 'decode': [instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000')], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), 'issue': [instruction(type='L' rs=0 rt=46 rd=45 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=2 done=0 itype='L' logreg=1 oldphys=62), active list element(tag=3 done=0 itype='L' logreg=1 oldphys=61), active list element(tag=4 done=0 itype='L' logreg=1 oldphys=60), active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), 1], [queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), 0], [queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), 0], [queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 0], [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0]]
Cycle 8: execute stage 4
Cycle 8: execute stage 3
Cycle 8: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2)
Cycle 8: execute stage 1
Cycle 8: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 8: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=45 rd=44 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=44 rd=1 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=44 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=43 extra='00000000'), instruction(type='L' rs=0 rt=43 rd=42 extra='00000000'), instruction(type='L' rs=0 rt=42 rd=41 extra='00000000'), instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000')]
			Decoded instructions:  [instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000')]
			To issue:  [instruction(type='L' rs=0 rt=45 rd=44 extra='00000000')]
Cycle 8: fetch stage
			Fetching ins L 01 01 01 00000000
----------------------------------
Cycle 8: free list at the end of cycle
			[32, 33, 34]
Cycle 8: mapping at the end of cycle
			1 35
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [instruction(type='L' rs=0 rt=1 rd=1 extra='00000000')], 'decode': [instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000')], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=62 rd=61 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=2), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=2 done=0 itype='L' logreg=1 oldphys=62), active list element(tag=3 done=0 itype='L' logreg=1 oldphys=61), active list element(tag=4 done=0 itype='L' logreg=1 oldphys=60), active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), 0], [queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), 0], [queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 0], [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0]]
Cycle 9: execute stage 4
Cycle 9: execute stage 3
Writing LS result
Cycle 9: execute stage 2
			Executing in LS: None
Cycle 9: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3)
Cycle 9: issue stage
			Issuing  instruction(type='L' rs=0 rt=45 rd=44 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 9: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=44 rd=1 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=44 rd=1 extra='00000000'), instruction(type='L' rs=0 rt=1 rd=43 extra='00000000'), instruction(type='L' rs=0 rt=43 rd=42 extra='00000000'), instruction(type='L' rs=0 rt=42 rd=41 extra='00000000'), instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  [instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			To issue:  []
Cycle 9: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=62 rd=61 extra='00000000')
----------------------------------
Cycle 9: free list at the end of cycle
			[32, 33, 62]
Cycle 9: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=62 rd=61 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), 'issue': [instruction(type='L' rs=0 rt=45 rd=44 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=3 done=0 itype='L' logreg=1 oldphys=61), active list element(tag=4 done=0 itype='L' logreg=1 oldphys=60), active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), 1], [queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), 0], [queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 0], [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0]]
Cycle 10: execute stage 4
Cycle 10: execute stage 3
Cycle 10: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3)
Cycle 10: execute stage 1
Cycle 10: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 10: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=44 rd=1 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=1 rd=43 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=1 rd=43 extra='00000000'), instruction(type='L' rs=0 rt=43 rd=42 extra='00000000'), instruction(type='L' rs=0 rt=42 rd=41 extra='00000000'), instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=44 rd=1 extra='00000000')]
Cycle 10: fetch stage
----------------------------------
Cycle 10: free list at the end of cycle
			[32, 33, 62]
Cycle 10: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=61 rd=60 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=3), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=3 done=0 itype='L' logreg=1 oldphys=61), active list element(tag=4 done=0 itype='L' logreg=1 oldphys=60), active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), 0], [queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 0], [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0]]
Cycle 11: execute stage 4
Cycle 11: execute stage 3
Writing LS result
Cycle 11: execute stage 2
			Executing in LS: None
Cycle 11: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4)
Cycle 11: issue stage
			Issuing  instruction(type='L' rs=0 rt=44 rd=1 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 11: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=1 rd=43 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=1 rd=43 extra='00000000'), instruction(type='L' rs=0 rt=43 rd=42 extra='00000000'), instruction(type='L' rs=0 rt=42 rd=41 extra='00000000'), instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 11: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=61 rd=60 extra='00000000')
----------------------------------
Cycle 11: free list at the end of cycle
			[32, 33, 62, 61]
Cycle 11: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=61 rd=60 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), 'issue': [instruction(type='L' rs=0 rt=44 rd=1 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=4 done=0 itype='L' logreg=1 oldphys=60), active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), 1], [queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 0], [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0]]
Cycle 12: execute stage 4
Cycle 12: execute stage 3
Cycle 12: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4)
Cycle 12: execute stage 1
Cycle 12: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 12: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=1 rd=43 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=43 rd=42 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=43 rd=42 extra='00000000'), instruction(type='L' rs=0 rt=42 rd=41 extra='00000000'), instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=1 rd=43 extra='00000000')]
Cycle 12: fetch stage
----------------------------------
Cycle 12: free list at the end of cycle
			[32, 33, 62, 61]
Cycle 12: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=60 rd=59 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=4), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=4 done=0 itype='L' logreg=1 oldphys=60), active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 0], [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0]]
Cycle 13: execute stage 4
Cycle 13: execute stage 3
Writing LS result
Cycle 13: execute stage 2
			Executing in LS: None
Cycle 13: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5)
Cycle 13: issue stage
			Issuing  instruction(type='L' rs=0 rt=1 rd=43 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 13: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=43 rd=42 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=43 rd=42 extra='00000000'), instruction(type='L' rs=0 rt=42 rd=41 extra='00000000'), instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 13: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=60 rd=59 extra='00000000')
----------------------------------
Cycle 13: free list at the end of cycle
			[32, 33, 62, 61, 60]
Cycle 13: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=60 rd=59 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 'issue': [instruction(type='L' rs=0 rt=1 rd=43 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 1], [queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0]]
Cycle 14: execute stage 4
Cycle 14: execute stage 3
Cycle 14: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5)
Cycle 14: execute stage 1
Cycle 14: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 14: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=43 rd=42 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=42 rd=41 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=42 rd=41 extra='00000000'), instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=43 rd=42 extra='00000000')]
Cycle 14: fetch stage
----------------------------------
Cycle 14: free list at the end of cycle
			[32, 33, 62, 61, 60]
Cycle 14: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=59 rd=58 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=5), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=5 done=0 itype='L' logreg=1 oldphys=59), active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 0], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0]]
Cycle 15: execute stage 4
Cycle 15: execute stage 3
Writing LS result
Cycle 15: execute stage 2
			Executing in LS: None
Cycle 15: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6)
Cycle 15: issue stage
			Issuing  instruction(type='L' rs=0 rt=43 rd=42 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 15: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=42 rd=41 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=42 rd=41 extra='00000000'), instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 15: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=59 rd=58 extra='00000000')
----------------------------------
Cycle 15: free list at the end of cycle
			[32, 33, 62, 61, 60, 59]
Cycle 15: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=59 rd=58 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 'issue': [instruction(type='L' rs=0 rt=43 rd=42 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 1], [queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0]]
Cycle 16: execute stage 4
Cycle 16: execute stage 3
Cycle 16: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6)
Cycle 16: execute stage 1
Cycle 16: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 16: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=42 rd=41 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=41 rd=40 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=42 rd=41 extra='00000000')]
Cycle 16: fetch stage
----------------------------------
Cycle 16: free list at the end of cycle
			[32, 33, 62, 61, 60, 59]
Cycle 16: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=58 rd=57 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=6), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=6 done=0 itype='L' logreg=1 oldphys=58), active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 0], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0]]
Cycle 17: execute stage 4
Cycle 17: execute stage 3
Writing LS result
Cycle 17: execute stage 2
			Executing in LS: None
Cycle 17: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7)
Cycle 17: issue stage
			Issuing  instruction(type='L' rs=0 rt=42 rd=41 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 17: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=41 rd=40 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=41 rd=40 extra='00000000'), instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 17: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=58 rd=57 extra='00000000')
----------------------------------
Cycle 17: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58]
Cycle 17: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=58 rd=57 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 'issue': [instruction(type='L' rs=0 rt=42 rd=41 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 1], [queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0]]
Cycle 18: execute stage 4
Cycle 18: execute stage 3
Cycle 18: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7)
Cycle 18: execute stage 1
Cycle 18: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 18: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=41 rd=40 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=40 rd=39 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=41 rd=40 extra='00000000')]
Cycle 18: fetch stage
----------------------------------
Cycle 18: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58]
Cycle 18: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=57 rd=56 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=7), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=7 done=0 itype='L' logreg=1 oldphys=57), active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 0], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0]]
Cycle 19: execute stage 4
Cycle 19: execute stage 3
Writing LS result
Cycle 19: execute stage 2
			Executing in LS: None
Cycle 19: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8)
Cycle 19: issue stage
			Issuing  instruction(type='L' rs=0 rt=41 rd=40 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 19: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=40 rd=39 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=40 rd=39 extra='00000000'), instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 19: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=57 rd=56 extra='00000000')
----------------------------------
Cycle 19: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57]
Cycle 19: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=57 rd=56 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 'issue': [instruction(type='L' rs=0 rt=41 rd=40 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 1], [queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0]]
Cycle 20: execute stage 4
Cycle 20: execute stage 3
Cycle 20: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8)
Cycle 20: execute stage 1
Cycle 20: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 20: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=40 rd=39 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=39 rd=38 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=40 rd=39 extra='00000000')]
Cycle 20: fetch stage
----------------------------------
Cycle 20: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57]
Cycle 20: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=56 rd=55 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=8), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=8 done=0 itype='L' logreg=1 oldphys=56), active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 0], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0]]
Cycle 21: execute stage 4
Cycle 21: execute stage 3
Writing LS result
Cycle 21: execute stage 2
			Executing in LS: None
Cycle 21: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9)
Cycle 21: issue stage
			Issuing  instruction(type='L' rs=0 rt=40 rd=39 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 21: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=39 rd=38 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=39 rd=38 extra='00000000'), instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 21: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=56 rd=55 extra='00000000')
----------------------------------
Cycle 21: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56]
Cycle 21: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=56 rd=55 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 'issue': [instruction(type='L' rs=0 rt=40 rd=39 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 1], [queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0]]
Cycle 22: execute stage 4
Cycle 22: execute stage 3
Cycle 22: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9)
Cycle 22: execute stage 1
Cycle 22: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 22: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=39 rd=38 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=38 rd=37 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=39 rd=38 extra='00000000')]
Cycle 22: fetch stage
----------------------------------
Cycle 22: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56]
Cycle 22: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=55 rd=54 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=9), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=9 done=0 itype='L' logreg=1 oldphys=55), active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 0], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0]]
Cycle 23: execute stage 4
Cycle 23: execute stage 3
Writing LS result
Cycle 23: execute stage 2
			Executing in LS: None
Cycle 23: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10)
Cycle 23: issue stage
			Issuing  instruction(type='L' rs=0 rt=39 rd=38 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 23: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=38 rd=37 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=38 rd=37 extra='00000000'), instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 23: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=55 rd=54 extra='00000000')
----------------------------------
Cycle 23: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55]
Cycle 23: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=55 rd=54 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 'issue': [instruction(type='L' rs=0 rt=39 rd=38 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 1], [queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0]]
Cycle 24: execute stage 4
Cycle 24: execute stage 3
Cycle 24: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10)
Cycle 24: execute stage 1
Cycle 24: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 24: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=38 rd=37 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=37 rd=63 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=38 rd=37 extra='00000000')]
Cycle 24: fetch stage
----------------------------------
Cycle 24: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55]
Cycle 24: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=54 rd=53 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=10), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=10 done=0 itype='L' logreg=1 oldphys=54), active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 0], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0]]
Cycle 25: execute stage 4
Cycle 25: execute stage 3
Writing LS result
Cycle 25: execute stage 2
			Executing in LS: None
Cycle 25: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11)
Cycle 25: issue stage
			Issuing  instruction(type='L' rs=0 rt=38 rd=37 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 25: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=37 rd=63 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=37 rd=63 extra='00000000'), instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 25: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=54 rd=53 extra='00000000')
----------------------------------
Cycle 25: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54]
Cycle 25: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=54 rd=53 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 'issue': [instruction(type='L' rs=0 rt=38 rd=37 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 1], [queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0]]
Cycle 26: execute stage 4
Cycle 26: execute stage 3
Cycle 26: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11)
Cycle 26: execute stage 1
Cycle 26: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 26: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=37 rd=63 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=63 rd=36 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=37 rd=63 extra='00000000')]
Cycle 26: fetch stage
----------------------------------
Cycle 26: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54]
Cycle 26: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=53 rd=52 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=11), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=11 done=0 itype='L' logreg=1 oldphys=53), active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 0], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0]]
Cycle 27: execute stage 4
Cycle 27: execute stage 3
Writing LS result
Cycle 27: execute stage 2
			Executing in LS: None
Cycle 27: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12)
Cycle 27: issue stage
			Issuing  instruction(type='L' rs=0 rt=37 rd=63 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 27: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=63 rd=36 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1'), instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 27: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=53 rd=52 extra='00000000')
----------------------------------
Cycle 27: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53]
Cycle 27: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=53 rd=52 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 'issue': [instruction(type='L' rs=0 rt=37 rd=63 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 1], [queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0]]
Cycle 28: execute stage 4
Cycle 28: execute stage 3
Cycle 28: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12)
Cycle 28: execute stage 1
Cycle 28: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 28: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=63 rd=36 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='I' rs=0 rt=0 rd=0 extra='-1')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=36 rd=35 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1')]
Cycle 28: fetch stage
----------------------------------
Cycle 28: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53]
Cycle 28: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=52 rd=51 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=12), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=12 done=0 itype='L' logreg=1 oldphys=52), active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 0], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0]]
Cycle 29: execute stage 4
Cycle 29: execute stage 3
Writing LS result
Cycle 29: execute stage 2
			Executing in LS: None
Cycle 29: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13)
Cycle 29: issue stage
			Issuing  instruction(type='L' rs=0 rt=63 rd=36 extra='00000000')
			Issuing  instruction(type='I' rs=0 rt=0 rd=0 extra='-1')
			Floating point queue is empty
Cycle 29: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=36 rd=35 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=36 rd=35 extra='00000000'), instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 29: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=52 rd=51 extra='00000000')
----------------------------------
Cycle 29: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52]
Cycle 29: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=52 rd=51 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 'issue': [instruction(type='L' rs=0 rt=63 rd=36 extra='00000000'), instruction(type='I' rs=0 rt=0 rd=0 extra='-1')], 'alu1': None, 'alu2': None}
[active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=0 itype='I' logreg=0 oldphys=-1)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 1], [queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0]]
Cycle 30: execute stage 4
Cycle 30: execute stage 3
Cycle 30: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13)
Cycle 30: execute stage 1
			Executing in ALU2
Cycle 30: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 30: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=36 rd=35 extra='00000000')
			Floating point queue size:  0
			Checking instruction for issue:  instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=36 rd=35 extra='00000000')]
Cycle 30: fetch stage
----------------------------------
Cycle 30: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52]
Cycle 30: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=51 rd=50 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=13), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': queue element(instr=instruction(type='I' rs=0 rt=0 rd=0 extra='-1') rs_ready=0 rs_ready=0 rd_ready=0 mask=0 tag=30)}
[active list element(tag=13 done=0 itype='L' logreg=1 oldphys=51), active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=0 itype='I' logreg=0 oldphys=-1)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 0], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0]]
Cycle 31: execute stage 4
Cycle 31: execute stage 3
Writing LS result
Cycle 31: execute stage 2
			Writing ALU2 result
			Executing in LS: None
Cycle 31: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14)
Cycle 31: issue stage
			Issuing  instruction(type='L' rs=0 rt=36 rd=35 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 31: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  [instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 31: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=51 rd=50 extra='00000000')
----------------------------------
Cycle 31: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51]
Cycle 31: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=51 rd=50 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 'issue': [instruction(type='L' rs=0 rt=36 rd=35 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 1], [queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0]]
Cycle 32: execute stage 4
Cycle 32: execute stage 3
Cycle 32: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14)
Cycle 32: execute stage 1
Cycle 32: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 32: decode stage
			Checking instruction for issue:  instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')
			Floating point queue size:  0
			Decode buffer:  []
			Decoded instructions:  []
			To issue:  [instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')]
Cycle 32: fetch stage
----------------------------------
Cycle 32: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51]
Cycle 32: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=50 rd=49 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=14), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=14 done=0 itype='L' logreg=1 oldphys=50), active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 0], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0]]
Cycle 33: execute stage 4
Cycle 33: execute stage 3
Writing LS result
Cycle 33: execute stage 2
			Executing in LS: None
Cycle 33: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15)
Cycle 33: issue stage
			Issuing  instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')
			Integer queue is empty
			Floating point queue is empty
Cycle 33: decode stage
			Decode buffer:  []
Cycle 33: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=50 rd=49 extra='00000000')
----------------------------------
Cycle 33: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50]
Cycle 33: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=50 rd=49 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 'issue': [instruction(type='L' rs=0 rt=35 rd=34 extra='00000000')], 'alu1': None, 'alu2': None}
[active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 1], [queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 34: execute stage 4
Cycle 34: execute stage 3
Cycle 34: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15)
Cycle 34: execute stage 1
Cycle 34: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 34: decode stage
			Decode buffer:  []
Cycle 34: fetch stage
----------------------------------
Cycle 34: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50]
Cycle 34: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=49 rd=48 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=15), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=15 done=0 itype='L' logreg=1 oldphys=49), active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 0], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 35: execute stage 4
Cycle 35: execute stage 3
Writing LS result
Cycle 35: execute stage 2
			Executing in LS: None
Cycle 35: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16)
Cycle 35: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 35: decode stage
			Decode buffer:  []
Cycle 35: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=49 rd=48 extra='00000000')
----------------------------------
Cycle 35: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49]
Cycle 35: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=49 rd=48 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 1], [queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 36: execute stage 4
Cycle 36: execute stage 3
Cycle 36: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16)
Cycle 36: execute stage 1
Cycle 36: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 36: decode stage
			Decode buffer:  []
Cycle 36: fetch stage
----------------------------------
Cycle 36: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49]
Cycle 36: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=48 rd=47 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=16), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=16 done=0 itype='L' logreg=1 oldphys=48), active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 0], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 37: execute stage 4
Cycle 37: execute stage 3
Writing LS result
Cycle 37: execute stage 2
			Executing in LS: None
Cycle 37: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17)
Cycle 37: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 37: decode stage
			Decode buffer:  []
Cycle 37: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=48 rd=47 extra='00000000')
----------------------------------
Cycle 37: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48]
Cycle 37: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=48 rd=47 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 1], [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 38: execute stage 4
Cycle 38: execute stage 3
Cycle 38: execute stage 2
			Executing in LS: queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17)
Cycle 38: execute stage 1
Cycle 38: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 38: decode stage
			Decode buffer:  []
Cycle 38: fetch stage
----------------------------------
Cycle 38: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48]
Cycle 38: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': queue element(instr=instruction(type='L' rs=0 rt=47 rd=46 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=17), 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=17 done=0 itype='L' logreg=1 oldphys=47), active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 39: execute stage 4
Cycle 39: execute stage 3
Writing LS result
Cycle 39: execute stage 2
			Executing in LS: None
Cycle 39: execute stage 1
			Address calculation in LS
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31)
			Instruction is: queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)
Cycle 39: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 39: decode stage
			Decode buffer:  []
Cycle 39: fetch stage
			Committing instruction  instruction(type='L' rs=0 rt=47 rd=46 extra='00000000')
----------------------------------
Cycle 39: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 39: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [instruction(type='L' rs=0 rt=47 rd=46 extra='00000000')], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': queue element(instr=instruction(type='L' rs=0 rt=46 rd=45 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=18), 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 40: execute stage 4
Cycle 40: execute stage 3
Cycle 40: execute stage 2
			Executing in LS: None
Cycle 40: execute stage 1
Cycle 40: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 40: decode stage
			Decode buffer:  []
Cycle 40: fetch stage
----------------------------------
Cycle 40: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 40: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 41: execute stage 4
Cycle 41: execute stage 3
Cycle 41: execute stage 2
			Executing in LS: None
Cycle 41: execute stage 1
Cycle 41: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 41: decode stage
			Decode buffer:  []
Cycle 41: fetch stage
----------------------------------
Cycle 41: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 41: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 42: execute stage 4
Cycle 42: execute stage 3
Cycle 42: execute stage 2
			Executing in LS: None
Cycle 42: execute stage 1
Cycle 42: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 42: decode stage
			Decode buffer:  []
Cycle 42: fetch stage
----------------------------------
Cycle 42: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 42: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 43: execute stage 4
Cycle 43: execute stage 3
Cycle 43: execute stage 2
			Executing in LS: None
Cycle 43: execute stage 1
Cycle 43: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 43: decode stage
			Decode buffer:  []
Cycle 43: fetch stage
----------------------------------
Cycle 43: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 43: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 44: execute stage 4
Cycle 44: execute stage 3
Cycle 44: execute stage 2
			Executing in LS: None
Cycle 44: execute stage 1
Cycle 44: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 44: decode stage
			Decode buffer:  []
Cycle 44: fetch stage
----------------------------------
Cycle 44: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 44: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 45: execute stage 4
Cycle 45: execute stage 3
Cycle 45: execute stage 2
			Executing in LS: None
Cycle 45: execute stage 1
Cycle 45: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 45: decode stage
			Decode buffer:  []
Cycle 45: fetch stage
----------------------------------
Cycle 45: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 45: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 46: execute stage 4
Cycle 46: execute stage 3
Cycle 46: execute stage 2
			Executing in LS: None
Cycle 46: execute stage 1
Cycle 46: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 46: decode stage
			Decode buffer:  []
Cycle 46: fetch stage
----------------------------------
Cycle 46: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 46: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 47: execute stage 4
Cycle 47: execute stage 3
Cycle 47: execute stage 2
			Executing in LS: None
Cycle 47: execute stage 1
Cycle 47: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 47: decode stage
			Decode buffer:  []
Cycle 47: fetch stage
----------------------------------
Cycle 47: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 47: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 48: execute stage 4
Cycle 48: execute stage 3
Cycle 48: execute stage 2
			Executing in LS: None
Cycle 48: execute stage 1
Cycle 48: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 48: decode stage
			Decode buffer:  []
Cycle 48: fetch stage
----------------------------------
Cycle 48: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 48: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 49: execute stage 4
Cycle 49: execute stage 3
Cycle 49: execute stage 2
			Executing in LS: None
Cycle 49: execute stage 1
Cycle 49: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 49: decode stage
			Decode buffer:  []
Cycle 49: fetch stage
----------------------------------
Cycle 49: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 49: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 50: execute stage 4
Cycle 50: execute stage 3
Cycle 50: execute stage 2
			Executing in LS: None
Cycle 50: execute stage 1
Cycle 50: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 50: decode stage
			Decode buffer:  []
Cycle 50: fetch stage
----------------------------------
Cycle 50: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 50: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 51: execute stage 4
Cycle 51: execute stage 3
Cycle 51: execute stage 2
			Executing in LS: None
Cycle 51: execute stage 1
Cycle 51: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 51: decode stage
			Decode buffer:  []
Cycle 51: fetch stage
----------------------------------
Cycle 51: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 51: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 52: execute stage 4
Cycle 52: execute stage 3
Cycle 52: execute stage 2
			Executing in LS: None
Cycle 52: execute stage 1
Cycle 52: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 52: decode stage
			Decode buffer:  []
Cycle 52: fetch stage
----------------------------------
Cycle 52: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 52: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 53: execute stage 4
Cycle 53: execute stage 3
Cycle 53: execute stage 2
			Executing in LS: None
Cycle 53: execute stage 1
Cycle 53: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 53: decode stage
			Decode buffer:  []
Cycle 53: fetch stage
----------------------------------
Cycle 53: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 53: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 54: execute stage 4
Cycle 54: execute stage 3
Cycle 54: execute stage 2
			Executing in LS: None
Cycle 54: execute stage 1
Cycle 54: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 54: decode stage
			Decode buffer:  []
Cycle 54: fetch stage
----------------------------------
Cycle 54: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 54: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 55: execute stage 4
Cycle 55: execute stage 3
Cycle 55: execute stage 2
			Executing in LS: None
Cycle 55: execute stage 1
Cycle 55: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 55: decode stage
			Decode buffer:  []
Cycle 55: fetch stage
----------------------------------
Cycle 55: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 55: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 56: execute stage 4
Cycle 56: execute stage 3
Cycle 56: execute stage 2
			Executing in LS: None
Cycle 56: execute stage 1
Cycle 56: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 56: decode stage
			Decode buffer:  []
Cycle 56: fetch stage
----------------------------------
Cycle 56: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 56: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 57: execute stage 4
Cycle 57: execute stage 3
Cycle 57: execute stage 2
			Executing in LS: None
Cycle 57: execute stage 1
Cycle 57: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 57: decode stage
			Decode buffer:  []
Cycle 57: fetch stage
----------------------------------
Cycle 57: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 57: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 58: execute stage 4
Cycle 58: execute stage 3
Cycle 58: execute stage 2
			Executing in LS: None
Cycle 58: execute stage 1
Cycle 58: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 58: decode stage
			Decode buffer:  []
Cycle 58: fetch stage
----------------------------------
Cycle 58: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 58: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 59: execute stage 4
Cycle 59: execute stage 3
Cycle 59: execute stage 2
			Executing in LS: None
Cycle 59: execute stage 1
Cycle 59: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 59: decode stage
			Decode buffer:  []
Cycle 59: fetch stage
----------------------------------
Cycle 59: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 59: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 60: execute stage 4
Cycle 60: execute stage 3
Cycle 60: execute stage 2
			Executing in LS: None
Cycle 60: execute stage 1
Cycle 60: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 60: decode stage
			Decode buffer:  []
Cycle 60: fetch stage
----------------------------------
Cycle 60: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 60: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 61: execute stage 4
Cycle 61: execute stage 3
Cycle 61: execute stage 2
			Executing in LS: None
Cycle 61: execute stage 1
Cycle 61: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 61: decode stage
			Decode buffer:  []
Cycle 61: fetch stage
----------------------------------
Cycle 61: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 61: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 62: execute stage 4
Cycle 62: execute stage 3
Cycle 62: execute stage 2
			Executing in LS: None
Cycle 62: execute stage 1
Cycle 62: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 62: decode stage
			Decode buffer:  []
Cycle 62: fetch stage
----------------------------------
Cycle 62: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 62: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 63: execute stage 4
Cycle 63: execute stage 3
Cycle 63: execute stage 2
			Executing in LS: None
Cycle 63: execute stage 1
Cycle 63: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 63: decode stage
			Decode buffer:  []
Cycle 63: fetch stage
----------------------------------
Cycle 63: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 63: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 64: execute stage 4
Cycle 64: execute stage 3
Cycle 64: execute stage 2
			Executing in LS: None
Cycle 64: execute stage 1
Cycle 64: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 64: decode stage
			Decode buffer:  []
Cycle 64: fetch stage
----------------------------------
Cycle 64: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 64: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
			AQueue: [queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32)]
			LSQueue: [[queue element(instr=instruction(type='L' rs=0 rt=45 rd=44 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=19), 0], [queue element(instr=instruction(type='L' rs=0 rt=44 rd=1 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=20), 0], [queue element(instr=instruction(type='L' rs=0 rt=1 rd=43 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=21), 0], [queue element(instr=instruction(type='L' rs=0 rt=43 rd=42 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=22), 0], [queue element(instr=instruction(type='L' rs=0 rt=42 rd=41 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=23), 0], [queue element(instr=instruction(type='L' rs=0 rt=41 rd=40 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=24), 0], [queue element(instr=instruction(type='L' rs=0 rt=40 rd=39 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=25), 0], [queue element(instr=instruction(type='L' rs=0 rt=39 rd=38 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=26), 0], [queue element(instr=instruction(type='L' rs=0 rt=38 rd=37 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=27), 0], [queue element(instr=instruction(type='L' rs=0 rt=37 rd=63 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=28), 0], [queue element(instr=instruction(type='L' rs=0 rt=63 rd=36 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=29), 0], [queue element(instr=instruction(type='L' rs=0 rt=36 rd=35 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=31), 0], [queue element(instr=instruction(type='L' rs=0 rt=35 rd=34 extra='00000000') rs_ready=0 rs_ready=1 rd_ready=1 mask=0 tag=32), 0]]
Cycle 65: execute stage 4
Cycle 65: execute stage 3
Cycle 65: execute stage 2
			Executing in LS: None
Cycle 65: execute stage 1
Cycle 65: issue stage
			Integer queue is empty
			Floating point queue is empty
Cycle 65: decode stage
			Decode buffer:  []
Cycle 65: fetch stage
----------------------------------
Cycle 65: free list at the end of cycle
			[32, 33, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47]
Cycle 65: mapping at the end of cycle
			1 34
{'fpa_3': None, 'fpa_2': None, 'fpa_1': None, 'committed': [], 'fpm_3': None, 'fpm_2': None, 'fpm_1': None, 'fetch': [], 'decode': [], 'ls2': None, 'ls1': None, 'issue': [], 'alu1': None, 'alu2': None}
[active list element(tag=18 done=0 itype='L' logreg=1 oldphys=46), active list element(tag=19 done=0 itype='L' logreg=1 oldphys=45), active list element(tag=20 done=0 itype='L' logreg=1 oldphys=44), active list element(tag=21 done=0 itype='L' logreg=1 oldphys=1), active list element(tag=22 done=0 itype='L' logreg=1 oldphys=43), active list element(tag=23 done=0 itype='L' logreg=1 oldphys=42), active list element(tag=24 done=0 itype='L' logreg=1 oldphys=41), active list element(tag=25 done=0 itype='L' logreg=1 oldphys=40), active list element(tag=26 done=0 itype='L' logreg=1 oldphys=39), active list element(tag=27 done=0 itype='L' logreg=1 oldphys=38), active list element(tag=28 done=0 itype='L' logreg=1 oldphys=37), active list element(tag=29 done=0 itype='L' logreg=1 oldphys=63), active list element(tag=30 done=1 itype='I' logreg=0 oldphys=-1), active list element(tag=31 done=0 itype='L' logreg=1 oldphys=36), active list element(tag=32 done=0 itype='L' logreg=1 oldphys=35)]
**********************************
0  1  2  3  4  5  6  7  8  9  10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 

F  D  I  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

F  D  I  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

F  D  I  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

F  D  I  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  F  D  I  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  F  D  I  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  F  D  I  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  F  D  I  _  _  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  F  D  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  F  D  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  F  D  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  F  D  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  F  D  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  F  D  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  F  D  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  F  D  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  F  D  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  F  D  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  A  LS C  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  F  D  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  A  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  F  D  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  F  D  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  F  D  _  _  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  F  D  _  _  _  _  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  F  D  _  _  _  _  _  _  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  _  F  D  _  _  _  _  _  _  _  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  _  F  D  _  _  _  _  _  _  _  _  _  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  _  F  D  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  _  F  D  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  _  _  F  D  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  _  _  F  D  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  _  _  F  D  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  I  E  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  _  _  F  D  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

_  _  _  _  _  _  _  _  F  D  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  I  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  _  

