\hypertarget{class_a_l_u__tb_1_1behavior}{\section{behavior \-Architecture \-Reference}
\label{class_a_l_u__tb_1_1behavior}\index{behavior@{behavior}}
}
\*
\*
\subsection*{\-Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_a_l_u__tb_1_1behavior_ac5bb218131b813f7908ec89476b31fca}{clk\-\_\-process}{\bfseries  (  )}
\item 
\hyperlink{class_a_l_u__tb_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}{stim\-\_\-proc}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsection*{\-Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_a_l_u__tb_1_1behavior_a25a9958c95570c64e56bdc97ad3dc777}{\-A\-L\-U}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{\-Constants}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_a_l_u__tb_1_1behavior_a76ecbb36f10e5f10094102e221f37f1b}{clk\-\_\-period} {\bfseries time  \-:=  10  ns } 
\end{DoxyCompactItemize}
\subsection*{\-Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_a_l_u__tb_1_1behavior_a8c429fd721a833d34cba27d8fe50acab}{\-A\-L\-U\-\_\-\-Input\-\_\-1} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } 
\item 
\hyperlink{class_a_l_u__tb_1_1behavior_a4f7ecfcf9e81ab34edf691bc9f47ae85}{\-A\-L\-U\-\_\-\-Input\-\_\-2} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } 
\item 
\hyperlink{class_a_l_u__tb_1_1behavior_a4fdf00b8a3e238ce4312f42ae5d8f8b8}{\-A\-L\-U\-\_\-\-Control\-\_\-\-In} {\bfseries std\-\_\-logic\-\_\-vector (   3    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } 
\item 
\hyperlink{class_a_l_u__tb_1_1behavior_a4237c38378b6a76e30a521e27053321f}{\-A\-L\-U\-\_\-\-Zero} {\bfseries std\-\_\-logic } 
\item 
\hyperlink{class_a_l_u__tb_1_1behavior_affbe09d36e6381e4075f5f4bdf87749d}{\-A\-L\-U\-\_\-\-Result} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } 
\item 
\hyperlink{class_a_l_u__tb_1_1behavior_acb8805c41e29b9bb490d97fed2b1f020}{clk} {\bfseries std\-\_\-logic } 
\end{DoxyCompactItemize}


\subsection{\-Member \-Function \-Documentation}
\hypertarget{class_a_l_u__tb_1_1behavior_ac5bb218131b813f7908ec89476b31fca}{\index{\-A\-L\-U\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}!clk\-\_\-process@{clk\-\_\-process}}
\index{clk\-\_\-process@{clk\-\_\-process}!ALU_tb::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}}
\subsubsection[{clk\-\_\-process}]{\setlength{\rightskip}{0pt plus 5cm}clk\-\_\-process (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}get\mbox{]}}}}\label{class_a_l_u__tb_1_1behavior_ac5bb218131b813f7908ec89476b31fca}
\hypertarget{class_a_l_u__tb_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}{\index{\-A\-L\-U\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}!stim\-\_\-proc@{stim\-\_\-proc}}
\index{stim\-\_\-proc@{stim\-\_\-proc}!ALU_tb::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}}
\subsubsection[{stim\-\_\-proc}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries  } stim\-\_\-proc ( ) \hspace{0.3cm}{\ttfamily  \mbox{[}\-Process\mbox{]}}}}\label{class_a_l_u__tb_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}


\subsection{\-Member \-Data \-Documentation}
\hypertarget{class_a_l_u__tb_1_1behavior_a25a9958c95570c64e56bdc97ad3dc777}{\index{\-A\-L\-U\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}!\-A\-L\-U@{\-A\-L\-U}}
\index{\-A\-L\-U@{\-A\-L\-U}!ALU_tb::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}}
\subsubsection[{\-A\-L\-U}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U} {\bfseries  } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Component\mbox{]}}}}\label{class_a_l_u__tb_1_1behavior_a25a9958c95570c64e56bdc97ad3dc777}
\hypertarget{class_a_l_u__tb_1_1behavior_a8c429fd721a833d34cba27d8fe50acab}{\index{\-A\-L\-U\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}!\-A\-L\-U\-\_\-\-Input\-\_\-1@{\-A\-L\-U\-\_\-\-Input\-\_\-1}}
\index{\-A\-L\-U\-\_\-\-Input\-\_\-1@{\-A\-L\-U\-\_\-\-Input\-\_\-1}!ALU_tb::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}}
\subsubsection[{\-A\-L\-U\-\_\-\-Input\-\_\-1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Input\-\_\-1} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{class_a_l_u__tb_1_1behavior_a8c429fd721a833d34cba27d8fe50acab}
\hypertarget{class_a_l_u__tb_1_1behavior_a4f7ecfcf9e81ab34edf691bc9f47ae85}{\index{\-A\-L\-U\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}!\-A\-L\-U\-\_\-\-Input\-\_\-2@{\-A\-L\-U\-\_\-\-Input\-\_\-2}}
\index{\-A\-L\-U\-\_\-\-Input\-\_\-2@{\-A\-L\-U\-\_\-\-Input\-\_\-2}!ALU_tb::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}}
\subsubsection[{\-A\-L\-U\-\_\-\-Input\-\_\-2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Input\-\_\-2} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{class_a_l_u__tb_1_1behavior_a4f7ecfcf9e81ab34edf691bc9f47ae85}
\hypertarget{class_a_l_u__tb_1_1behavior_a4fdf00b8a3e238ce4312f42ae5d8f8b8}{\index{\-A\-L\-U\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}!\-A\-L\-U\-\_\-\-Control\-\_\-\-In@{\-A\-L\-U\-\_\-\-Control\-\_\-\-In}}
\index{\-A\-L\-U\-\_\-\-Control\-\_\-\-In@{\-A\-L\-U\-\_\-\-Control\-\_\-\-In}!ALU_tb::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}}
\subsubsection[{\-A\-L\-U\-\_\-\-Control\-\_\-\-In}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Control\-\_\-\-In} {\bfseries std\-\_\-logic\-\_\-vector (   3    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{class_a_l_u__tb_1_1behavior_a4fdf00b8a3e238ce4312f42ae5d8f8b8}
\hypertarget{class_a_l_u__tb_1_1behavior_a4237c38378b6a76e30a521e27053321f}{\index{\-A\-L\-U\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}!\-A\-L\-U\-\_\-\-Zero@{\-A\-L\-U\-\_\-\-Zero}}
\index{\-A\-L\-U\-\_\-\-Zero@{\-A\-L\-U\-\_\-\-Zero}!ALU_tb::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}}
\subsubsection[{\-A\-L\-U\-\_\-\-Zero}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Zero} {\bfseries std\-\_\-logic } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{class_a_l_u__tb_1_1behavior_a4237c38378b6a76e30a521e27053321f}
\hypertarget{class_a_l_u__tb_1_1behavior_affbe09d36e6381e4075f5f4bdf87749d}{\index{\-A\-L\-U\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}!\-A\-L\-U\-\_\-\-Result@{\-A\-L\-U\-\_\-\-Result}}
\index{\-A\-L\-U\-\_\-\-Result@{\-A\-L\-U\-\_\-\-Result}!ALU_tb::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}}
\subsubsection[{\-A\-L\-U\-\_\-\-Result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Result} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{class_a_l_u__tb_1_1behavior_affbe09d36e6381e4075f5f4bdf87749d}
\hypertarget{class_a_l_u__tb_1_1behavior_a76ecbb36f10e5f10094102e221f37f1b}{\index{\-A\-L\-U\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}!clk\-\_\-period@{clk\-\_\-period}}
\index{clk\-\_\-period@{clk\-\_\-period}!ALU_tb::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}}
\subsubsection[{clk\-\_\-period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\-\_\-period} {\bfseries time  \-:=  10  ns } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Constant\mbox{]}}}}\label{class_a_l_u__tb_1_1behavior_a76ecbb36f10e5f10094102e221f37f1b}
\hypertarget{class_a_l_u__tb_1_1behavior_acb8805c41e29b9bb490d97fed2b1f020}{\index{\-A\-L\-U\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}!clk@{clk}}
\index{clk@{clk}!ALU_tb::behavior@{\-A\-L\-U\-\_\-tb\-::behavior}}
\subsubsection[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries std\-\_\-logic } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{class_a_l_u__tb_1_1behavior_acb8805c41e29b9bb490d97fed2b1f020}


\-The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
testbenches/\hyperlink{_a_l_u__tb_8vhd}{\-A\-L\-U\-\_\-tb.\-vhd}\end{DoxyCompactItemize}
