#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fa243bc8e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum000001fa24358770 .enum2/s (32)
   "Add" 0,
   "Sub" 1,
   "And" 2,
   "Or" 3,
   "Xor" 4,
   "Slt" 5,
   "Sltu" 6,
   "Sll" 7,
   "Srl" 8,
   "Sra" 9,
   "NoAlu" 10
 ;
enum000001fa24358810 .enum2/s (32)
   "Eq" 0,
   "Neq" 1,
   "Lt" 2,
   "Ltu" 3,
   "Ge" 4,
   "Geu" 5,
   "Dbr" 6
 ;
enum000001fa243586d0 .enum2/s (32)
   "OP" 0,
   "OPIMM" 1,
   "BRANCH" 2,
   "LUI" 3,
   "JAL" 4,
   "JALR" 5,
   "LOAD" 6,
   "STORE" 7,
   "AUIPC" 8,
   "NOP" 9
 ;
S_000001fa243bcc40 .scope module, "top_level_tb" "top_level_tb" 3 11;
 .timescale -9 -12;
v000001fa244216e0_0 .var "btn", 3 0;
v000001fa24421280_0 .var "clk_in", 0 0;
v000001fa24422180_0 .net "led_out", 15 0, L_000001fa2447fe70;  1 drivers
v000001fa24420880_0 .var "sw", 15 0;
S_000001fa243bcdd0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 44, 3 44 0, S_000001fa243bcc40;
 .timescale -9 -12;
v000001fa243a2840_0 .var/2s "i", 31 0;
S_000001fa24352570 .scope module, "uut" "top_level" 3 18, 4 11 0, S_000001fa243bcc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /INPUT 16 "sw";
    .port_info 2 /INPUT 4 "btn";
    .port_info 3 /OUTPUT 16 "led";
    .port_info 4 /OUTPUT 3 "rgb0";
    .port_info 5 /OUTPUT 3 "rgb1";
P_000001fa243a8eb0 .param/l "LOAD_WAIT" 1 4 19, +C4<00000000000000000000000000000001>;
L_000001fa24384690 .functor AND 1, L_000001fa24420740, L_000001fa24420ec0, C4<1>, C4<1>;
L_000001fa24383e40 .functor AND 1, L_000001fa24384690, L_000001fa24421be0, C4<1>, C4<1>;
L_000001fa24384770 .functor OR 1, L_000001fa24383e40, L_000001fa244215a0, C4<0>, C4<0>;
L_000001fa2447ece0 .functor BUFZ 5, v000001fa2441ef30_0, C4<00000>, C4<00000>, C4<00000>;
L_000001fa2447eb90 .functor AND 1, L_000001fa24480c30, L_000001fa2447f970, C4<1>, C4<1>;
L_000001fa2447f220 .functor AND 1, L_000001fa2447eb90, L_000001fa244813b0, C4<1>, C4<1>;
L_000001fa2447ee30 .functor AND 1, L_000001fa2447f220, L_000001fa24480550, C4<1>, C4<1>;
L_000001fa24422560 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001fa2441c3e0_0 .net/2u *"_ivl_10", 31 0, L_000001fa24422560;  1 drivers
L_000001fa24422bd8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001fa2441c980_0 .net/2u *"_ivl_100", 31 0, L_000001fa24422bd8;  1 drivers
v000001fa2441c700_0 .net *"_ivl_102", 0 0, L_000001fa24480c30;  1 drivers
v000001fa2441c480_0 .net *"_ivl_104", 31 0, L_000001fa24480410;  1 drivers
L_000001fa24422c20 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa2441bda0_0 .net *"_ivl_107", 27 0, L_000001fa24422c20;  1 drivers
L_000001fa24422c68 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000001fa2441c340_0 .net/2u *"_ivl_108", 31 0, L_000001fa24422c68;  1 drivers
v000001fa2441cac0_0 .net *"_ivl_110", 0 0, L_000001fa2447f970;  1 drivers
v000001fa2441ca20_0 .net *"_ivl_113", 0 0, L_000001fa2447eb90;  1 drivers
v000001fa2441cc00_0 .net *"_ivl_114", 31 0, L_000001fa24480910;  1 drivers
L_000001fa24422cb0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa2441b800_0 .net *"_ivl_117", 26 0, L_000001fa24422cb0;  1 drivers
L_000001fa24422cf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa2441b1c0_0 .net/2u *"_ivl_118", 31 0, L_000001fa24422cf8;  1 drivers
v000001fa2441c660_0 .net *"_ivl_12", 0 0, L_000001fa24420740;  1 drivers
v000001fa2441cca0_0 .net *"_ivl_120", 0 0, L_000001fa244813b0;  1 drivers
v000001fa2441c160_0 .net *"_ivl_123", 0 0, L_000001fa2447f220;  1 drivers
v000001fa2441bc60_0 .net *"_ivl_125", 0 0, L_000001fa24480550;  1 drivers
v000001fa2441bf80_0 .net *"_ivl_14", 31 0, L_000001fa24421dc0;  1 drivers
L_000001fa244225a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa2441ba80_0 .net *"_ivl_17", 27 0, L_000001fa244225a8;  1 drivers
L_000001fa244225f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001fa2441c520_0 .net/2u *"_ivl_18", 31 0, L_000001fa244225f0;  1 drivers
v000001fa2441b4e0_0 .net *"_ivl_20", 0 0, L_000001fa24420ec0;  1 drivers
v000001fa2441b120_0 .net *"_ivl_23", 0 0, L_000001fa24384690;  1 drivers
v000001fa2441cf20_0 .net *"_ivl_24", 31 0, L_000001fa24421aa0;  1 drivers
L_000001fa24422638 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa2441b300_0 .net *"_ivl_27", 27 0, L_000001fa24422638;  1 drivers
L_000001fa24422680 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001fa2441b3a0_0 .net/2u *"_ivl_28", 31 0, L_000001fa24422680;  1 drivers
v000001fa2441be40_0 .net *"_ivl_30", 0 0, L_000001fa24421be0;  1 drivers
v000001fa2441c5c0_0 .net *"_ivl_33", 0 0, L_000001fa24383e40;  1 drivers
L_000001fa244226c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001fa2441c0c0_0 .net/2s *"_ivl_34", 31 0, L_000001fa244226c8;  1 drivers
v000001fa2441c7a0_0 .net/s *"_ivl_36", 31 0, L_000001fa24421c80;  1 drivers
v000001fa2441cd40_0 .net *"_ivl_38", 0 0, L_000001fa244215a0;  1 drivers
v000001fa2441b440_0 .net *"_ivl_57", 6 0, L_000001fa24421000;  1 drivers
v000001fa2441b080_0 .net *"_ivl_6", 31 0, L_000001fa244206a0;  1 drivers
L_000001fa24422908 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fa2441b620_0 .net *"_ivl_61", 4 0, L_000001fa24422908;  1 drivers
v000001fa2441b940_0 .net *"_ivl_62", 31 0, L_000001fa244211e0;  1 drivers
L_000001fa24422950 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa2441b6c0_0 .net *"_ivl_65", 27 0, L_000001fa24422950;  1 drivers
L_000001fa24422998 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000001fa2441b9e0_0 .net/2u *"_ivl_66", 31 0, L_000001fa24422998;  1 drivers
v000001fa2441bbc0_0 .net *"_ivl_68", 0 0, L_000001fa24421a00;  1 drivers
L_000001fa244229e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fa2441c200_0 .net/2s *"_ivl_70", 1 0, L_000001fa244229e0;  1 drivers
L_000001fa24422a28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa2441c840_0 .net/2s *"_ivl_72", 1 0, L_000001fa24422a28;  1 drivers
v000001fa2441c8e0_0 .net *"_ivl_74", 1 0, L_000001fa24421460;  1 drivers
v000001fa2441df90_0 .net *"_ivl_84", 31 0, L_000001fa2447fb50;  1 drivers
L_000001fa24422b00 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa2441d8b0_0 .net *"_ivl_87", 27 0, L_000001fa24422b00;  1 drivers
L_000001fa24422b48 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v000001fa2441d3b0_0 .net/2u *"_ivl_88", 31 0, L_000001fa24422b48;  1 drivers
L_000001fa24422518 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa2441d950_0 .net *"_ivl_9", 27 0, L_000001fa24422518;  1 drivers
v000001fa2441def0_0 .net *"_ivl_90", 0 0, L_000001fa2447f830;  1 drivers
v000001fa2441e030_0 .net *"_ivl_96", 31 0, L_000001fa244807d0;  1 drivers
L_000001fa24422b90 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa2441e0d0_0 .net *"_ivl_99", 27 0, L_000001fa24422b90;  1 drivers
v000001fa2441da90_0 .net/s "addr", 31 0, L_000001fa24420ba0;  1 drivers
v000001fa2441e170_0 .net "aluFunc", 3 0, v000001fa243a3100_0;  1 drivers
v000001fa2441d450_0 .var "aluFunc_exe", 3 0;
v000001fa2441e7b0_0 .net "brFunc", 2 0, v000001fa243a31a0_0;  1 drivers
v000001fa2441d4f0_0 .var "brFunc_exe", 2 0;
v000001fa2441d9f0_0 .net "btn", 3 0, v000001fa244216e0_0;  1 drivers
v000001fa2441dc70_0 .net "clk_100mhz", 0 0, v000001fa24421280_0;  1 drivers
v000001fa2441d590_0 .net "correct_branch", 0 0, L_000001fa24384770;  1 drivers
v000001fa2441e490_0 .net "effective_mem_addr", 11 0, L_000001fa24420d80;  1 drivers
v000001fa2441d630_0 .net "effective_pc", 13 0, L_000001fa24420f60;  1 drivers
v000001fa2441ee90_0 .var "end_of_file", 0 0;
v000001fa2441e530_0 .var "end_of_file_counter", 1 0;
v000001fa2441ed50_0 .var/s "final_result", 31 0;
v000001fa2441e210_0 .var "final_result_wrote", 0 0;
v000001fa2441d270_0 .var "first", 0 0;
v000001fa2441edf0_0 .var "first_two_or_branch", 0 0;
v000001fa2441db30_0 .net "iType", 3 0, v000001fa243a3420_0;  1 drivers
v000001fa2441dbd0_0 .var "iType_exe", 3 0;
v000001fa2441dd10_0 .var "iType_mem", 3 0;
v000001fa2441d1d0_0 .var "iType_write", 3 0;
v000001fa2441e3f0_0 .net/s "imm", 31 0, v000001fa243a3f60_0;  1 drivers
v000001fa2441d130_0 .var/s "imm_exe", 31 0;
v000001fa2441e5d0_0 .var/s "imm_mem", 31 0;
v000001fa2441e2b0_0 .var "inst", 31 0;
v000001fa2441d6d0_0 .net "inst_fetched", 31 0, L_000001fa24383eb0;  1 drivers
v000001fa2441e850_0 .net "led", 15 0, L_000001fa2447fe70;  alias, 1 drivers
v000001fa2441e350_0 .var "load_counter", 0 0;
v000001fa2441e670_0 .net "mem_addr", 31 0, L_000001fa24420c40;  1 drivers
v000001fa2441ea30_0 .net/s "mem_output", 31 0, v000001fa243a2980_0;  1 drivers
v000001fa2441e8f0_0 .net/s "nextPc", 31 0, v000001fa244190a0_0;  1 drivers
v000001fa2441d770_0 .var/s "pc", 31 0;
v000001fa2441d310_0 .var/s "pc_bram", 31 0;
v000001fa2441ddb0_0 .var/s "pc_decode", 31 0;
v000001fa2441d810_0 .var/s "pc_exe", 31 0;
v000001fa2441de50_0 .net "rd", 4 0, v000001fa243a3ce0_0;  1 drivers
v000001fa2441e990_0 .net/s "rd1_out", 31 0, v000001fa2441bee0_0;  1 drivers
v000001fa2441e710_0 .net/s "rd2_out", 31 0, v000001fa2441cde0_0;  1 drivers
v000001fa2441ead0_0 .var "rd_exe", 4 0;
v000001fa2441eb70_0 .var "rd_mem", 4 0;
v000001fa2441ef30_0 .var "rd_write", 4 0;
v000001fa2441ec10_0 .var "ready_decode", 0 0;
v000001fa2441ecb0_0 .net/s "result", 31 0, v000001fa24419320_0;  1 drivers
v000001fa2441d090_0 .var/s "result_mem", 31 0;
v000001fa24421e60_0 .var/s "result_write", 31 0;
L_000001fa244224d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001fa24420ce0_0 .net "rgb0", 2 0, L_000001fa244224d0;  1 drivers
L_000001fa24422488 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001fa24421780_0 .net "rgb1", 2 0, L_000001fa24422488;  1 drivers
v000001fa24420560_0 .net "rs1", 4 0, v000001fa2437de00_0;  1 drivers
v000001fa24422040_0 .net "rs2", 4 0, v000001fa2437e1c0_0;  1 drivers
v000001fa244204c0_0 .var/s "rval1", 31 0;
v000001fa244207e0_0 .var/s "rval1_exe", 31 0;
v000001fa24420600_0 .var/s "rval1_mem", 31 0;
v000001fa24421820_0 .var/s "rval2", 31 0;
v000001fa244220e0_0 .var/s "rval2_exe", 31 0;
v000001fa24422220_0 .var "second", 0 0;
v000001fa24421b40_0 .var "stall_entire_pipeline", 0 0;
v000001fa24421960_0 .net "sw", 15 0, v000001fa24420880_0;  1 drivers
v000001fa24421320_0 .net "sys_rst", 0 0, L_000001fa24421140;  1 drivers
v000001fa24421fa0_0 .var "third", 0 0;
v000001fa24422360_0 .var "total_clock_cycle", 31 0;
v000001fa24420e20_0 .net "wa", 4 0, L_000001fa2447ece0;  1 drivers
v000001fa24420a60_0 .net/s "wd", 31 0, L_000001fa24480370;  1 drivers
v000001fa244213c0_0 .net "we", 0 0, L_000001fa2447ee30;  1 drivers
v000001fa244210a0_0 .net "writing", 0 0, L_000001fa24421500;  1 drivers
E_000001fa243ab530/0 .event anyedge, v000001fa2437de00_0, v000001fa2441ead0_0, v000001fa2441ec10_0, v000001fa24419320_0;
E_000001fa243ab530/1 .event anyedge, v000001fa2441eb70_0, v000001fa243a2ac0_0, v000001fa2441ef30_0, v000001fa24421b40_0;
E_000001fa243ab530/2 .event anyedge, v000001fa24421e60_0, v000001fa2441bee0_0, v000001fa2437e1c0_0, v000001fa2441cde0_0;
E_000001fa243ab530 .event/or E_000001fa243ab530/0, E_000001fa243ab530/1, E_000001fa243ab530/2;
E_000001fa243aabb0/0 .event anyedge, v000001fa2441d1d0_0, v000001fa2441e350_0, v000001fa24418b00_0, v000001fa2437de00_0;
E_000001fa243aabb0/1 .event anyedge, v000001fa2441ead0_0, v000001fa2437e1c0_0, v000001fa2441dd10_0, v000001fa2441eb70_0;
E_000001fa243aabb0 .event/or E_000001fa243aabb0/0, E_000001fa243aabb0/1;
L_000001fa24421140 .part v000001fa244216e0_0, 0, 1;
L_000001fa244206a0 .concat [ 4 28 0 0], v000001fa2441dbd0_0, L_000001fa24422518;
L_000001fa24420740 .cmp/ne 32, L_000001fa244206a0, L_000001fa24422560;
L_000001fa24421dc0 .concat [ 4 28 0 0], v000001fa2441dbd0_0, L_000001fa244225a8;
L_000001fa24420ec0 .cmp/ne 32, L_000001fa24421dc0, L_000001fa244225f0;
L_000001fa24421aa0 .concat [ 4 28 0 0], v000001fa2441dbd0_0, L_000001fa24422638;
L_000001fa24421be0 .cmp/ne 32, L_000001fa24421aa0, L_000001fa24422680;
L_000001fa24421c80 .arith/sum 32, v000001fa2441d810_0, L_000001fa244226c8;
L_000001fa244215a0 .cmp/eq 32, v000001fa244190a0_0, L_000001fa24421c80;
L_000001fa24420f60 .part v000001fa2441d310_0, 2, 14;
L_000001fa24421f00 .part L_000001fa24420f60, 0, 10;
L_000001fa24420c40 .arith/sum 32, v000001fa24420600_0, v000001fa2441e5d0_0;
L_000001fa24421000 .part L_000001fa24420c40, 2, 7;
L_000001fa24420d80 .concat [ 7 5 0 0], L_000001fa24421000, L_000001fa24422908;
L_000001fa244211e0 .concat [ 4 28 0 0], v000001fa2441dd10_0, L_000001fa24422950;
L_000001fa24421a00 .cmp/eq 32, L_000001fa244211e0, L_000001fa24422998;
L_000001fa24421460 .functor MUXZ 2, L_000001fa24422a28, L_000001fa244229e0, L_000001fa24421a00, C4<>;
L_000001fa24421500 .part L_000001fa24421460, 0, 1;
L_000001fa244218c0 .part L_000001fa24420d80, 0, 10;
L_000001fa2447fb50 .concat [ 4 28 0 0], v000001fa2441d1d0_0, L_000001fa24422b00;
L_000001fa2447f830 .cmp/eq 32, L_000001fa2447fb50, L_000001fa24422b48;
L_000001fa24480370 .functor MUXZ 32, v000001fa24421e60_0, v000001fa243a2980_0, L_000001fa2447f830, C4<>;
L_000001fa244807d0 .concat [ 4 28 0 0], v000001fa2441d1d0_0, L_000001fa24422b90;
L_000001fa24480c30 .cmp/ne 32, L_000001fa244807d0, L_000001fa24422bd8;
L_000001fa24480410 .concat [ 4 28 0 0], v000001fa2441d1d0_0, L_000001fa24422c20;
L_000001fa2447f970 .cmp/ne 32, L_000001fa24480410, L_000001fa24422c68;
L_000001fa24480910 .concat [ 5 27 0 0], v000001fa2441ef30_0, L_000001fa24422cb0;
L_000001fa244813b0 .cmp/ne 32, L_000001fa24480910, L_000001fa24422cf8;
L_000001fa24480550 .reduce/nor v000001fa24421b40_0;
L_000001fa2447fe70 .part v000001fa2441ed50_0, 0, 16;
S_000001fa24352700 .scope module, "data_mem" "xilinx_single_port_ram_read_first" 4 310, 5 10 0, S_000001fa24352570;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_000001fa2438ea30 .param/str "INIT_FILE" 0 5 14, "data/data.mem";
P_000001fa2438ea68 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001fa2438eaa0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001fa2438ead8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v000001fa243a3ba0 .array "BRAM", 0 1023, 31 0;
v000001fa243a2a20_0 .net "addra", 9 0, L_000001fa244218c0;  1 drivers
v000001fa243a3600_0 .net "clka", 0 0, v000001fa24421280_0;  alias, 1 drivers
v000001fa243a2ac0_0 .net "dina", 31 0, v000001fa2441d090_0;  1 drivers
v000001fa243a2d40_0 .net "douta", 31 0, v000001fa243a2980_0;  alias, 1 drivers
L_000001fa24422a70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fa243a2e80_0 .net "ena", 0 0, L_000001fa24422a70;  1 drivers
v000001fa243a3c40_0 .var "ram_data", 31 0;
L_000001fa24422ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fa243a2f20_0 .net "regcea", 0 0, L_000001fa24422ab8;  1 drivers
v000001fa243a2fc0_0 .net "rsta", 0 0, L_000001fa24421140;  alias, 1 drivers
v000001fa243a3060_0 .net "wea", 0 0, L_000001fa24421500;  alias, 1 drivers
S_000001fa2431dac0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001fa24352700;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001fa2431dac0
v000001fa243a2660_0 .var/i "depth", 31 0;
TD_top_level_tb.uut.data_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001fa243a2660_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001fa243a2660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001fa243a2660_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001fa2431dc50 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001fa24352700;
 .timescale -9 -12;
v000001fa243a2980_0 .var "douta_reg", 31 0;
E_000001fa243ab030 .event posedge, v000001fa243a3600_0;
S_000001fa24315110 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001fa24352700;
 .timescale -9 -12;
S_000001fa243152a0 .scope module, "decoder" "decode" 4 203, 6 4 0, S_000001fa24352570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction_in";
    .port_info 1 /OUTPUT 4 "iType_out";
    .port_info 2 /OUTPUT 4 "aluFunc_out";
    .port_info 3 /OUTPUT 3 "brFunc_out";
    .port_info 4 /OUTPUT 32 "imm_out";
    .port_info 5 /OUTPUT 5 "rs1_out";
    .port_info 6 /OUTPUT 5 "rs2_out";
    .port_info 7 /OUTPUT 5 "rd_out";
enum000001fa24358f10 .enum2/s (32)
   "R" 0,
   "I" 1,
   "S" 2,
   "B" 3,
   "U" 4,
   "J" 5,
   "N" 6
 ;
v000001fa243a3100_0 .var "aluFunc_out", 3 0;
v000001fa243a31a0_0 .var "brFunc_out", 2 0;
v000001fa243a32e0_0 .var "funct3", 2 0;
v000001fa243a3380_0 .var "funct7", 6 0;
v000001fa243a3420_0 .var "iType_out", 3 0;
v000001fa243a3740_0 .var/s "imm", 31 0;
v000001fa243a3f60_0 .var/s "imm_out", 31 0;
v000001fa243a39c0_0 .var/2s "inst_type", 31 0;
v000001fa243a3880_0 .net "instruction_in", 31 0, v000001fa2441e2b0_0;  1 drivers
v000001fa243a3a60_0 .net "opcode", 6 0, L_000001fa244222c0;  1 drivers
v000001fa243a3b00_0 .var "rd", 4 0;
v000001fa243a3ce0_0 .var "rd_out", 4 0;
v000001fa243a3ec0_0 .var "rs1", 4 0;
v000001fa2437de00_0 .var/s "rs1_out", 4 0;
v000001fa2437dea0_0 .var "rs2", 4 0;
v000001fa2437e1c0_0 .var/s "rs2_out", 4 0;
E_000001fa243aaa30/0 .event anyedge, v000001fa243a3a60_0, v000001fa243a3880_0, v000001fa243a3880_0, v000001fa243a3880_0;
E_000001fa243aaa30/1 .event anyedge, v000001fa243a3880_0, v000001fa243a3880_0, v000001fa243a3880_0, v000001fa243a3880_0;
E_000001fa243aaa30/2 .event anyedge, v000001fa243a3880_0, v000001fa243a3880_0, v000001fa243a3880_0, v000001fa243a3880_0;
E_000001fa243aaa30/3 .event anyedge, v000001fa243a3880_0, v000001fa243a3880_0, v000001fa243a3880_0, v000001fa243a3740_0;
E_000001fa243aaa30 .event/or E_000001fa243aaa30/0, E_000001fa243aaa30/1, E_000001fa243aaa30/2, E_000001fa243aaa30/3;
L_000001fa244222c0 .part v000001fa2441e2b0_0, 0, 7;
S_000001fa2430bec0 .scope module, "execute_module" "execute" 4 276, 7 4 0, S_000001fa24352570;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "iType_in";
    .port_info 1 /INPUT 4 "aluFunc_in";
    .port_info 2 /INPUT 3 "brFunc_in";
    .port_info 3 /INPUT 32 "imm_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "rval1_in";
    .port_info 6 /INPUT 32 "rval2_in";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 32 "addr_out";
    .port_info 9 /OUTPUT 32 "nextPc_out";
L_000001fa24384070 .functor BUFZ 32, v000001fa244207e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa24422830 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001fa24419500_0 .net/2u *"_ivl_0", 31 0, L_000001fa24422830;  1 drivers
L_000001fa244228c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fa24418a60_0 .net/2u *"_ivl_10", 31 0, L_000001fa244228c0;  1 drivers
v000001fa24418100_0 .net *"_ivl_12", 0 0, L_000001fa244209c0;  1 drivers
v000001fa24419e60_0 .net *"_ivl_6", 31 0, L_000001fa24420920;  1 drivers
L_000001fa24422878 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa24418600_0 .net *"_ivl_9", 27 0, L_000001fa24422878;  1 drivers
v000001fa244181a0_0 .net "addr_out", 31 0, L_000001fa24420ba0;  alias, 1 drivers
v000001fa24419be0_0 .net "aluFunc_in", 3 0, v000001fa2441d450_0;  1 drivers
v000001fa24418ec0_0 .net/s "alu_result", 31 0, v000001fa24419780_0;  1 drivers
v000001fa24418380_0 .net/s "alu_rval1", 31 0, L_000001fa24384070;  1 drivers
v000001fa24418740_0 .net/s "alu_rval2", 31 0, L_000001fa24420b00;  1 drivers
v000001fa244195a0_0 .net "brFunc_in", 2 0, v000001fa2441d4f0_0;  1 drivers
v000001fa24419960_0 .net "branch_res", 0 0, v000001fa24418d80_0;  1 drivers
v000001fa24419320_0 .var/s "data_out", 31 0;
v000001fa24418b00_0 .net "iType_in", 3 0, v000001fa2441dbd0_0;  1 drivers
v000001fa24418560_0 .net/s "imm_in", 31 0, v000001fa2441d130_0;  1 drivers
v000001fa24418ba0_0 .net "nextPc_default", 31 0, L_000001fa24421d20;  1 drivers
v000001fa244190a0_0 .var "nextPc_out", 31 0;
v000001fa244186a0_0 .net "pc_in", 31 0, v000001fa2441d810_0;  1 drivers
v000001fa24419280_0 .net/s "rval1_in", 31 0, v000001fa244207e0_0;  1 drivers
v000001fa24419640_0 .net/s "rval2_in", 31 0, v000001fa244220e0_0;  1 drivers
E_000001fa243ab370/0 .event anyedge, v000001fa24418b00_0, v000001fa24419780_0, v000001fa24418ba0_0, v000001fa24418d80_0;
E_000001fa243ab370/1 .event anyedge, v000001fa244186a0_0, v000001fa24418560_0, v000001fa24419280_0, v000001fa24419640_0;
E_000001fa243ab370 .event/or E_000001fa243ab370/0, E_000001fa243ab370/1;
L_000001fa24421d20 .arith/sum 32, v000001fa2441d810_0, L_000001fa24422830;
L_000001fa24420920 .concat [ 4 28 0 0], v000001fa2441dbd0_0, L_000001fa24422878;
L_000001fa244209c0 .cmp/eq 32, L_000001fa24420920, L_000001fa244228c0;
L_000001fa24420b00 .functor MUXZ 32, v000001fa244220e0_0, v000001fa2441d130_0, L_000001fa244209c0, C4<>;
L_000001fa24420ba0 .arith/sum 32, v000001fa244207e0_0, v000001fa2441d130_0;
S_000001fa2430c050 .scope module, "my_alu" "alu" 7 54, 8 6 0, S_000001fa2430bec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rval1_in";
    .port_info 1 /INPUT 32 "rval2_in";
    .port_info 2 /INPUT 4 "aluFunc_in";
    .port_info 3 /OUTPUT 32 "data_out";
L_000001fa243840e0 .functor BUFZ 32, L_000001fa24384070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa242e3570 .functor BUFZ 32, L_000001fa24420b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa24418060_0 .net "aluFunc_in", 3 0, v000001fa2441d450_0;  alias, 1 drivers
v000001fa24419780_0 .var/s "data_out", 31 0;
v000001fa24419f00_0 .net/s "rval1_in", 31 0, L_000001fa24384070;  alias, 1 drivers
v000001fa24419b40_0 .net "rval1_u", 31 0, L_000001fa243840e0;  1 drivers
v000001fa24419c80_0 .net/s "rval2_in", 31 0, L_000001fa24420b00;  alias, 1 drivers
v000001fa244193c0_0 .net "rval2_u", 31 0, L_000001fa242e3570;  1 drivers
E_000001fa243aaa70/0 .event anyedge, v000001fa24418060_0, v000001fa24419f00_0, v000001fa24419c80_0, v000001fa24419b40_0;
E_000001fa243aaa70/1 .event anyedge, v000001fa244193c0_0;
E_000001fa243aaa70 .event/or E_000001fa243aaa70/0, E_000001fa243aaa70/1;
S_000001fa242df730 .scope module, "my_branchAlu" "branchAlu" 7 61, 9 8 0, S_000001fa2430bec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rval1_in";
    .port_info 1 /INPUT 32 "rval2_in";
    .port_info 2 /INPUT 3 "brFunc_in";
    .port_info 3 /OUTPUT 1 "bool_out";
L_000001fa2434d560 .functor BUFZ 32, L_000001fa24384070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa2447f290 .functor BUFZ 32, L_000001fa24420b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa24418d80_0 .var "bool_out", 0 0;
v000001fa24418e20_0 .net "brFunc_in", 2 0, v000001fa2441d4f0_0;  alias, 1 drivers
v000001fa24418ce0_0 .net/s "rval1_in", 31 0, L_000001fa24384070;  alias, 1 drivers
v000001fa24419140_0 .net "rval1_u", 31 0, L_000001fa2434d560;  1 drivers
v000001fa244182e0_0 .net/s "rval2_in", 31 0, L_000001fa24420b00;  alias, 1 drivers
v000001fa24419a00_0 .net "rval2_u", 31 0, L_000001fa2447f290;  1 drivers
E_000001fa243aab30/0 .event anyedge, v000001fa24418e20_0, v000001fa24419f00_0, v000001fa24419c80_0, v000001fa24419140_0;
E_000001fa243aab30/1 .event anyedge, v000001fa24419a00_0;
E_000001fa243aab30 .event/or E_000001fa243aab30/0, E_000001fa243aab30/1;
S_000001fa242df8c0 .scope module, "inst_mem" "xilinx_single_port_ram_read_first" 4 179, 5 10 0, S_000001fa24352570;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_000001fa242dfa50 .param/str "INIT_FILE" 0 5 14, "data/inst.mem";
P_000001fa242dfa88 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000001fa242dfac0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001fa242dfaf8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v000001fa24418c40 .array "BRAM", 0 1023, 31 0;
v000001fa24418880_0 .net "addra", 9 0, L_000001fa24421f00;  1 drivers
v000001fa24419d20_0 .net "clka", 0 0, v000001fa24421280_0;  alias, 1 drivers
L_000001fa24422710 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa244184c0_0 .net "dina", 31 0, L_000001fa24422710;  1 drivers
v000001fa24419460_0 .net "douta", 31 0, L_000001fa24383eb0;  alias, 1 drivers
L_000001fa244227a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fa24419820_0 .net "ena", 0 0, L_000001fa244227a0;  1 drivers
v000001fa24418f60_0 .var "ram_data", 31 0;
L_000001fa244227e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fa24419000_0 .net "regcea", 0 0, L_000001fa244227e8;  1 drivers
v000001fa244187e0_0 .net "rsta", 0 0, L_000001fa24421140;  alias, 1 drivers
L_000001fa24422758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fa244196e0_0 .net "wea", 0 0, L_000001fa24422758;  1 drivers
S_000001fa242da030 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001fa242df8c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001fa242da030
v000001fa24418420_0 .var/i "depth", 31 0;
TD_top_level_tb.uut.inst_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001fa24418420_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001fa24418420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001fa24418420_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001fa242da1c0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001fa242df8c0;
 .timescale -9 -12;
L_000001fa24383eb0 .functor BUFZ 32, v000001fa244191e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa244191e0_0 .var "douta_reg", 31 0;
S_000001fa2428d7f0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001fa242df8c0;
 .timescale -9 -12;
S_000001fa2441ae80 .scope module, "registers" "register_file" 4 222, 10 4 0, S_000001fa24352570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 5 "rs1_in";
    .port_info 3 /INPUT 5 "rs2_in";
    .port_info 4 /INPUT 5 "wa_in";
    .port_info 5 /INPUT 1 "we_in";
    .port_info 6 /INPUT 32 "wd_in";
    .port_info 7 /OUTPUT 32 "rd1_out";
    .port_info 8 /OUTPUT 32 "rd2_out";
v000001fa2441b260_11 .array/port v000001fa2441b260, 11;
L_000001fa24384c40 .functor BUFZ 32, v000001fa2441b260_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa2441b260_12 .array/port v000001fa2441b260, 12;
L_000001fa24384af0 .functor BUFZ 32, v000001fa2441b260_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa2441b260_13 .array/port v000001fa2441b260, 13;
L_000001fa243849a0 .functor BUFZ 32, v000001fa2441b260_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa2441b260_14 .array/port v000001fa2441b260, 14;
L_000001fa24384bd0 .functor BUFZ 32, v000001fa2441b260_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa2441b260_15 .array/port v000001fa2441b260, 15;
L_000001fa24383dd0 .functor BUFZ 32, v000001fa2441b260_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa24419dc0_0 .net "a1", 31 0, L_000001fa24384c40;  1 drivers
v000001fa244198c0_0 .net "a2", 31 0, L_000001fa24384af0;  1 drivers
v000001fa24419aa0_0 .net "a3", 31 0, L_000001fa243849a0;  1 drivers
v000001fa2441bd00_0 .net "a4", 31 0, L_000001fa24384bd0;  1 drivers
v000001fa2441b760_0 .net "a5", 31 0, L_000001fa24383dd0;  1 drivers
v000001fa2441b8a0_0 .net "clk_in", 0 0, v000001fa24421280_0;  alias, 1 drivers
v000001fa2441bee0_0 .var "rd1_out", 31 0;
v000001fa2441cde0_0 .var "rd2_out", 31 0;
v000001fa2441b260 .array "registers", 0 31, 31 0;
v000001fa2441ce80_0 .net "rs1_in", 4 0, v000001fa2437de00_0;  alias, 1 drivers
v000001fa2441b580_0 .net "rs2_in", 4 0, v000001fa2437e1c0_0;  alias, 1 drivers
v000001fa2441c2a0_0 .net "rst_in", 0 0, L_000001fa24421140;  alias, 1 drivers
v000001fa2441c020_0 .net "wa_in", 4 0, L_000001fa2447ece0;  alias, 1 drivers
v000001fa2441cb60_0 .net "wd_in", 31 0, L_000001fa24480370;  alias, 1 drivers
v000001fa2441bb20_0 .net "we_in", 0 0, L_000001fa2447ee30;  alias, 1 drivers
v000001fa2441b260_0 .array/port v000001fa2441b260, 0;
v000001fa2441b260_1 .array/port v000001fa2441b260, 1;
v000001fa2441b260_2 .array/port v000001fa2441b260, 2;
E_000001fa243ab570/0 .event anyedge, v000001fa2437de00_0, v000001fa2441b260_0, v000001fa2441b260_1, v000001fa2441b260_2;
v000001fa2441b260_3 .array/port v000001fa2441b260, 3;
v000001fa2441b260_4 .array/port v000001fa2441b260, 4;
v000001fa2441b260_5 .array/port v000001fa2441b260, 5;
v000001fa2441b260_6 .array/port v000001fa2441b260, 6;
E_000001fa243ab570/1 .event anyedge, v000001fa2441b260_3, v000001fa2441b260_4, v000001fa2441b260_5, v000001fa2441b260_6;
v000001fa2441b260_7 .array/port v000001fa2441b260, 7;
v000001fa2441b260_8 .array/port v000001fa2441b260, 8;
v000001fa2441b260_9 .array/port v000001fa2441b260, 9;
v000001fa2441b260_10 .array/port v000001fa2441b260, 10;
E_000001fa243ab570/2 .event anyedge, v000001fa2441b260_7, v000001fa2441b260_8, v000001fa2441b260_9, v000001fa2441b260_10;
E_000001fa243ab570/3 .event anyedge, v000001fa2441b260_11, v000001fa2441b260_12, v000001fa2441b260_13, v000001fa2441b260_14;
v000001fa2441b260_16 .array/port v000001fa2441b260, 16;
v000001fa2441b260_17 .array/port v000001fa2441b260, 17;
v000001fa2441b260_18 .array/port v000001fa2441b260, 18;
E_000001fa243ab570/4 .event anyedge, v000001fa2441b260_15, v000001fa2441b260_16, v000001fa2441b260_17, v000001fa2441b260_18;
v000001fa2441b260_19 .array/port v000001fa2441b260, 19;
v000001fa2441b260_20 .array/port v000001fa2441b260, 20;
v000001fa2441b260_21 .array/port v000001fa2441b260, 21;
v000001fa2441b260_22 .array/port v000001fa2441b260, 22;
E_000001fa243ab570/5 .event anyedge, v000001fa2441b260_19, v000001fa2441b260_20, v000001fa2441b260_21, v000001fa2441b260_22;
v000001fa2441b260_23 .array/port v000001fa2441b260, 23;
v000001fa2441b260_24 .array/port v000001fa2441b260, 24;
v000001fa2441b260_25 .array/port v000001fa2441b260, 25;
v000001fa2441b260_26 .array/port v000001fa2441b260, 26;
E_000001fa243ab570/6 .event anyedge, v000001fa2441b260_23, v000001fa2441b260_24, v000001fa2441b260_25, v000001fa2441b260_26;
v000001fa2441b260_27 .array/port v000001fa2441b260, 27;
v000001fa2441b260_28 .array/port v000001fa2441b260, 28;
v000001fa2441b260_29 .array/port v000001fa2441b260, 29;
v000001fa2441b260_30 .array/port v000001fa2441b260, 30;
E_000001fa243ab570/7 .event anyedge, v000001fa2441b260_27, v000001fa2441b260_28, v000001fa2441b260_29, v000001fa2441b260_30;
v000001fa2441b260_31 .array/port v000001fa2441b260, 31;
E_000001fa243ab570/8 .event anyedge, v000001fa2441b260_31, v000001fa2437e1c0_0;
E_000001fa243ab570 .event/or E_000001fa243ab570/0, E_000001fa243ab570/1, E_000001fa243ab570/2, E_000001fa243ab570/3, E_000001fa243ab570/4, E_000001fa243ab570/5, E_000001fa243ab570/6, E_000001fa243ab570/7, E_000001fa243ab570/8;
S_000001fa2441a520 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 28, 10 28 0, S_000001fa2441ae80;
 .timescale -9 -12;
v000001fa244189c0_0 .var/i "i", 31 0;
    .scope S_000001fa2428d7f0;
T_2 ;
    %vpi_call/w 5 33 "$readmemh", P_000001fa242dfa50, v000001fa24418c40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001fa242da1c0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa244191e0_0, 0, 32;
    %end;
    .thread T_3, $init;
    .scope S_000001fa242da1c0;
T_4 ;
    %wait E_000001fa243ab030;
    %load/vec4 v000001fa244187e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa244191e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fa24419000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001fa24418f60_0;
    %assign/vec4 v000001fa244191e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fa242df8c0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa24418f60_0, 0, 32;
    %end;
    .thread T_5, $init;
    .scope S_000001fa242df8c0;
T_6 ;
    %wait E_000001fa243ab030;
    %load/vec4 v000001fa24419820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001fa244196e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001fa244184c0_0;
    %load/vec4 v000001fa24418880_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa24418c40, 0, 4;
T_6.2 ;
    %load/vec4 v000001fa24418880_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fa24418c40, 4;
    %assign/vec4 v000001fa24418f60_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fa243152a0;
T_7 ;
Ewait_0 .event/or E_000001fa243aaa30, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001fa243a3a60_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa243a39c0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fa243a3a60_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fa243a39c0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001fa243a3a60_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fa243a39c0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000001fa243a3a60_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001fa243a39c0_0, 0, 32;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001fa243a3a60_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001fa243a39c0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001fa243a3a60_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001fa243a39c0_0, 0, 32;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v000001fa243a3a60_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fa243a39c0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v000001fa243a3a60_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001fa243a39c0_0, 0, 32;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v000001fa243a3a60_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001fa243a39c0_0, 0, 32;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v000001fa243a3a60_0;
    %cmpi/e 115, 0, 7;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fa243a39c0_0, 0, 32;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001fa243a39c0_0, 0, 32;
T_7.19 ;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.20, 4;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001fa243a32e0_0, 0, 3;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 7, 25, 6;
    %store/vec4 v000001fa243a3380_0, 0, 7;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001fa243a3ec0_0, 0, 5;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001fa2437dea0_0, 0, 5;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001fa243a3b00_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa243a3740_0, 0, 32;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.22, 4;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001fa243a32e0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001fa243a3380_0, 0, 7;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001fa243a3ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fa2437dea0_0, 0, 5;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001fa243a3b00_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fa243a3740_0, 0, 32;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.24, 4;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001fa243a32e0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001fa243a3380_0, 0, 7;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001fa243a3ec0_0, 0, 5;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001fa2437dea0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fa243a3b00_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fa243a3740_0, 0, 32;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.26, 4;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001fa243a32e0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001fa243a3380_0, 0, 7;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001fa243a3ec0_0, 0, 5;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001fa2437dea0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fa243a3b00_0, 0, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fa243a3880_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fa243a3880_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fa243a3880_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001fa243a3740_0, 0, 32;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_7.28, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa243a32e0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001fa243a3380_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fa243a3ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fa2437dea0_0, 0, 5;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001fa243a3b00_0, 0, 5;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001fa243a3740_0, 0, 32;
    %jmp T_7.29;
T_7.28 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_7.30, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa243a32e0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001fa243a3380_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fa243a3ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fa2437dea0_0, 0, 5;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001fa243a3b00_0, 0, 5;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.32, 8;
    %pushi/vec4 2047, 0, 11;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fa243a3880_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fa243a3880_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fa243a3880_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %jmp/1 T_7.33, 8;
T_7.32 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %load/vec4 v000001fa243a3880_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fa243a3880_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fa243a3880_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fa243a3880_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %jmp/0 T_7.33, 8;
 ; End of false expr.
    %blend;
T_7.33;
    %store/vec4 v000001fa243a3740_0, 0, 32;
    %jmp T_7.31;
T_7.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa243a32e0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001fa243a3380_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fa243a3ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fa2437dea0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fa243a3b00_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa243a3740_0, 0, 32;
T_7.31 ;
T_7.29 ;
T_7.27 ;
T_7.25 ;
T_7.23 ;
T_7.21 ;
    %load/vec4 v000001fa243a3740_0;
    %store/vec4 v000001fa243a3f60_0, 0, 32;
    %load/vec4 v000001fa243a3ec0_0;
    %store/vec4 v000001fa2437de00_0, 0, 5;
    %load/vec4 v000001fa2437dea0_0;
    %store/vec4 v000001fa2437e1c0_0, 0, 5;
    %load/vec4 v000001fa243a3b00_0;
    %store/vec4 v000001fa243a3ce0_0, 0, 5;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.34, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa243a3420_0, 0, 4;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.38, 4;
    %load/vec4 v000001fa243a3380_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.36, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.41, 4;
    %load/vec4 v000001fa243a3380_0;
    %pad/u 8;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.40;
T_7.39 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.44, 4;
    %load/vec4 v000001fa243a3380_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.42, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.43;
T_7.42 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 6, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.47, 4;
    %load/vec4 v000001fa243a3380_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.47;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.46;
T_7.45 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.50, 4;
    %load/vec4 v000001fa243a3380_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.49;
T_7.48 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 1, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.53, 4;
    %load/vec4 v000001fa243a3380_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.51, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.52;
T_7.51 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.56, 4;
    %load/vec4 v000001fa243a3380_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.56;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.54, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.55;
T_7.54 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.59, 4;
    %load/vec4 v000001fa243a3380_0;
    %pad/u 8;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.57, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.58;
T_7.57 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.62, 4;
    %load/vec4 v000001fa243a3380_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.62;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.60, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.61;
T_7.60 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 3, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.65, 4;
    %load/vec4 v000001fa243a3380_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.65;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.63, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
T_7.63 ;
T_7.61 ;
T_7.58 ;
T_7.55 ;
T_7.52 ;
T_7.49 ;
T_7.46 ;
T_7.43 ;
T_7.40 ;
T_7.37 ;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.66, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001fa243a3420_0, 0, 4;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.68, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.69;
T_7.68 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_7.70, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.71;
T_7.70 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.72, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.73;
T_7.72 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.74, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.75;
T_7.74 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 1, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.78, 4;
    %load/vec4 v000001fa243a3740_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.78;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.76, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.77;
T_7.76 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.81, 4;
    %load/vec4 v000001fa243a3740_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.81;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.79, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.80;
T_7.79 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.84, 4;
    %load/vec4 v000001fa243a3740_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 4, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.84;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.82, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.83;
T_7.82 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_7.85, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
    %jmp T_7.86;
T_7.85 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_7.87, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
T_7.87 ;
T_7.86 ;
T_7.83 ;
T_7.80 ;
T_7.77 ;
T_7.75 ;
T_7.73 ;
T_7.71 ;
T_7.69 ;
    %jmp T_7.67;
T_7.66 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001fa243a3100_0, 0, 4;
T_7.67 ;
T_7.35 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.89, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fa243a3420_0, 0, 4;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.91, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa243a31a0_0, 0, 3;
    %jmp T_7.92;
T_7.91 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_7.93, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fa243a31a0_0, 0, 3;
    %jmp T_7.94;
T_7.93 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_7.95, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001fa243a31a0_0, 0, 3;
    %jmp T_7.96;
T_7.95 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_7.97, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001fa243a31a0_0, 0, 3;
    %jmp T_7.98;
T_7.97 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.99, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001fa243a31a0_0, 0, 3;
    %jmp T_7.100;
T_7.99 ;
    %load/vec4 v000001fa243a32e0_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.101, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001fa243a31a0_0, 0, 3;
    %jmp T_7.102;
T_7.101 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001fa243a31a0_0, 0, 3;
T_7.102 ;
T_7.100 ;
T_7.98 ;
T_7.96 ;
T_7.94 ;
T_7.92 ;
    %jmp T_7.90;
T_7.89 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001fa243a31a0_0, 0, 3;
T_7.90 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 4, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.105, 4;
    %load/vec4 v000001fa243a3a60_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.105;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.103, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001fa243a3420_0, 0, 4;
    %jmp T_7.104;
T_7.103 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_7.106, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001fa243a3420_0, 0, 4;
    %jmp T_7.107;
T_7.106 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.110, 4;
    %load/vec4 v000001fa243a3a60_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.110;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.108, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001fa243a3420_0, 0, 4;
    %jmp T_7.109;
T_7.108 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.113, 4;
    %load/vec4 v000001fa243a3a60_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.113;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.111, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fa243a3420_0, 0, 4;
    %jmp T_7.112;
T_7.111 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.114, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001fa243a3420_0, 0, 4;
    %jmp T_7.115;
T_7.114 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/e 4, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.118, 4;
    %load/vec4 v000001fa243a3a60_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.118;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.116, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001fa243a3420_0, 0, 4;
    %jmp T_7.117;
T_7.116 ;
    %load/vec4 v000001fa243a39c0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.122, 4;
    %load/vec4 v000001fa243a39c0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.122;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.121, 9;
    %load/vec4 v000001fa243a39c0_0;
    %pushi/vec4 3, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.121;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.119, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001fa243a3420_0, 0, 4;
T_7.119 ;
T_7.117 ;
T_7.115 ;
T_7.112 ;
T_7.109 ;
T_7.107 ;
T_7.104 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001fa2441ae80;
T_8 ;
    %wait E_000001fa243ab030;
    %load/vec4 v000001fa2441c2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_1, S_000001fa2441a520;
    %jmp t_0;
    .scope S_000001fa2441a520;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa244189c0_0, 0, 32;
T_8.2 ;
    %load/vec4 v000001fa244189c0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fa244189c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa2441b260, 0, 4;
    %load/vec4 v000001fa244189c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa244189c0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_000001fa2441ae80;
t_0 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fa2441bb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000001fa2441cb60_0;
    %load/vec4 v000001fa2441c020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa2441b260, 0, 4;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fa2441ae80;
T_9 ;
Ewait_1 .event/or E_000001fa243ab570, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001fa2441ce80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001fa2441b260, 4;
    %store/vec4 v000001fa2441bee0_0, 0, 32;
    %load/vec4 v000001fa2441b580_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001fa2441b260, 4;
    %store/vec4 v000001fa2441cde0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001fa2430c050;
T_10 ;
Ewait_2 .event/or E_000001fa243aaa70, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001fa24418060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa24419780_0, 0, 32;
    %jmp T_10.11;
T_10.0 ;
    %load/vec4 v000001fa24419f00_0;
    %load/vec4 v000001fa24419c80_0;
    %add;
    %store/vec4 v000001fa24419780_0, 0, 32;
    %jmp T_10.11;
T_10.1 ;
    %load/vec4 v000001fa24419f00_0;
    %load/vec4 v000001fa24419c80_0;
    %sub;
    %store/vec4 v000001fa24419780_0, 0, 32;
    %jmp T_10.11;
T_10.2 ;
    %load/vec4 v000001fa24419f00_0;
    %load/vec4 v000001fa24419c80_0;
    %and;
    %store/vec4 v000001fa24419780_0, 0, 32;
    %jmp T_10.11;
T_10.3 ;
    %load/vec4 v000001fa24419f00_0;
    %load/vec4 v000001fa24419c80_0;
    %or;
    %store/vec4 v000001fa24419780_0, 0, 32;
    %jmp T_10.11;
T_10.4 ;
    %load/vec4 v000001fa24419f00_0;
    %load/vec4 v000001fa24419c80_0;
    %xor;
    %store/vec4 v000001fa24419780_0, 0, 32;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v000001fa24419f00_0;
    %load/vec4 v000001fa24419c80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %store/vec4 v000001fa24419780_0, 0, 32;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v000001fa24419b40_0;
    %load/vec4 v000001fa244193c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v000001fa24419780_0, 0, 32;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v000001fa24419f00_0;
    %load/vec4 v000001fa24419c80_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001fa24419780_0, 0, 32;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v000001fa24419f00_0;
    %load/vec4 v000001fa24419c80_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001fa24419780_0, 0, 32;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v000001fa24419f00_0;
    %load/vec4 v000001fa24419c80_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001fa24419780_0, 0, 32;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001fa242df730;
T_11 ;
Ewait_3 .event/or E_000001fa243aab30, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001fa24418e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa24418d80_0, 0, 1;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v000001fa24418ce0_0;
    %load/vec4 v000001fa244182e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001fa24418d80_0, 0, 1;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v000001fa24418ce0_0;
    %load/vec4 v000001fa244182e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v000001fa24418d80_0, 0, 1;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v000001fa24418ce0_0;
    %load/vec4 v000001fa244182e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v000001fa24418d80_0, 0, 1;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v000001fa24419140_0;
    %load/vec4 v000001fa24419a00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001fa24418d80_0, 0, 1;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v000001fa244182e0_0;
    %load/vec4 v000001fa24418ce0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001fa24418d80_0, 0, 1;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v000001fa24419a00_0;
    %load/vec4 v000001fa24419140_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001fa24418d80_0, 0, 1;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001fa2430bec0;
T_12 ;
Ewait_4 .event/or E_000001fa243ab370, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001fa24418b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_12.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fa24418b00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_12.2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000001fa24418ec0_0;
    %store/vec4 v000001fa24419320_0, 0, 32;
    %load/vec4 v000001fa24418ba0_0;
    %store/vec4 v000001fa244190a0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001fa24418b00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.3, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa24419320_0, 0, 32;
    %load/vec4 v000001fa24419960_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.5, 8;
    %load/vec4 v000001fa244186a0_0;
    %load/vec4 v000001fa24418560_0;
    %add;
    %jmp/1 T_12.6, 8;
T_12.5 ; End of true expr.
    %load/vec4 v000001fa24418ba0_0;
    %jmp/0 T_12.6, 8;
 ; End of false expr.
    %blend;
T_12.6;
    %store/vec4 v000001fa244190a0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v000001fa24418b00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.7, 4;
    %load/vec4 v000001fa24418560_0;
    %store/vec4 v000001fa24419320_0, 0, 32;
    %load/vec4 v000001fa24418ba0_0;
    %store/vec4 v000001fa244190a0_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v000001fa24418b00_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_12.9, 4;
    %load/vec4 v000001fa244186a0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001fa24419320_0, 0, 32;
    %load/vec4 v000001fa244186a0_0;
    %load/vec4 v000001fa24418560_0;
    %add;
    %store/vec4 v000001fa244190a0_0, 0, 32;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v000001fa24418b00_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_12.11, 4;
    %load/vec4 v000001fa244186a0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001fa24419320_0, 0, 32;
    %load/vec4 v000001fa24419280_0;
    %load/vec4 v000001fa24418560_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000001fa244190a0_0, 0, 32;
    %jmp T_12.12;
T_12.11 ;
    %load/vec4 v000001fa24418b00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.13, 4;
    %load/vec4 v000001fa24419640_0;
    %store/vec4 v000001fa24419320_0, 0, 32;
    %load/vec4 v000001fa24418ba0_0;
    %store/vec4 v000001fa244190a0_0, 0, 32;
    %jmp T_12.14;
T_12.13 ;
    %load/vec4 v000001fa24418b00_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_12.15, 4;
    %load/vec4 v000001fa244186a0_0;
    %load/vec4 v000001fa24418560_0;
    %add;
    %store/vec4 v000001fa24419320_0, 0, 32;
    %load/vec4 v000001fa24418ba0_0;
    %store/vec4 v000001fa244190a0_0, 0, 32;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa24419320_0, 0, 32;
T_12.16 ;
T_12.14 ;
T_12.12 ;
T_12.10 ;
T_12.8 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001fa24315110;
T_13 ;
    %vpi_call/w 5 33 "$readmemh", P_000001fa2438ea30, v000001fa243a3ba0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001fa2431dc50;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa243a2980_0, 0, 32;
    %end;
    .thread T_14, $init;
    .scope S_000001fa2431dc50;
T_15 ;
    %wait E_000001fa243ab030;
    %load/vec4 v000001fa243a2fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa243a2980_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001fa243a2f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001fa243a3c40_0;
    %assign/vec4 v000001fa243a2980_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001fa24352700;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa243a3c40_0, 0, 32;
    %end;
    .thread T_16, $init;
    .scope S_000001fa24352700;
T_17 ;
    %wait E_000001fa243ab030;
    %load/vec4 v000001fa243a2e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001fa243a3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001fa243a2ac0_0;
    %load/vec4 v000001fa243a2a20_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa243a3ba0, 0, 4;
T_17.2 ;
    %load/vec4 v000001fa243a2a20_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fa243a3ba0, 4;
    %assign/vec4 v000001fa243a3c40_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001fa24352570;
T_18 ;
    %wait E_000001fa243ab030;
    %load/vec4 v000001fa24421320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa2441d770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa2441e350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa2441d270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa2441edf0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001fa24421b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001fa2441ec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v000001fa2441edf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v000001fa2441d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v000001fa2441d770_0;
    %assign/vec4 v000001fa2441d310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa2441d270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa24422220_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v000001fa24422220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v000001fa2441d770_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001fa2441d310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa24422220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa24421fa0_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v000001fa24421fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v000001fa2441d770_0;
    %addi 8, 0, 32;
    %assign/vec4 v000001fa2441d310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa24421fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa2441edf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa2441d270_0, 0;
T_18.12 ;
T_18.11 ;
T_18.9 ;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v000001fa2441ee90_0;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_18.14, 6;
    %load/vec4 v000001fa2441d590_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.18, 8;
    %load/vec4 v000001fa2441e8f0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %flag_or 8, 6;
T_18.18;
    %jmp/0 T_18.16, 8;
    %load/vec4 v000001fa2441d770_0;
    %addi 4, 0, 32;
    %jmp/1 T_18.17, 8;
T_18.16 ; End of true expr.
    %load/vec4 v000001fa2441e8f0_0;
    %jmp/0 T_18.17, 8;
 ; End of false expr.
    %blend;
T_18.17;
    %assign/vec4 v000001fa2441d770_0, 0;
    %load/vec4 v000001fa2441d770_0;
    %addi 12, 0, 32;
    %assign/vec4 v000001fa2441d310_0, 0;
    %load/vec4 v000001fa2441d590_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.19, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_18.20, 8;
T_18.19 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_18.20, 8;
 ; End of false expr.
    %blend;
T_18.20;
    %pad/s 1;
    %assign/vec4 v000001fa2441edf0_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %load/vec4 v000001fa2441ee90_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.21, 8;
    %load/vec4 v000001fa2441d770_0;
    %jmp/1 T_18.22, 8;
T_18.21 ; End of true expr.
    %load/vec4 v000001fa2441d590_0;
    %flag_set/vec4 9;
    %jmp/1 T_18.25, 9;
    %load/vec4 v000001fa2441e8f0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %flag_or 9, 6;
T_18.25;
    %jmp/0 T_18.23, 9;
    %load/vec4 v000001fa2441d770_0;
    %addi 4, 0, 32;
    %jmp/1 T_18.24, 9;
T_18.23 ; End of true expr.
    %load/vec4 v000001fa2441e8f0_0;
    %jmp/0 T_18.24, 9;
 ; End of false expr.
    %blend;
T_18.24;
    %jmp/0 T_18.22, 8;
 ; End of false expr.
    %blend;
T_18.22;
    %assign/vec4 v000001fa2441d770_0, 0;
    %load/vec4 v000001fa2441d770_0;
    %addi 12, 0, 32;
    %assign/vec4 v000001fa2441d310_0, 0;
    %load/vec4 v000001fa2441d590_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.26, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_18.27, 8;
T_18.26 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_18.27, 8;
 ; End of false expr.
    %blend;
T_18.27;
    %pad/s 1;
    %assign/vec4 v000001fa2441edf0_0, 0;
T_18.15 ;
T_18.7 ;
    %load/vec4 v000001fa2441d590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_18.30, 8;
    %load/vec4 v000001fa2441edf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.31, 10;
    %load/vec4 v000001fa24421fa0_0;
    %nor/r;
    %and;
T_18.31;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.30;
    %jmp/0 T_18.28, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_18.29, 8;
T_18.28 ; End of true expr.
    %load/vec4 v000001fa2441d6d0_0;
    %jmp/0 T_18.29, 8;
 ; End of false expr.
    %blend;
T_18.29;
    %assign/vec4 v000001fa2441e2b0_0, 0;
    %load/vec4 v000001fa2441d770_0;
    %assign/vec4 v000001fa2441ddb0_0, 0;
T_18.4 ;
    %load/vec4 v000001fa2441ec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.32, 8;
    %load/vec4 v000001fa2441d590_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.34, 8;
    %load/vec4 v000001fa2441db30_0;
    %pad/u 32;
    %jmp/1 T_18.35, 8;
T_18.34 ; End of true expr.
    %pushi/vec4 9, 0, 32;
    %jmp/0 T_18.35, 8;
 ; End of false expr.
    %blend;
T_18.35;
    %pad/u 4;
    %assign/vec4 v000001fa2441dbd0_0, 0;
    %load/vec4 v000001fa2441d590_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.36, 8;
    %load/vec4 v000001fa2441e170_0;
    %pad/u 32;
    %jmp/1 T_18.37, 8;
T_18.36 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_18.37, 8;
 ; End of false expr.
    %blend;
T_18.37;
    %pad/u 4;
    %assign/vec4 v000001fa2441d450_0, 0;
    %load/vec4 v000001fa2441d590_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.38, 8;
    %load/vec4 v000001fa2441e7b0_0;
    %pad/u 32;
    %jmp/1 T_18.39, 8;
T_18.38 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_18.39, 8;
 ; End of false expr.
    %blend;
T_18.39;
    %pad/u 3;
    %assign/vec4 v000001fa2441d4f0_0, 0;
    %load/vec4 v000001fa2441e3f0_0;
    %assign/vec4 v000001fa2441d130_0, 0;
    %load/vec4 v000001fa2441d590_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.40, 8;
    %load/vec4 v000001fa2441de50_0;
    %jmp/1 T_18.41, 8;
T_18.40 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_18.41, 8;
 ; End of false expr.
    %blend;
T_18.41;
    %assign/vec4 v000001fa2441ead0_0, 0;
    %load/vec4 v000001fa2441ddb0_0;
    %assign/vec4 v000001fa2441d810_0, 0;
    %load/vec4 v000001fa244204c0_0;
    %assign/vec4 v000001fa244207e0_0, 0;
    %load/vec4 v000001fa24421820_0;
    %assign/vec4 v000001fa244220e0_0, 0;
    %jmp T_18.33;
T_18.32 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fa2441dbd0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001fa2441d450_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001fa2441d4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa2441d130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fa2441ead0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa2441d810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa244207e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa244220e0_0, 0;
T_18.33 ;
    %load/vec4 v000001fa244207e0_0;
    %assign/vec4 v000001fa24420600_0, 0;
    %load/vec4 v000001fa2441d130_0;
    %assign/vec4 v000001fa2441e5d0_0, 0;
    %load/vec4 v000001fa2441dbd0_0;
    %assign/vec4 v000001fa2441dd10_0, 0;
    %load/vec4 v000001fa2441ecb0_0;
    %assign/vec4 v000001fa2441d090_0, 0;
    %load/vec4 v000001fa2441ead0_0;
    %assign/vec4 v000001fa2441eb70_0, 0;
    %load/vec4 v000001fa2441dd10_0;
    %assign/vec4 v000001fa2441d1d0_0, 0;
    %load/vec4 v000001fa2441eb70_0;
    %assign/vec4 v000001fa2441ef30_0, 0;
    %load/vec4 v000001fa2441d090_0;
    %assign/vec4 v000001fa24421e60_0, 0;
T_18.2 ;
    %load/vec4 v000001fa2441d1d0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_18.42, 4;
    %load/vec4 v000001fa2441e350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.44, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa2441e350_0, 0;
    %jmp T_18.45;
T_18.44 ;
    %load/vec4 v000001fa2441e350_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v000001fa2441e350_0, 0;
T_18.45 ;
T_18.42 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001fa24352570;
T_19 ;
Ewait_5 .event/or E_000001fa243aabb0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001fa2441d1d0_0;
    %cmpi/e 15, 15, 4;
    %jmp/0xz  T_19.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa24421b40_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001fa2441d1d0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_19.2, 4;
    %load/vec4 v000001fa2441e350_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 5;
    %and;
T_19.2;
    %store/vec4 v000001fa24421b40_0, 0, 1;
T_19.1 ;
    %load/vec4 v000001fa2441dbd0_0;
    %cmpi/e 15, 15, 4;
    %jmp/0xz  T_19.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa2441ec10_0, 0, 1;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v000001fa24420560_0;
    %load/vec4 v000001fa2441ead0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_19.8, 4;
    %load/vec4 v000001fa2441dbd0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.8;
    %flag_set/vec4 8;
    %jmp/1 T_19.7, 8;
    %load/vec4 v000001fa24422040_0;
    %load/vec4 v000001fa2441ead0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_19.9, 4;
    %load/vec4 v000001fa2441dbd0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.7;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa2441ec10_0, 0, 1;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v000001fa2441dd10_0;
    %cmpi/e 15, 15, 4;
    %jmp/0xz  T_19.10, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa2441ec10_0, 0, 1;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v000001fa24420560_0;
    %load/vec4 v000001fa2441eb70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_19.15, 4;
    %load/vec4 v000001fa2441dd10_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.15;
    %flag_set/vec4 8;
    %jmp/1 T_19.14, 8;
    %load/vec4 v000001fa24422040_0;
    %load/vec4 v000001fa2441eb70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_19.16, 4;
    %load/vec4 v000001fa2441dd10_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.14;
    %jmp/0xz  T_19.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa2441ec10_0, 0, 1;
    %jmp T_19.13;
T_19.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa2441ec10_0, 0, 1;
T_19.13 ;
T_19.11 ;
T_19.6 ;
T_19.4 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001fa24352570;
T_20 ;
Ewait_6 .event/or E_000001fa243ab530, E_0x0;
    %wait Ewait_6;
    %load/vec4 v000001fa24420560_0;
    %load/vec4 v000001fa2441ead0_0;
    %cmp/e;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v000001fa2441ec10_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.2, 8;
    %load/vec4 v000001fa2441ecb0_0;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %store/vec4 v000001fa244204c0_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001fa24420560_0;
    %load/vec4 v000001fa2441eb70_0;
    %cmp/e;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v000001fa2441ec10_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.6, 8;
    %load/vec4 v000001fa2441d090_0;
    %jmp/1 T_20.7, 8;
T_20.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.7, 8;
 ; End of false expr.
    %blend;
T_20.7;
    %store/vec4 v000001fa244204c0_0, 0, 32;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v000001fa24420560_0;
    %load/vec4 v000001fa2441ef30_0;
    %cmp/e;
    %jmp/0xz  T_20.8, 4;
    %load/vec4 v000001fa24421b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_20.10, 8;
    %load/vec4 v000001fa24421e60_0;
    %jmp/1 T_20.11, 8;
T_20.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.11, 8;
 ; End of false expr.
    %blend;
T_20.11;
    %store/vec4 v000001fa244204c0_0, 0, 32;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v000001fa2441e990_0;
    %store/vec4 v000001fa244204c0_0, 0, 32;
T_20.9 ;
T_20.5 ;
T_20.1 ;
    %load/vec4 v000001fa24422040_0;
    %load/vec4 v000001fa2441ead0_0;
    %cmp/e;
    %jmp/0xz  T_20.12, 4;
    %load/vec4 v000001fa2441ec10_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.14, 8;
    %load/vec4 v000001fa2441ecb0_0;
    %jmp/1 T_20.15, 8;
T_20.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.15, 8;
 ; End of false expr.
    %blend;
T_20.15;
    %store/vec4 v000001fa24421820_0, 0, 32;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v000001fa24422040_0;
    %load/vec4 v000001fa2441eb70_0;
    %cmp/e;
    %jmp/0xz  T_20.16, 4;
    %load/vec4 v000001fa2441ec10_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.18, 8;
    %load/vec4 v000001fa2441d090_0;
    %jmp/1 T_20.19, 8;
T_20.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.19, 8;
 ; End of false expr.
    %blend;
T_20.19;
    %store/vec4 v000001fa24421820_0, 0, 32;
    %jmp T_20.17;
T_20.16 ;
    %load/vec4 v000001fa24422040_0;
    %load/vec4 v000001fa2441ef30_0;
    %cmp/e;
    %jmp/0xz  T_20.20, 4;
    %load/vec4 v000001fa24421b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_20.22, 8;
    %load/vec4 v000001fa24421e60_0;
    %jmp/1 T_20.23, 8;
T_20.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.23, 8;
 ; End of false expr.
    %blend;
T_20.23;
    %store/vec4 v000001fa24421820_0, 0, 32;
    %jmp T_20.21;
T_20.20 ;
    %load/vec4 v000001fa2441e710_0;
    %store/vec4 v000001fa24421820_0, 0, 32;
T_20.21 ;
T_20.17 ;
T_20.13 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001fa24352570;
T_21 ;
    %wait E_000001fa243ab030;
    %load/vec4 v000001fa24421320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fa2441e530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa2441ee90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa2441e210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa24422360_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001fa2441ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001fa2441e530_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.6, 4;
    %load/vec4 v000001fa2441e210_0;
    %nor/r;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v000001fa24421e60_0;
    %assign/vec4 v000001fa2441ed50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa2441e210_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v000001fa2441e530_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001fa2441e530_0, 0;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001fa24352570;
T_22 ;
    %wait E_000001fa243ab030;
    %load/vec4 v000001fa2441d6d0_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_22.2, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fa2441d770_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa2441ee90_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001fa24352570;
T_23 ;
    %wait E_000001fa243ab030;
    %load/vec4 v000001fa2441d6d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v000001fa24422360_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fa24422360_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001fa243bcc40;
T_24 ;
    %delay 5000, 0;
    %load/vec4 v000001fa24421280_0;
    %nor/r;
    %store/vec4 v000001fa24421280_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_000001fa243bcc40;
T_25 ;
    %vpi_call/w 3 34 "$dumpfile", "top_level.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fa243bcc40 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa24421280_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa244216e0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001fa244216e0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa244216e0_0, 0, 4;
    %delay 10000, 0;
    %fork t_3, S_000001fa243bcdd0;
    %jmp t_2;
    .scope S_000001fa243bcdd0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa243a2840_0, 0, 32;
T_25.0 ;
    %load/vec4 v000001fa243a2840_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_25.1, 5;
    %delay 10000, 0;
    %load/vec4 v000001fa243a2840_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001fa243a2840_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .scope S_000001fa243bcc40;
t_2 %join;
    %vpi_call/w 3 48 "$display", "%d", v000001fa24422180_0 {0 0 0};
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim/top_level_tb.sv";
    "hdl/top_level.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/decode.sv";
    "hdl/execute.sv";
    "hdl/alu.sv";
    "hdl/branch_alu.sv";
    "hdl/register_file.sv";
