0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/clk_wiz_0/vcs/glbl.v,1544155481,verilog,,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/ies/glbl.v,,,,,../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/clk_wiz_0/xcelium/glbl.v,1544155481,verilog,,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/activehdl/glbl.v,,,,,../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/clk_wiz_0/xsim/glbl.v,1544155481,verilog,,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/clk_wiz_0/xcelium/glbl.v,,,,,../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/activehdl/glbl.v,1544155481,verilog,,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/clk_wiz_0/vcs/glbl.v,,,,,../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/ies/glbl.v,1544155481,verilog,,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/vcs/glbl.v,,,,,../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/modelsim/glbl.v,1544155481,verilog,,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/questa/glbl.v,,,,,../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/questa/glbl.v,1544155481,verilog,,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/riviera/glbl.v,,,,,../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/riviera/glbl.v,1544155481,verilog,,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/clk_wiz_0/xsim/glbl.v,,,,,../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/vcs/glbl.v,1544155481,verilog,,,,,,,../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/xcelium/glbl.v,1544155481,verilog,,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/modelsim/glbl.v,,,,,../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1/Clk_Gen_sim_netlist.vhdl,1573304526,vhdl,,,,clk_gen;clk_gen_clk_gen_clk_wiz,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/fifo_1/fifo_sim_netlist.vhdl,1573304620,vhdl,,,,fifo;fifo_blk_mem_gen_generic_cstr;fifo_blk_mem_gen_prim_width;fifo_blk_mem_gen_prim_wrapper;fifo_blk_mem_gen_top;fifo_blk_mem_gen_v8_4_2;fifo_blk_mem_gen_v8_4_2_synth;fifo_fifo_generator_ramfifo;fifo_fifo_generator_top;fifo_fifo_generator_v13_2_3;fifo_fifo_generator_v13_2_3_synth;fifo_memory;fifo_rd_bin_cntr;fifo_rd_logic;fifo_rd_status_flags_ss;fifo_wr_bin_cntr;fifo_wr_logic;fifo_wr_status_flags_ss,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_test.vhd,1413446232,vhdl,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/tb_RS232top.vhd,,,rs232_test,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232top.vhd,1573433958,vhdl,,,,rs232top,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd,1572283995,vhdl,,,,rx_rs232,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd,1572995743,vhdl,,,,shiftregister,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd,1573432718,vhdl,,,,tx_rs232,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/tb_RS232top.vhd,1573429033,vhdl,,,,rs232top_tb,,,,,,,,
