--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.906 ns
From           : UART_RXD
To             : miniUART:UART|RxUnit:RxDev|SampleCnt[3]
From Clock     : --
To Clock       : CLOCK_27
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.222 ns
From           : GPIO:uGPIO|LEDR_R[7]
To             : LEDR[7]
From Clock     : CLOCK_27
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.541 ns
From           : altera_internal_jtag~TDIUTAP
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
Slack          : -6.085 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4]
To             : RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3]
From Clock     : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0
To Clock       : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1
Failed Paths   : 1024

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : 5.673 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 115.55 MHz ( period = 8.654 ns )
From           : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To             : sld_hub:auto_hub|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
Slack          : 18.058 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : 15.65 MHz ( period = 63.884 ns )
From           : ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10
To             : GPIO:uGPIO|LEDR_R[6]
From Clock     : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0
To Clock       : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : miniUART:UART|TxUnit:TxDev|TReg[7]
To             : miniUART:UART|TxUnit:TxDev|TReg[7]
From Clock     : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0
To Clock       : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
Slack          : 0.391 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff
From Clock     : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1
To Clock       : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Hold: 'altera_internal_jtag~TCKUTAP'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : sld_hub:auto_hub|tdo_bypass_reg
To             : sld_hub:auto_hub|tdo_bypass_reg
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1024

--------------------------------------------------------------------------------------

