// Seed: 3448139596
module module_0 (
    output supply1 id_0,
    input wand id_1
    , id_21,
    output uwire id_2,
    output supply1 id_3,
    output wand id_4
    , id_22,
    output tri id_5,
    input wor id_6,
    output tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wor id_11,
    output tri id_12,
    output tri1 id_13,
    output tri1 id_14,
    input tri0 id_15,
    output wor id_16,
    input wand id_17,
    output tri0 id_18,
    input tri id_19
);
  assign id_4 = id_11 !== -1;
  initial assume (1 != 1);
endmodule
module module_1 (
    input  wor  id_0,
    output wor  id_1,
    output tri1 id_2
);
  assign id_1 = ~id_0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_4 = 0;
  assign id_1 = id_0;
  assign id_1 = 1;
  wire id_4;
  wire id_5;
  ;
endmodule
