#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jan 16 19:31:55 2022
# Process ID: 28816
# Current directory: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24668 C:\Users\a609071103.cs07\Documents\micro processor\HW4\aquila_sd\aquila_sd\aquila_sd\aquila_sd.xpr
# Log file: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/vivado.log
# Journal file: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1438.617 ; gain = 0.000
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.715 . Memory (MB): peak = 1438.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1940 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance s_axi_aclk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2064.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 328 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 196 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM32X1S => RAM32X1S (RAMS32): 92 instances

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 2085.094 ; gain = 646.477
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*irq_taken*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list Aquila_SoC/RISCV_CORE0/irq_taken ]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Jan 16 19:34:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.632 . Memory (MB): peak = 2207.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1940 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance s_axi_aclk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2242.426 ; gain = 79.375
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2242.426 ; gain = 0.000
[Sun Jan 16 19:38:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2242.426 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-01:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2242.426 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438C7A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3939.082 ; gain = 1696.656
set_property PROGRAM.FILE {C:\Users\a609071103.cs07\Desktop\SD\soc_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) .
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property TRIGGER_COMPARE_VALUE eq32'h8000_7C64 [get_hw_probes Aquila_SoC/RISCV_CORE0/dec_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-16 19:50:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-16 19:50:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_7C90 [get_hw_probes Aquila_SoC/RISCV_CORE0/dec_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-16 19:51:33
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-16 19:51:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-16 19:51:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_2ABC [get_hw_probes Aquila_SoC/RISCV_CORE0/dec_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-16 19:59:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-16 19:59:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes Aquila_SoC/RISCV_CORE0/dec_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes Aquila_SoC/RISCV_CORE0/irq_taken -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-16 21:17:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-16 21:17:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*sft_irq*" ]
WARNING: [Vivado 12-507] No nets matched '*sft_irq*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*sft_irq_i*" ]
WARNING: [Vivado 12-507] No nets matched '*sft_irq_i*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*context_overhead*" ]
WARNING: [Vivado 12-507] No nets matched '*context_overhead*'.
WARNING: [Coretcl 2-1122] No objects found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Jan 16 23:22:19 2022] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Jan 16 23:24:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1/runme.log
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*context*" ]
WARNING: [Vivado 12-507] No nets matched '*context*'.
WARNING: [Coretcl 2-1122] No objects found.
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.641 . Memory (MB): peak = 5280.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1948 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance s_axi_aclk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 5280.250 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/context_overhead[0]} {Aquila_SoC/RISCV_CORE0/context_overhead[1]} {Aquila_SoC/RISCV_CORE0/context_overhead[2]} {Aquila_SoC/RISCV_CORE0/context_overhead[3]} {Aquila_SoC/RISCV_CORE0/context_overhead[4]} {Aquila_SoC/RISCV_CORE0/context_overhead[5]} {Aquila_SoC/RISCV_CORE0/context_overhead[6]} {Aquila_SoC/RISCV_CORE0/context_overhead[7]} {Aquila_SoC/RISCV_CORE0/context_overhead[8]} {Aquila_SoC/RISCV_CORE0/context_overhead[9]} {Aquila_SoC/RISCV_CORE0/context_overhead[10]} {Aquila_SoC/RISCV_CORE0/context_overhead[11]} {Aquila_SoC/RISCV_CORE0/context_overhead[12]} {Aquila_SoC/RISCV_CORE0/context_overhead[13]} {Aquila_SoC/RISCV_CORE0/context_overhead[14]} {Aquila_SoC/RISCV_CORE0/context_overhead[15]} {Aquila_SoC/RISCV_CORE0/context_overhead[16]} {Aquila_SoC/RISCV_CORE0/context_overhead[17]} {Aquila_SoC/RISCV_CORE0/context_overhead[18]} {Aquila_SoC/RISCV_CORE0/context_overhead[19]} {Aquila_SoC/RISCV_CORE0/context_overhead[20]} {Aquila_SoC/RISCV_CORE0/context_overhead[21]} {Aquila_SoC/RISCV_CORE0/context_overhead[22]} {Aquila_SoC/RISCV_CORE0/context_overhead[23]} {Aquila_SoC/RISCV_CORE0/context_overhead[24]} {Aquila_SoC/RISCV_CORE0/context_overhead[25]} {Aquila_SoC/RISCV_CORE0/context_overhead[26]} {Aquila_SoC/RISCV_CORE0/context_overhead[27]} {Aquila_SoC/RISCV_CORE0/context_overhead[28]} {Aquila_SoC/RISCV_CORE0/context_overhead[29]} {Aquila_SoC/RISCV_CORE0/context_overhead[30]} {Aquila_SoC/RISCV_CORE0/context_overhead[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Aquila_SoC/RISCV_CORE0/irq_taken ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 5280.250 ; gain = 0.000
[Sun Jan 16 23:28:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5280.250 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/RISCV_CORE0/context_overhead} }
set_property TRIGGER_COMPARE_VALUE eq1'h1 [get_hw_probes Aquila_SoC/RISCV_CORE0/irq_taken -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'hX [get_hw_probes Aquila_SoC/RISCV_CORE0/irq_taken -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_7C90 [get_hw_probes Aquila_SoC/RISCV_CORE0/dec_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-16 23:38:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-16 23:38:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-16 23:39:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-16 23:39:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-16 23:39:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-16 23:39:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property TRIGGER_COMPARE_VALUE eq32'h8000_7C9C [get_hw_probes Aquila_SoC/RISCV_CORE0/dec_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-16 23:44:06
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Jan 16 23:46:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.581 . Memory (MB): peak = 5395.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1980 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance s_axi_aclk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5395.125 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/context_overhead[0]} {Aquila_SoC/RISCV_CORE0/context_overhead[1]} {Aquila_SoC/RISCV_CORE0/context_overhead[2]} {Aquila_SoC/RISCV_CORE0/context_overhead[3]} {Aquila_SoC/RISCV_CORE0/context_overhead[4]} {Aquila_SoC/RISCV_CORE0/context_overhead[5]} {Aquila_SoC/RISCV_CORE0/context_overhead[6]} {Aquila_SoC/RISCV_CORE0/context_overhead[7]} {Aquila_SoC/RISCV_CORE0/context_overhead[8]} {Aquila_SoC/RISCV_CORE0/context_overhead[9]} {Aquila_SoC/RISCV_CORE0/context_overhead[10]} {Aquila_SoC/RISCV_CORE0/context_overhead[11]} {Aquila_SoC/RISCV_CORE0/context_overhead[12]} {Aquila_SoC/RISCV_CORE0/context_overhead[13]} {Aquila_SoC/RISCV_CORE0/context_overhead[14]} {Aquila_SoC/RISCV_CORE0/context_overhead[15]} {Aquila_SoC/RISCV_CORE0/context_overhead[16]} {Aquila_SoC/RISCV_CORE0/context_overhead[17]} {Aquila_SoC/RISCV_CORE0/context_overhead[18]} {Aquila_SoC/RISCV_CORE0/context_overhead[19]} {Aquila_SoC/RISCV_CORE0/context_overhead[20]} {Aquila_SoC/RISCV_CORE0/context_overhead[21]} {Aquila_SoC/RISCV_CORE0/context_overhead[22]} {Aquila_SoC/RISCV_CORE0/context_overhead[23]} {Aquila_SoC/RISCV_CORE0/context_overhead[24]} {Aquila_SoC/RISCV_CORE0/context_overhead[25]} {Aquila_SoC/RISCV_CORE0/context_overhead[26]} {Aquila_SoC/RISCV_CORE0/context_overhead[27]} {Aquila_SoC/RISCV_CORE0/context_overhead[28]} {Aquila_SoC/RISCV_CORE0/context_overhead[29]} {Aquila_SoC/RISCV_CORE0/context_overhead[30]} {Aquila_SoC/RISCV_CORE0/context_overhead[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/RISCV_CORE0/pcu_pc[0]} {Aquila_SoC/RISCV_CORE0/pcu_pc[1]} {Aquila_SoC/RISCV_CORE0/pcu_pc[2]} {Aquila_SoC/RISCV_CORE0/pcu_pc[3]} {Aquila_SoC/RISCV_CORE0/pcu_pc[4]} {Aquila_SoC/RISCV_CORE0/pcu_pc[5]} {Aquila_SoC/RISCV_CORE0/pcu_pc[6]} {Aquila_SoC/RISCV_CORE0/pcu_pc[7]} {Aquila_SoC/RISCV_CORE0/pcu_pc[8]} {Aquila_SoC/RISCV_CORE0/pcu_pc[9]} {Aquila_SoC/RISCV_CORE0/pcu_pc[10]} {Aquila_SoC/RISCV_CORE0/pcu_pc[11]} {Aquila_SoC/RISCV_CORE0/pcu_pc[12]} {Aquila_SoC/RISCV_CORE0/pcu_pc[13]} {Aquila_SoC/RISCV_CORE0/pcu_pc[14]} {Aquila_SoC/RISCV_CORE0/pcu_pc[15]} {Aquila_SoC/RISCV_CORE0/pcu_pc[16]} {Aquila_SoC/RISCV_CORE0/pcu_pc[17]} {Aquila_SoC/RISCV_CORE0/pcu_pc[18]} {Aquila_SoC/RISCV_CORE0/pcu_pc[19]} {Aquila_SoC/RISCV_CORE0/pcu_pc[20]} {Aquila_SoC/RISCV_CORE0/pcu_pc[21]} {Aquila_SoC/RISCV_CORE0/pcu_pc[22]} {Aquila_SoC/RISCV_CORE0/pcu_pc[23]} {Aquila_SoC/RISCV_CORE0/pcu_pc[24]} {Aquila_SoC/RISCV_CORE0/pcu_pc[25]} {Aquila_SoC/RISCV_CORE0/pcu_pc[26]} {Aquila_SoC/RISCV_CORE0/pcu_pc[27]} {Aquila_SoC/RISCV_CORE0/pcu_pc[28]} {Aquila_SoC/RISCV_CORE0/pcu_pc[29]} {Aquila_SoC/RISCV_CORE0/pcu_pc[30]} {Aquila_SoC/RISCV_CORE0/pcu_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/RISCV_CORE0/irq_taken ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 5395.125 ; gain = 0.000
[Sun Jan 16 23:50:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5395.125 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/RISCV_CORE0/pcu_pc} }
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes Aquila_SoC/RISCV_CORE0/dec_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_7C98 [get_hw_probes Aquila_SoC/RISCV_CORE0/pcu_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-16 23:59:39
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property TRIGGER_COMPARE_VALUE eq32'h8000_7C8C [get_hw_probes Aquila_SoC/RISCV_CORE0/pcu_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 00:01:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 00:01:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property TRIGGER_COMPARE_VALUE eq32'h8000_6100 [get_hw_probes Aquila_SoC/RISCV_CORE0/pcu_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 00:03:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 00:03:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_62E8 [get_hw_probes Aquila_SoC/RISCV_CORE0/pcu_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 00:05:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 00:05:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Jan 17 03:52:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.590 . Memory (MB): peak = 5456.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance s_axi_aclk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 5456.812 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 5456.812 ; gain = 0.000
[Mon Jan 17 04:06:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5456.812 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 17 04:17:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1/runme.log
[Mon Jan 17 04:17:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.662 . Memory (MB): peak = 5456.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5456.812 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5456.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 5456.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 411 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 80 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 202 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM32X1S => RAM32X1S (RAMS32): 92 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 5456.812 ; gain = 0.000
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5456.812 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.601 . Memory (MB): peak = 5456.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance s_axi_aclk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 5456.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 328 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 196 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM32X1S => RAM32X1S (RAMS32): 92 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 5456.812 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/pcu_pc[0]} {Aquila_SoC/RISCV_CORE0/pcu_pc[1]} {Aquila_SoC/RISCV_CORE0/pcu_pc[2]} {Aquila_SoC/RISCV_CORE0/pcu_pc[3]} {Aquila_SoC/RISCV_CORE0/pcu_pc[4]} {Aquila_SoC/RISCV_CORE0/pcu_pc[5]} {Aquila_SoC/RISCV_CORE0/pcu_pc[6]} {Aquila_SoC/RISCV_CORE0/pcu_pc[7]} {Aquila_SoC/RISCV_CORE0/pcu_pc[8]} {Aquila_SoC/RISCV_CORE0/pcu_pc[9]} {Aquila_SoC/RISCV_CORE0/pcu_pc[10]} {Aquila_SoC/RISCV_CORE0/pcu_pc[11]} {Aquila_SoC/RISCV_CORE0/pcu_pc[12]} {Aquila_SoC/RISCV_CORE0/pcu_pc[13]} {Aquila_SoC/RISCV_CORE0/pcu_pc[14]} {Aquila_SoC/RISCV_CORE0/pcu_pc[15]} {Aquila_SoC/RISCV_CORE0/pcu_pc[16]} {Aquila_SoC/RISCV_CORE0/pcu_pc[17]} {Aquila_SoC/RISCV_CORE0/pcu_pc[18]} {Aquila_SoC/RISCV_CORE0/pcu_pc[19]} {Aquila_SoC/RISCV_CORE0/pcu_pc[20]} {Aquila_SoC/RISCV_CORE0/pcu_pc[21]} {Aquila_SoC/RISCV_CORE0/pcu_pc[22]} {Aquila_SoC/RISCV_CORE0/pcu_pc[23]} {Aquila_SoC/RISCV_CORE0/pcu_pc[24]} {Aquila_SoC/RISCV_CORE0/pcu_pc[25]} {Aquila_SoC/RISCV_CORE0/pcu_pc[26]} {Aquila_SoC/RISCV_CORE0/pcu_pc[27]} {Aquila_SoC/RISCV_CORE0/pcu_pc[28]} {Aquila_SoC/RISCV_CORE0/pcu_pc[29]} {Aquila_SoC/RISCV_CORE0/pcu_pc[30]} {Aquila_SoC/RISCV_CORE0/pcu_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/semaphre_overhead[0]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[1]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[2]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[3]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[4]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[5]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[6]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[7]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[8]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[9]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[10]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[11]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[12]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[13]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[14]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[15]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[16]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[17]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[18]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[19]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[20]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[21]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[22]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[23]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[24]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[25]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[26]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[27]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[28]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[29]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[30]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/RISCV_CORE0/context_overhead[0]} {Aquila_SoC/RISCV_CORE0/context_overhead[1]} {Aquila_SoC/RISCV_CORE0/context_overhead[2]} {Aquila_SoC/RISCV_CORE0/context_overhead[3]} {Aquila_SoC/RISCV_CORE0/context_overhead[4]} {Aquila_SoC/RISCV_CORE0/context_overhead[5]} {Aquila_SoC/RISCV_CORE0/context_overhead[6]} {Aquila_SoC/RISCV_CORE0/context_overhead[7]} {Aquila_SoC/RISCV_CORE0/context_overhead[8]} {Aquila_SoC/RISCV_CORE0/context_overhead[9]} {Aquila_SoC/RISCV_CORE0/context_overhead[10]} {Aquila_SoC/RISCV_CORE0/context_overhead[11]} {Aquila_SoC/RISCV_CORE0/context_overhead[12]} {Aquila_SoC/RISCV_CORE0/context_overhead[13]} {Aquila_SoC/RISCV_CORE0/context_overhead[14]} {Aquila_SoC/RISCV_CORE0/context_overhead[15]} {Aquila_SoC/RISCV_CORE0/context_overhead[16]} {Aquila_SoC/RISCV_CORE0/context_overhead[17]} {Aquila_SoC/RISCV_CORE0/context_overhead[18]} {Aquila_SoC/RISCV_CORE0/context_overhead[19]} {Aquila_SoC/RISCV_CORE0/context_overhead[20]} {Aquila_SoC/RISCV_CORE0/context_overhead[21]} {Aquila_SoC/RISCV_CORE0/context_overhead[22]} {Aquila_SoC/RISCV_CORE0/context_overhead[23]} {Aquila_SoC/RISCV_CORE0/context_overhead[24]} {Aquila_SoC/RISCV_CORE0/context_overhead[25]} {Aquila_SoC/RISCV_CORE0/context_overhead[26]} {Aquila_SoC/RISCV_CORE0/context_overhead[27]} {Aquila_SoC/RISCV_CORE0/context_overhead[28]} {Aquila_SoC/RISCV_CORE0/context_overhead[29]} {Aquila_SoC/RISCV_CORE0/context_overhead[30]} {Aquila_SoC/RISCV_CORE0/context_overhead[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/RISCV_CORE0/critical_overhead[0]} {Aquila_SoC/RISCV_CORE0/critical_overhead[1]} {Aquila_SoC/RISCV_CORE0/critical_overhead[2]} {Aquila_SoC/RISCV_CORE0/critical_overhead[3]} {Aquila_SoC/RISCV_CORE0/critical_overhead[4]} {Aquila_SoC/RISCV_CORE0/critical_overhead[5]} {Aquila_SoC/RISCV_CORE0/critical_overhead[6]} {Aquila_SoC/RISCV_CORE0/critical_overhead[7]} {Aquila_SoC/RISCV_CORE0/critical_overhead[8]} {Aquila_SoC/RISCV_CORE0/critical_overhead[9]} {Aquila_SoC/RISCV_CORE0/critical_overhead[10]} {Aquila_SoC/RISCV_CORE0/critical_overhead[11]} {Aquila_SoC/RISCV_CORE0/critical_overhead[12]} {Aquila_SoC/RISCV_CORE0/critical_overhead[13]} {Aquila_SoC/RISCV_CORE0/critical_overhead[14]} {Aquila_SoC/RISCV_CORE0/critical_overhead[15]} {Aquila_SoC/RISCV_CORE0/critical_overhead[16]} {Aquila_SoC/RISCV_CORE0/critical_overhead[17]} {Aquila_SoC/RISCV_CORE0/critical_overhead[18]} {Aquila_SoC/RISCV_CORE0/critical_overhead[19]} {Aquila_SoC/RISCV_CORE0/critical_overhead[20]} {Aquila_SoC/RISCV_CORE0/critical_overhead[21]} {Aquila_SoC/RISCV_CORE0/critical_overhead[22]} {Aquila_SoC/RISCV_CORE0/critical_overhead[23]} {Aquila_SoC/RISCV_CORE0/critical_overhead[24]} {Aquila_SoC/RISCV_CORE0/critical_overhead[25]} {Aquila_SoC/RISCV_CORE0/critical_overhead[26]} {Aquila_SoC/RISCV_CORE0/critical_overhead[27]} {Aquila_SoC/RISCV_CORE0/critical_overhead[28]} {Aquila_SoC/RISCV_CORE0/critical_overhead[29]} {Aquila_SoC/RISCV_CORE0/critical_overhead[30]} {Aquila_SoC/RISCV_CORE0/critical_overhead[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Aquila_SoC/RISCV_CORE0/irq_taken ]]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 5456.812 ; gain = 0.000
[Mon Jan 17 04:32:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5456.812 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Jan 17 04:46:18 2022] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.575 . Memory (MB): peak = 5456.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2004 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance s_axi_aclk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5456.812 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/context_overhead[0]} {Aquila_SoC/RISCV_CORE0/context_overhead[1]} {Aquila_SoC/RISCV_CORE0/context_overhead[2]} {Aquila_SoC/RISCV_CORE0/context_overhead[3]} {Aquila_SoC/RISCV_CORE0/context_overhead[4]} {Aquila_SoC/RISCV_CORE0/context_overhead[5]} {Aquila_SoC/RISCV_CORE0/context_overhead[6]} {Aquila_SoC/RISCV_CORE0/context_overhead[7]} {Aquila_SoC/RISCV_CORE0/context_overhead[8]} {Aquila_SoC/RISCV_CORE0/context_overhead[9]} {Aquila_SoC/RISCV_CORE0/context_overhead[10]} {Aquila_SoC/RISCV_CORE0/context_overhead[11]} {Aquila_SoC/RISCV_CORE0/context_overhead[12]} {Aquila_SoC/RISCV_CORE0/context_overhead[13]} {Aquila_SoC/RISCV_CORE0/context_overhead[14]} {Aquila_SoC/RISCV_CORE0/context_overhead[15]} {Aquila_SoC/RISCV_CORE0/context_overhead[16]} {Aquila_SoC/RISCV_CORE0/context_overhead[17]} {Aquila_SoC/RISCV_CORE0/context_overhead[18]} {Aquila_SoC/RISCV_CORE0/context_overhead[19]} {Aquila_SoC/RISCV_CORE0/context_overhead[20]} {Aquila_SoC/RISCV_CORE0/context_overhead[21]} {Aquila_SoC/RISCV_CORE0/context_overhead[22]} {Aquila_SoC/RISCV_CORE0/context_overhead[23]} {Aquila_SoC/RISCV_CORE0/context_overhead[24]} {Aquila_SoC/RISCV_CORE0/context_overhead[25]} {Aquila_SoC/RISCV_CORE0/context_overhead[26]} {Aquila_SoC/RISCV_CORE0/context_overhead[27]} {Aquila_SoC/RISCV_CORE0/context_overhead[28]} {Aquila_SoC/RISCV_CORE0/context_overhead[29]} {Aquila_SoC/RISCV_CORE0/context_overhead[30]} {Aquila_SoC/RISCV_CORE0/context_overhead[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/critical_overhead[0]} {Aquila_SoC/RISCV_CORE0/critical_overhead[1]} {Aquila_SoC/RISCV_CORE0/critical_overhead[2]} {Aquila_SoC/RISCV_CORE0/critical_overhead[3]} {Aquila_SoC/RISCV_CORE0/critical_overhead[4]} {Aquila_SoC/RISCV_CORE0/critical_overhead[5]} {Aquila_SoC/RISCV_CORE0/critical_overhead[6]} {Aquila_SoC/RISCV_CORE0/critical_overhead[7]} {Aquila_SoC/RISCV_CORE0/critical_overhead[8]} {Aquila_SoC/RISCV_CORE0/critical_overhead[9]} {Aquila_SoC/RISCV_CORE0/critical_overhead[10]} {Aquila_SoC/RISCV_CORE0/critical_overhead[11]} {Aquila_SoC/RISCV_CORE0/critical_overhead[12]} {Aquila_SoC/RISCV_CORE0/critical_overhead[13]} {Aquila_SoC/RISCV_CORE0/critical_overhead[14]} {Aquila_SoC/RISCV_CORE0/critical_overhead[15]} {Aquila_SoC/RISCV_CORE0/critical_overhead[16]} {Aquila_SoC/RISCV_CORE0/critical_overhead[17]} {Aquila_SoC/RISCV_CORE0/critical_overhead[18]} {Aquila_SoC/RISCV_CORE0/critical_overhead[19]} {Aquila_SoC/RISCV_CORE0/critical_overhead[20]} {Aquila_SoC/RISCV_CORE0/critical_overhead[21]} {Aquila_SoC/RISCV_CORE0/critical_overhead[22]} {Aquila_SoC/RISCV_CORE0/critical_overhead[23]} {Aquila_SoC/RISCV_CORE0/critical_overhead[24]} {Aquila_SoC/RISCV_CORE0/critical_overhead[25]} {Aquila_SoC/RISCV_CORE0/critical_overhead[26]} {Aquila_SoC/RISCV_CORE0/critical_overhead[27]} {Aquila_SoC/RISCV_CORE0/critical_overhead[28]} {Aquila_SoC/RISCV_CORE0/critical_overhead[29]} {Aquila_SoC/RISCV_CORE0/critical_overhead[30]} {Aquila_SoC/RISCV_CORE0/critical_overhead[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/RISCV_CORE0/critical_overhead2[0]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[1]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[2]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[3]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[4]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[5]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[6]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[7]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[8]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[9]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[10]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[11]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[12]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[13]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[14]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[15]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[16]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[17]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[18]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[19]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[20]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[21]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[22]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[23]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[24]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[25]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[26]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[27]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[28]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[29]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[30]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/RISCV_CORE0/pcu_pc[0]} {Aquila_SoC/RISCV_CORE0/pcu_pc[1]} {Aquila_SoC/RISCV_CORE0/pcu_pc[2]} {Aquila_SoC/RISCV_CORE0/pcu_pc[3]} {Aquila_SoC/RISCV_CORE0/pcu_pc[4]} {Aquila_SoC/RISCV_CORE0/pcu_pc[5]} {Aquila_SoC/RISCV_CORE0/pcu_pc[6]} {Aquila_SoC/RISCV_CORE0/pcu_pc[7]} {Aquila_SoC/RISCV_CORE0/pcu_pc[8]} {Aquila_SoC/RISCV_CORE0/pcu_pc[9]} {Aquila_SoC/RISCV_CORE0/pcu_pc[10]} {Aquila_SoC/RISCV_CORE0/pcu_pc[11]} {Aquila_SoC/RISCV_CORE0/pcu_pc[12]} {Aquila_SoC/RISCV_CORE0/pcu_pc[13]} {Aquila_SoC/RISCV_CORE0/pcu_pc[14]} {Aquila_SoC/RISCV_CORE0/pcu_pc[15]} {Aquila_SoC/RISCV_CORE0/pcu_pc[16]} {Aquila_SoC/RISCV_CORE0/pcu_pc[17]} {Aquila_SoC/RISCV_CORE0/pcu_pc[18]} {Aquila_SoC/RISCV_CORE0/pcu_pc[19]} {Aquila_SoC/RISCV_CORE0/pcu_pc[20]} {Aquila_SoC/RISCV_CORE0/pcu_pc[21]} {Aquila_SoC/RISCV_CORE0/pcu_pc[22]} {Aquila_SoC/RISCV_CORE0/pcu_pc[23]} {Aquila_SoC/RISCV_CORE0/pcu_pc[24]} {Aquila_SoC/RISCV_CORE0/pcu_pc[25]} {Aquila_SoC/RISCV_CORE0/pcu_pc[26]} {Aquila_SoC/RISCV_CORE0/pcu_pc[27]} {Aquila_SoC/RISCV_CORE0/pcu_pc[28]} {Aquila_SoC/RISCV_CORE0/pcu_pc[29]} {Aquila_SoC/RISCV_CORE0/pcu_pc[30]} {Aquila_SoC/RISCV_CORE0/pcu_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/RISCV_CORE0/semaphre_overhead[0]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[1]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[2]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[3]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[4]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[5]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[6]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[7]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[8]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[9]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[10]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[11]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[12]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[13]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[14]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[15]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[16]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[17]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[18]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[19]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[20]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[21]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[22]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[23]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[24]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[25]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[26]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[27]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[28]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[29]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[30]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Aquila_SoC/RISCV_CORE0/irq_taken ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 5456.812 ; gain = 0.000
[Mon Jan 17 04:52:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5456.812 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/RISCV_CORE0/critical_overhead2} {Aquila_SoC/RISCV_CORE0/critical_overhead} {Aquila_SoC/RISCV_CORE0/semaphre_overhead} }
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 17 05:12:28 2022] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1/runme.log
[Mon Jan 17 05:12:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property TRIGGER_COMPARE_VALUE eq32'h8000_4CF4 [get_hw_probes Aquila_SoC/RISCV_CORE0/pcu_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 05:27:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 05:28:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property TRIGGER_COMPARE_VALUE eq32'h8000_0294 [get_hw_probes Aquila_SoC/RISCV_CORE0/pcu_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 05:33:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 05:33:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Jan 17 05:52:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.584 . Memory (MB): peak = 5456.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2012 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance s_axi_aclk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:50]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc:51]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 5456.812 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/context_overhead[0]} {Aquila_SoC/RISCV_CORE0/context_overhead[1]} {Aquila_SoC/RISCV_CORE0/context_overhead[2]} {Aquila_SoC/RISCV_CORE0/context_overhead[3]} {Aquila_SoC/RISCV_CORE0/context_overhead[4]} {Aquila_SoC/RISCV_CORE0/context_overhead[5]} {Aquila_SoC/RISCV_CORE0/context_overhead[6]} {Aquila_SoC/RISCV_CORE0/context_overhead[7]} {Aquila_SoC/RISCV_CORE0/context_overhead[8]} {Aquila_SoC/RISCV_CORE0/context_overhead[9]} {Aquila_SoC/RISCV_CORE0/context_overhead[10]} {Aquila_SoC/RISCV_CORE0/context_overhead[11]} {Aquila_SoC/RISCV_CORE0/context_overhead[12]} {Aquila_SoC/RISCV_CORE0/context_overhead[13]} {Aquila_SoC/RISCV_CORE0/context_overhead[14]} {Aquila_SoC/RISCV_CORE0/context_overhead[15]} {Aquila_SoC/RISCV_CORE0/context_overhead[16]} {Aquila_SoC/RISCV_CORE0/context_overhead[17]} {Aquila_SoC/RISCV_CORE0/context_overhead[18]} {Aquila_SoC/RISCV_CORE0/context_overhead[19]} {Aquila_SoC/RISCV_CORE0/context_overhead[20]} {Aquila_SoC/RISCV_CORE0/context_overhead[21]} {Aquila_SoC/RISCV_CORE0/context_overhead[22]} {Aquila_SoC/RISCV_CORE0/context_overhead[23]} {Aquila_SoC/RISCV_CORE0/context_overhead[24]} {Aquila_SoC/RISCV_CORE0/context_overhead[25]} {Aquila_SoC/RISCV_CORE0/context_overhead[26]} {Aquila_SoC/RISCV_CORE0/context_overhead[27]} {Aquila_SoC/RISCV_CORE0/context_overhead[28]} {Aquila_SoC/RISCV_CORE0/context_overhead[29]} {Aquila_SoC/RISCV_CORE0/context_overhead[30]} {Aquila_SoC/RISCV_CORE0/context_overhead[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/RISCV_CORE0/critical_overhead[0]} {Aquila_SoC/RISCV_CORE0/critical_overhead[1]} {Aquila_SoC/RISCV_CORE0/critical_overhead[2]} {Aquila_SoC/RISCV_CORE0/critical_overhead[3]} {Aquila_SoC/RISCV_CORE0/critical_overhead[4]} {Aquila_SoC/RISCV_CORE0/critical_overhead[5]} {Aquila_SoC/RISCV_CORE0/critical_overhead[6]} {Aquila_SoC/RISCV_CORE0/critical_overhead[7]} {Aquila_SoC/RISCV_CORE0/critical_overhead[8]} {Aquila_SoC/RISCV_CORE0/critical_overhead[9]} {Aquila_SoC/RISCV_CORE0/critical_overhead[10]} {Aquila_SoC/RISCV_CORE0/critical_overhead[11]} {Aquila_SoC/RISCV_CORE0/critical_overhead[12]} {Aquila_SoC/RISCV_CORE0/critical_overhead[13]} {Aquila_SoC/RISCV_CORE0/critical_overhead[14]} {Aquila_SoC/RISCV_CORE0/critical_overhead[15]} {Aquila_SoC/RISCV_CORE0/critical_overhead[16]} {Aquila_SoC/RISCV_CORE0/critical_overhead[17]} {Aquila_SoC/RISCV_CORE0/critical_overhead[18]} {Aquila_SoC/RISCV_CORE0/critical_overhead[19]} {Aquila_SoC/RISCV_CORE0/critical_overhead[20]} {Aquila_SoC/RISCV_CORE0/critical_overhead[21]} {Aquila_SoC/RISCV_CORE0/critical_overhead[22]} {Aquila_SoC/RISCV_CORE0/critical_overhead[23]} {Aquila_SoC/RISCV_CORE0/critical_overhead[24]} {Aquila_SoC/RISCV_CORE0/critical_overhead[25]} {Aquila_SoC/RISCV_CORE0/critical_overhead[26]} {Aquila_SoC/RISCV_CORE0/critical_overhead[27]} {Aquila_SoC/RISCV_CORE0/critical_overhead[28]} {Aquila_SoC/RISCV_CORE0/critical_overhead[29]} {Aquila_SoC/RISCV_CORE0/critical_overhead[30]} {Aquila_SoC/RISCV_CORE0/critical_overhead[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/RISCV_CORE0/critical_overhead2[0]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[1]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[2]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[3]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[4]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[5]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[6]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[7]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[8]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[9]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[10]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[11]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[12]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[13]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[14]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[15]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[16]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[17]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[18]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[19]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[20]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[21]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[22]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[23]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[24]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[25]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[26]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[27]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[28]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[29]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[30]} {Aquila_SoC/RISCV_CORE0/critical_overhead2[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/RISCV_CORE0/pcu_pc[0]} {Aquila_SoC/RISCV_CORE0/pcu_pc[1]} {Aquila_SoC/RISCV_CORE0/pcu_pc[2]} {Aquila_SoC/RISCV_CORE0/pcu_pc[3]} {Aquila_SoC/RISCV_CORE0/pcu_pc[4]} {Aquila_SoC/RISCV_CORE0/pcu_pc[5]} {Aquila_SoC/RISCV_CORE0/pcu_pc[6]} {Aquila_SoC/RISCV_CORE0/pcu_pc[7]} {Aquila_SoC/RISCV_CORE0/pcu_pc[8]} {Aquila_SoC/RISCV_CORE0/pcu_pc[9]} {Aquila_SoC/RISCV_CORE0/pcu_pc[10]} {Aquila_SoC/RISCV_CORE0/pcu_pc[11]} {Aquila_SoC/RISCV_CORE0/pcu_pc[12]} {Aquila_SoC/RISCV_CORE0/pcu_pc[13]} {Aquila_SoC/RISCV_CORE0/pcu_pc[14]} {Aquila_SoC/RISCV_CORE0/pcu_pc[15]} {Aquila_SoC/RISCV_CORE0/pcu_pc[16]} {Aquila_SoC/RISCV_CORE0/pcu_pc[17]} {Aquila_SoC/RISCV_CORE0/pcu_pc[18]} {Aquila_SoC/RISCV_CORE0/pcu_pc[19]} {Aquila_SoC/RISCV_CORE0/pcu_pc[20]} {Aquila_SoC/RISCV_CORE0/pcu_pc[21]} {Aquila_SoC/RISCV_CORE0/pcu_pc[22]} {Aquila_SoC/RISCV_CORE0/pcu_pc[23]} {Aquila_SoC/RISCV_CORE0/pcu_pc[24]} {Aquila_SoC/RISCV_CORE0/pcu_pc[25]} {Aquila_SoC/RISCV_CORE0/pcu_pc[26]} {Aquila_SoC/RISCV_CORE0/pcu_pc[27]} {Aquila_SoC/RISCV_CORE0/pcu_pc[28]} {Aquila_SoC/RISCV_CORE0/pcu_pc[29]} {Aquila_SoC/RISCV_CORE0/pcu_pc[30]} {Aquila_SoC/RISCV_CORE0/pcu_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/RISCV_CORE0/semaphre_overhead[0]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[1]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[2]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[3]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[4]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[5]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[6]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[7]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[8]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[9]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[10]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[11]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[12]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[13]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[14]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[15]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[16]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[17]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[18]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[19]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[20]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[21]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[22]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[23]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[24]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[25]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[26]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[27]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[28]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[29]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[30]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[0]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[1]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[2]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[3]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[4]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[5]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[6]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[7]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[8]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[9]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[10]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[11]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[12]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[13]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[14]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[15]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[16]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[17]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[18]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[19]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[20]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[21]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[22]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[23]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[24]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[25]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[26]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[27]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[28]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[29]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[30]} {Aquila_SoC/RISCV_CORE0/semaphre_overhead2[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/RISCV_CORE0/irq_taken ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 5456.812 ; gain = 0.000
[Mon Jan 17 05:59:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5456.812 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/RISCV_CORE0/semaphre_overhead2} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 06:22:12
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 06:24:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 06:24:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 14:52:37
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 14:53:10
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 14:53:50
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 14:54:35
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 14:55:42
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 14:57:34
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 14:58:12
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 14:58:56
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 14:59:15
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 14:59:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 14:59:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 15:00:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 15:00:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 15:01:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 15:01:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 15:02:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 15:02:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 15:04:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 15:04:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 15:04:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 15:05:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 15:50:03
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 15:50:46
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 15:50:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 15:51:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/a609071103.cs07/Documents/micro processor/HW4/aquila_sd/aquila_sd/aquila_sd/aquila_sd.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 17 16:03:12 2022...
