Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Sep 11 20:15:44 2025
| Host         : ECS-ROG-112-22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
TIMING-18  Warning           Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (162)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (162)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_cloc/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.376        0.000                      0                   27        0.295        0.000                      0                   27        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.376        0.000                      0                   27        0.295        0.000                      0                   27        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 count_cloc/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 2.150ns (58.975%)  route 1.496ns (41.025%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    count_cloc/CLK
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.478     5.806 r  count_cloc/count_reg[3]/Q
                         net (fo=2, routed)           0.590     6.396    count_cloc/count[3]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.693     7.089 r  count_cloc/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.089    count_cloc/count_reg[4]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  count_cloc/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.203    count_cloc/count_reg[8]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  count_cloc/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.317    count_cloc/count_reg[12]_i_2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  count_cloc/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.431    count_cloc/count_reg[16]_i_2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  count_cloc/count_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.905     8.670    count_cloc/ncount0[18]
    SLICE_X2Y97          LUT4 (Prop_lut4_I0_O)        0.303     8.973 r  count_cloc/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.973    count_cloc/p_0_in[18]
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606    15.029    count_cloc/CLK
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[18]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDCE (Setup_fdce_C_D)        0.081    15.349    count_cloc/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 count_cloc/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.890ns (24.546%)  route 2.736ns (75.454%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    count_cloc/CLK
    SLICE_X2Y95          FDCE                                         r  count_cloc/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  count_cloc/count_reg[11]/Q
                         net (fo=2, routed)           0.889     6.735    count_cloc/count[11]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.859 f  count_cloc/next_state[2]_i_8/O
                         net (fo=2, routed)           0.594     7.453    count_cloc/next_state[2]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.577 r  count_cloc/count[26]_i_3/O
                         net (fo=27, routed)          1.252     8.830    count_cloc/count[26]_i_3_n_0
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.124     8.954 r  count_cloc/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.954    count_cloc/p_0_in[1]
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    count_cloc/CLK
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDCE (Setup_fdce_C_D)        0.077    15.344    count_cloc/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 count_cloc/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 2.407ns (65.779%)  route 1.252ns (34.221%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    count_cloc/CLK
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.478     5.806 r  count_cloc/count_reg[3]/Q
                         net (fo=2, routed)           0.590     6.396    count_cloc/count[3]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.693     7.089 r  count_cloc/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.089    count_cloc/count_reg[4]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  count_cloc/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.203    count_cloc/count_reg[8]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  count_cloc/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.317    count_cloc/count_reg[12]_i_2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  count_cloc/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.431    count_cloc/count_reg[16]_i_2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  count_cloc/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.545    count_cloc/count_reg[20]_i_2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  count_cloc/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.659    count_cloc/count_reg[24]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.993 r  count_cloc/count_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.662     8.655    count_cloc/ncount0[26]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.332     8.987 r  count_cloc/count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.987    count_cloc/p_0_in[26]
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606    15.029    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[26]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.118    15.386    count_cloc/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 count_cloc/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.912ns (25.001%)  route 2.736ns (74.999%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    count_cloc/CLK
    SLICE_X2Y95          FDCE                                         r  count_cloc/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  count_cloc/count_reg[11]/Q
                         net (fo=2, routed)           0.889     6.735    count_cloc/count[11]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.859 f  count_cloc/next_state[2]_i_8/O
                         net (fo=2, routed)           0.594     7.453    count_cloc/next_state[2]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.577 r  count_cloc/count[26]_i_3/O
                         net (fo=27, routed)          1.252     8.830    count_cloc/count[26]_i_3_n_0
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.146     8.976 r  count_cloc/count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.976    count_cloc/p_0_in[3]
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    count_cloc/CLK
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDCE (Setup_fdce_C_D)        0.118    15.385    count_cloc/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 count_cloc/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 2.264ns (64.332%)  route 1.255ns (35.668%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    count_cloc/CLK
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.478     5.806 r  count_cloc/count_reg[3]/Q
                         net (fo=2, routed)           0.590     6.396    count_cloc/count[3]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.693     7.089 r  count_cloc/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.089    count_cloc/count_reg[4]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  count_cloc/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.203    count_cloc/count_reg[8]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  count_cloc/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.317    count_cloc/count_reg[12]_i_2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  count_cloc/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.431    count_cloc/count_reg[16]_i_2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  count_cloc/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.545    count_cloc/count_reg[20]_i_2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.879 r  count_cloc/count_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.665     8.544    count_cloc/ncount0[22]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.303     8.847 r  count_cloc/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.847    count_cloc/p_0_in[22]
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606    15.029    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[22]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.081    15.349    count_cloc/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 count_cloc/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 2.274ns (64.593%)  route 1.247ns (35.407%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    count_cloc/CLK
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.478     5.806 r  count_cloc/count_reg[3]/Q
                         net (fo=2, routed)           0.590     6.396    count_cloc/count[3]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.693     7.089 r  count_cloc/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.089    count_cloc/count_reg[4]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  count_cloc/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.203    count_cloc/count_reg[8]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  count_cloc/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.317    count_cloc/count_reg[12]_i_2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  count_cloc/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.431    count_cloc/count_reg[16]_i_2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  count_cloc/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.545    count_cloc/count_reg[20]_i_2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.858 r  count_cloc/count_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.656     8.514    count_cloc/ncount0[24]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.334     8.848 r  count_cloc/count[24]_i_1/O
                         net (fo=1, routed)           0.000     8.848    count_cloc/p_0_in[24]
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606    15.029    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[24]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.118    15.386    count_cloc/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 count_cloc/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.890ns (25.682%)  route 2.575ns (74.318%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    count_cloc/CLK
    SLICE_X2Y95          FDCE                                         r  count_cloc/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  count_cloc/count_reg[11]/Q
                         net (fo=2, routed)           0.889     6.735    count_cloc/count[11]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.859 f  count_cloc/next_state[2]_i_8/O
                         net (fo=2, routed)           0.594     7.453    count_cloc/next_state[2]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.577 r  count_cloc/count[26]_i_3/O
                         net (fo=27, routed)          1.092     8.669    count_cloc/count[26]_i_3_n_0
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.124     8.793 r  count_cloc/count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.793    count_cloc/p_0_in[11]
    SLICE_X2Y95          FDCE                                         r  count_cloc/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    count_cloc/CLK
    SLICE_X2Y95          FDCE                                         r  count_cloc/count_reg[11]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)        0.081    15.373    count_cloc/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 count_cloc/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.918ns (26.278%)  route 2.575ns (73.722%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    count_cloc/CLK
    SLICE_X2Y95          FDCE                                         r  count_cloc/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  count_cloc/count_reg[11]/Q
                         net (fo=2, routed)           0.889     6.735    count_cloc/count[11]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.859 f  count_cloc/next_state[2]_i_8/O
                         net (fo=2, routed)           0.594     7.453    count_cloc/next_state[2]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.577 r  count_cloc/count[26]_i_3/O
                         net (fo=27, routed)          1.092     8.669    count_cloc/count[26]_i_3_n_0
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.152     8.821 r  count_cloc/count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.821    count_cloc/p_0_in[9]
    SLICE_X2Y95          FDCE                                         r  count_cloc/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    count_cloc/CLK
    SLICE_X2Y95          FDCE                                         r  count_cloc/count_reg[9]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)        0.118    15.410    count_cloc/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.410    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 count_cloc/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 2.036ns (59.352%)  route 1.394ns (40.648%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    count_cloc/CLK
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.478     5.806 r  count_cloc/count_reg[3]/Q
                         net (fo=2, routed)           0.590     6.396    count_cloc/count[3]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.693     7.089 r  count_cloc/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.089    count_cloc/count_reg[4]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  count_cloc/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.203    count_cloc/count_reg[8]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  count_cloc/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.317    count_cloc/count_reg[12]_i_2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.651 r  count_cloc/count_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.804     8.455    count_cloc/ncount0[14]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.303     8.758 r  count_cloc/count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.758    count_cloc/p_0_in[14]
    SLICE_X2Y96          FDCE                                         r  count_cloc/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    count_cloc/CLK
    SLICE_X2Y96          FDCE                                         r  count_cloc/count_reg[14]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDCE (Setup_fdce_C_D)        0.081    15.348    count_cloc/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 count_cloc/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.890ns (26.158%)  route 2.512ns (73.842%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    count_cloc/CLK
    SLICE_X2Y95          FDCE                                         r  count_cloc/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  count_cloc/count_reg[11]/Q
                         net (fo=2, routed)           0.889     6.735    count_cloc/count[11]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.859 f  count_cloc/next_state[2]_i_8/O
                         net (fo=2, routed)           0.594     7.453    count_cloc/next_state[2]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.577 r  count_cloc/count[26]_i_3/O
                         net (fo=27, routed)          1.029     8.606    count_cloc/count[26]_i_3_n_0
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     8.730 r  count_cloc/count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.730    count_cloc/p_0_in[6]
    SLICE_X2Y94          FDCE                                         r  count_cloc/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    count_cloc/CLK
    SLICE_X2Y94          FDCE                                         r  count_cloc/count_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDCE (Setup_fdce_C_D)        0.081    15.348    count_cloc/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  6.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 count_cloc/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.212ns (49.727%)  route 0.214ns (50.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  count_cloc/count_reg[25]/Q
                         net (fo=29, routed)          0.214     1.903    count_cloc/count[25]
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.048     1.951 r  count_cloc/count[23]_i_1/O
                         net (fo=1, routed)           0.000     1.951    count_cloc/p_0_in[23]
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.878     2.043    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[23]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.131     1.655    count_cloc/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 count_cloc/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.212ns (49.265%)  route 0.218ns (50.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  count_cloc/count_reg[25]/Q
                         net (fo=29, routed)          0.218     1.907    count_cloc/count[25]
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.048     1.955 r  count_cloc/count[24]_i_1/O
                         net (fo=1, routed)           0.000     1.955    count_cloc/p_0_in[24]
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.878     2.043    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[24]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.131     1.655    count_cloc/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 count_cloc/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.371%)  route 0.214ns (50.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  count_cloc/count_reg[25]/Q
                         net (fo=29, routed)          0.214     1.903    count_cloc/count[25]
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.045     1.948 r  count_cloc/count[21]_i_1/O
                         net (fo=1, routed)           0.000     1.948    count_cloc/p_0_in[21]
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.878     2.043    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[21]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.120     1.644    count_cloc/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 count_cloc/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.909%)  route 0.218ns (51.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  count_cloc/count_reg[25]/Q
                         net (fo=29, routed)          0.218     1.907    count_cloc/count[25]
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.045     1.952 r  count_cloc/count[22]_i_1/O
                         net (fo=1, routed)           0.000     1.952    count_cloc/p_0_in[22]
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.878     2.043    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[22]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.121     1.645    count_cloc/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 count_cloc/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  count_cloc/count_reg[25]/Q
                         net (fo=29, routed)          0.245     1.934    count_cloc/count[25]
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.045     1.979 r  count_cloc/count[26]_i_1/O
                         net (fo=1, routed)           0.000     1.979    count_cloc/p_0_in[26]
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.878     2.043    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[26]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.131     1.655    count_cloc/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 count_cloc/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  count_cloc/count_reg[25]/Q
                         net (fo=29, routed)          0.245     1.934    count_cloc/count[25]
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.045     1.979 r  count_cloc/count[25]_i_1/O
                         net (fo=1, routed)           0.000     1.979    count_cloc/p_0_in[25]
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.878     2.043    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[25]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.121     1.645    count_cloc/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 count_cloc/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.773%)  route 0.248ns (54.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.604     1.523    count_cloc/CLK
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 f  count_cloc/count_reg[0]/Q
                         net (fo=3, routed)           0.248     1.935    count_cloc/count[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.045     1.980 r  count_cloc/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.980    count_cloc/p_0_in[0]
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.877     2.042    count_cloc/CLK
    SLICE_X2Y93          FDCE                                         r  count_cloc/count_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.121     1.644    count_cloc/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 count_cloc/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.249ns (47.962%)  route 0.270ns (52.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.148     1.672 f  count_cloc/count_reg[26]/Q
                         net (fo=29, routed)          0.270     1.942    count_cloc/count[26]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.101     2.043 r  count_cloc/count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.043    count_cloc/p_0_in[16]
    SLICE_X2Y96          FDCE                                         r  count_cloc/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.877     2.042    count_cloc/CLK
    SLICE_X2Y96          FDCE                                         r  count_cloc/count_reg[16]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.131     1.670    count_cloc/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 count_cloc/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.212ns (40.593%)  route 0.310ns (59.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  count_cloc/count_reg[25]/Q
                         net (fo=29, routed)          0.310     1.999    count_cloc/count[25]
    SLICE_X2Y96          LUT4 (Prop_lut4_I2_O)        0.048     2.047 r  count_cloc/count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.047    count_cloc/p_0_in[15]
    SLICE_X2Y96          FDCE                                         r  count_cloc/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.877     2.042    count_cloc/CLK
    SLICE_X2Y96          FDCE                                         r  count_cloc/count_reg[15]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.131     1.670    count_cloc/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 count_cloc/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_cloc/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.246ns (47.660%)  route 0.270ns (52.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.148     1.672 f  count_cloc/count_reg[26]/Q
                         net (fo=29, routed)          0.270     1.942    count_cloc/count[26]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.098     2.040 r  count_cloc/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.040    count_cloc/p_0_in[14]
    SLICE_X2Y96          FDCE                                         r  count_cloc/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.877     2.042    count_cloc/CLK
    SLICE_X2Y96          FDCE                                         r  count_cloc/count_reg[14]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.121     1.660    count_cloc/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     count_cloc/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     count_cloc/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     count_cloc/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     count_cloc/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     count_cloc/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     count_cloc/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     count_cloc/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     count_cloc/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     count_cloc/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     count_cloc/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     count_cloc/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     count_cloc/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     count_cloc/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     count_cloc/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     count_cloc/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     count_cloc/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     count_cloc/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     count_cloc/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.491ns  (logic 4.144ns (63.834%)  route 2.348ns (36.166%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[2]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sm/state_reg[2]/Q
                         net (fo=9, routed)           2.348     2.767    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.725     6.491 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.491    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.427ns  (logic 4.114ns (64.017%)  route 2.313ns (35.983%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[0]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sm/state_reg[0]/Q
                         net (fo=9, routed)           2.313     2.732    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.695     6.427 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.427    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.768ns  (logic 3.991ns (69.199%)  route 1.777ns (30.801%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[1]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/state_reg[1]/Q
                         net (fo=8, routed)           1.777     2.233    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.768 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.768    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            sm/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.644ns  (logic 1.630ns (44.714%)  route 2.015ns (55.286%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           1.351     2.830    sm/SW_IBUF[1]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.150     2.980 r  sm/next_state[2]_i_1/O
                         net (fo=1, routed)           0.664     3.644    sm/next_state[2]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  sm/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            sm/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.187ns  (logic 1.630ns (51.138%)  route 1.557ns (48.862%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           1.222     2.702    sm/SW_IBUF[1]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.150     2.852 r  sm/next_state[1]_i_1/O
                         net (fo=1, routed)           0.335     3.187    sm/next_state[1]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  sm/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            sm/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.671ns  (logic 1.602ns (59.955%)  route 1.070ns (40.045%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=30, routed)          1.070     2.547    sm/SW_IBUF[0]
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.124     2.671 r  sm/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.671    sm/state[1]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  sm/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            sm/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.666ns  (logic 1.597ns (59.880%)  route 1.070ns (40.120%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=30, routed)          1.070     2.547    sm/SW_IBUF[0]
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.119     2.666 r  sm/state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.666    sm/state[2]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  sm/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            sm/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.661ns  (logic 1.596ns (59.955%)  route 1.066ns (40.045%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=30, routed)          1.066     2.543    sm/SW_IBUF[0]
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.118     2.661 r  sm/state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.661    sm/state[0]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  sm/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.802ns  (logic 0.718ns (39.850%)  route 1.084ns (60.150%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[0]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sm/state_reg[0]/Q
                         net (fo=9, routed)           1.084     1.503    sm/LED_OBUF[0]
    SLICE_X0Y96          LUT1 (Prop_lut1_I0_O)        0.299     1.802 r  sm/next_state/O
                         net (fo=1, routed)           0.000     1.802    sm/next_state_n_0
    SLICE_X0Y96          FDRE                                         r  sm/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/next_state_reg[0]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/next_state_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    sm/next_state_reg_n_0_[0]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.042     0.356 r  sm/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    sm/state[0]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  sm/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.177%)  route 0.200ns (51.823%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/next_state_reg[1]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/next_state_reg[1]/Q
                         net (fo=1, routed)           0.200     0.341    sm/next_state_reg_n_0_[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.045     0.386 r  sm/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.386    sm/state[1]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  sm/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.184ns (45.885%)  route 0.217ns (54.115%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/next_state_reg[2]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/next_state_reg[2]/Q
                         net (fo=1, routed)           0.217     0.358    sm/next_state_reg_n_0_[2]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.043     0.401 r  sm/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.401    sm/state[2]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  sm/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.187ns (34.549%)  route 0.354ns (65.451%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[1]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/state_reg[1]/Q
                         net (fo=8, routed)           0.239     0.380    sm/LED_OBUF[1]
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.046     0.426 r  sm/next_state[1]_i_1/O
                         net (fo=1, routed)           0.116     0.541    sm/next_state[1]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  sm/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.227ns (36.865%)  route 0.389ns (63.135%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[0]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  sm/state_reg[0]/Q
                         net (fo=9, routed)           0.389     0.517    sm/LED_OBUF[0]
    SLICE_X0Y96          LUT1 (Prop_lut1_I0_O)        0.099     0.616 r  sm/next_state/O
                         net (fo=1, routed)           0.000     0.616    sm/next_state_n_0
    SLICE_X0Y96          FDRE                                         r  sm/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.187ns (26.795%)  route 0.511ns (73.205%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[1]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/state_reg[1]/Q
                         net (fo=8, routed)           0.175     0.316    sm/LED_OBUF[1]
    SLICE_X1Y96          LUT4 (Prop_lut4_I3_O)        0.046     0.362 r  sm/next_state[2]_i_1/O
                         net (fo=1, routed)           0.336     0.698    sm/next_state[2]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  sm/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.377ns (76.777%)  route 0.417ns (23.223%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[1]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/state_reg[1]/Q
                         net (fo=8, routed)           0.417     0.558    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.794 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.794    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.403ns (68.962%)  route 0.632ns (31.038%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[0]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sm/state_reg[0]/Q
                         net (fo=9, routed)           0.632     0.760    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.275     2.035 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.035    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.434ns (68.302%)  route 0.666ns (31.698%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[2]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sm/state_reg[2]/Q
                         net (fo=9, routed)           0.666     0.794    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.306     2.100 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.100    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/AN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.030ns (54.985%)  route 3.300ns (45.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    dut/CLK
    SLICE_X0Y95          FDRE                                         r  dut/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  dut/AN_reg[2]/Q
                         net (fo=1, routed)           3.300     9.083    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.658 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.658    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.750ns  (logic 4.011ns (59.432%)  route 2.738ns (40.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    dut/CLK
    SLICE_X0Y73          FDRE                                         r  dut/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  dut/CA_reg/Q
                         net (fo=3, routed)           2.738     8.504    CF_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.059 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.059    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 4.033ns (60.820%)  route 2.598ns (39.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    dut/CLK
    SLICE_X0Y73          FDRE                                         r  dut/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  dut/CA_reg/Q
                         net (fo=3, routed)           2.598     8.364    CF_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.941 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    11.941    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.524ns  (logic 3.990ns (61.153%)  route 2.534ns (38.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.726     5.329    dut/CLK
    SLICE_X0Y97          FDRE                                         r  dut/CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  dut/CC_reg/Q
                         net (fo=1, routed)           2.534     8.319    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.853 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    11.853    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.126ns  (logic 4.017ns (65.563%)  route 2.110ns (34.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    dut/CLK
    SLICE_X0Y73          FDRE                                         r  dut/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  dut/CA_reg/Q
                         net (fo=3, routed)           2.110     7.875    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.436 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    11.436    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/CC_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.114ns  (logic 4.006ns (65.522%)  route 2.108ns (34.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.312    dut/CLK
    SLICE_X0Y101         FDRE                                         r  dut/CC_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  dut/CC_reg_lopt_replica_2/Q
                         net (fo=1, routed)           2.108     7.876    lopt_1
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.427 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    11.427    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/AN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 4.146ns (68.273%)  route 1.927ns (31.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.709     5.311    dut/CLK
    SLICE_X0Y103         FDRE                                         r  dut/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  dut/AN_reg[3]/Q
                         net (fo=1, routed)           1.927     7.657    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.727    11.384 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.384    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/AN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 3.992ns (68.101%)  route 1.870ns (31.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    dut/CLK
    SLICE_X1Y96          FDRE                                         r  dut/AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  dut/AN_reg[0]/Q
                         net (fo=1, routed)           1.870     7.653    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.189 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.189    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/AN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.525ns  (logic 3.992ns (72.250%)  route 1.533ns (27.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.709     5.311    dut/CLK
    SLICE_X0Y103         FDRE                                         r  dut/AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dut/AN_reg[1]/Q
                         net (fo=1, routed)           1.533     7.300    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    10.836 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.836    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/CC_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.482ns  (logic 3.949ns (72.035%)  route 1.533ns (27.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.312    dut/CLK
    SLICE_X0Y100         FDRE                                         r  dut/CC_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  dut/CC_reg_lopt_replica/Q
                         net (fo=1, routed)           1.533     7.301    lopt
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.794 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    10.794    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/CC_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 1.335ns (82.354%)  route 0.286ns (17.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.599     1.518    dut/CLK
    SLICE_X0Y100         FDRE                                         r  dut/CC_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dut/CC_reg_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.946    lopt
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.140 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.140    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/AN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.377ns (82.801%)  route 0.286ns (17.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    dut/CLK
    SLICE_X0Y103         FDRE                                         r  dut/AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dut/AN_reg[1]/Q
                         net (fo=1, routed)           0.286     1.945    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.181 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.181    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/AN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.377ns (76.308%)  route 0.428ns (23.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.604     1.523    dut/CLK
    SLICE_X1Y96          FDRE                                         r  dut/AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  dut/AN_reg[0]/Q
                         net (fo=1, routed)           0.428     2.092    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.328 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.328    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/AN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.435ns (76.459%)  route 0.442ns (23.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    dut/CLK
    SLICE_X0Y103         FDRE                                         r  dut/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  dut/AN_reg[3]/Q
                         net (fo=1, routed)           0.442     2.087    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.307     3.394 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.394    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.402ns (72.919%)  route 0.521ns (27.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.511    dut/CLK
    SLICE_X0Y73          FDRE                                         r  dut/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  dut/CA_reg/Q
                         net (fo=3, routed)           0.521     2.173    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.434 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.434    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/CC_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.392ns (72.534%)  route 0.527ns (27.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.599     1.518    dut/CLK
    SLICE_X0Y101         FDRE                                         r  dut/CC_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dut/CC_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.527     2.187    lopt_1
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.437 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.437    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.375ns (66.037%)  route 0.707ns (33.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    dut/CLK
    SLICE_X0Y97          FDRE                                         r  dut/CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dut/CC_reg/Q
                         net (fo=1, routed)           0.707     2.373    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.607 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.607    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.418ns (65.804%)  route 0.737ns (34.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.511    dut/CLK
    SLICE_X0Y73          FDRE                                         r  dut/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  dut/CA_reg/Q
                         net (fo=3, routed)           0.737     2.389    CF_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.667 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.667    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.397ns (63.875%)  route 0.790ns (36.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.511    dut/CLK
    SLICE_X0Y73          FDRE                                         r  dut/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  dut/CA_reg/Q
                         net (fo=3, routed)           0.790     2.442    CF_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.699 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     3.699    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/AN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.416ns (57.968%)  route 1.027ns (42.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.604     1.523    dut/CLK
    SLICE_X0Y95          FDRE                                         r  dut/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  dut/AN_reg[2]/Q
                         net (fo=1, routed)           1.027     2.691    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.966 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.966    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            count_cloc/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.662ns  (logic 1.477ns (40.318%)  route 2.186ns (59.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=27, routed)          2.186     3.662    count_cloc/AR[0]
    SLICE_X2Y97          FDCE                                         f  count_cloc/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606     5.029    count_cloc/CLK
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[17]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            count_cloc/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.662ns  (logic 1.477ns (40.318%)  route 2.186ns (59.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=27, routed)          2.186     3.662    count_cloc/AR[0]
    SLICE_X2Y97          FDCE                                         f  count_cloc/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606     5.029    count_cloc/CLK
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[18]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            count_cloc/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.662ns  (logic 1.477ns (40.318%)  route 2.186ns (59.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=27, routed)          2.186     3.662    count_cloc/AR[0]
    SLICE_X2Y97          FDCE                                         f  count_cloc/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606     5.029    count_cloc/CLK
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[19]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            count_cloc/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.662ns  (logic 1.477ns (40.318%)  route 2.186ns (59.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=27, routed)          2.186     3.662    count_cloc/AR[0]
    SLICE_X2Y97          FDCE                                         f  count_cloc/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606     5.029    count_cloc/CLK
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[20]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            count_cloc/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.477ns (40.384%)  route 2.180ns (59.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=27, routed)          2.180     3.656    count_cloc/AR[0]
    SLICE_X2Y98          FDCE                                         f  count_cloc/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606     5.029    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[21]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            count_cloc/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.477ns (40.384%)  route 2.180ns (59.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=27, routed)          2.180     3.656    count_cloc/AR[0]
    SLICE_X2Y98          FDCE                                         f  count_cloc/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606     5.029    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[22]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            count_cloc/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.477ns (40.384%)  route 2.180ns (59.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=27, routed)          2.180     3.656    count_cloc/AR[0]
    SLICE_X2Y98          FDCE                                         f  count_cloc/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606     5.029    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[23]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            count_cloc/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.477ns (40.384%)  route 2.180ns (59.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=27, routed)          2.180     3.656    count_cloc/AR[0]
    SLICE_X2Y98          FDCE                                         f  count_cloc/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606     5.029    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[24]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            count_cloc/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.477ns (40.384%)  route 2.180ns (59.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=27, routed)          2.180     3.656    count_cloc/AR[0]
    SLICE_X2Y98          FDCE                                         f  count_cloc/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606     5.029    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[25]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            count_cloc/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.477ns (40.384%)  route 2.180ns (59.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=27, routed)          2.180     3.656    count_cloc/AR[0]
    SLICE_X2Y98          FDCE                                         f  count_cloc/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606     5.029    count_cloc/CLK
    SLICE_X2Y98          FDCE                                         r  count_cloc/count_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/AN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.590%)  route 0.175ns (48.410%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[1]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/state_reg[1]/Q
                         net (fo=8, routed)           0.175     0.316    sm/LED_OBUF[1]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     0.361 r  sm/AN[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    dut/D[0]
    SLICE_X1Y96          FDRE                                         r  dut/AN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.877     2.042    dut/CLK
    SLICE_X1Y96          FDRE                                         r  dut/AN_reg[0]/C

Slack:                    inf
  Source:                 sm/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/AN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.801%)  route 0.239ns (56.199%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[1]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/state_reg[1]/Q
                         net (fo=8, routed)           0.239     0.380    sm/LED_OBUF[1]
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.045     0.425 r  sm/AN[2]_i_1/O
                         net (fo=1, routed)           0.000     0.425    dut/D[1]
    SLICE_X0Y95          FDRE                                         r  dut/AN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.877     2.042    dut/CLK
    SLICE_X0Y95          FDRE                                         r  dut/AN_reg[2]/C

Slack:                    inf
  Source:                 sm/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/AN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.491%)  route 0.285ns (60.509%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[1]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/state_reg[1]/Q
                         net (fo=8, routed)           0.285     0.426    dut/LED_OBUF[1]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.045     0.471 r  dut/AN[1]_i_1/O
                         net (fo=1, routed)           0.000     0.471    dut/AN[1]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  dut/AN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.871     2.036    dut/CLK
    SLICE_X0Y103         FDRE                                         r  dut/AN_reg[1]/C

Slack:                    inf
  Source:                 sm/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/AN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.189ns (39.874%)  route 0.285ns (60.126%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[1]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/state_reg[1]/Q
                         net (fo=8, routed)           0.285     0.426    dut/LED_OBUF[1]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.048     0.474 r  dut/AN[3]_i_1/O
                         net (fo=1, routed)           0.000     0.474    dut/AN[3]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  dut/AN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.871     2.036    dut/CLK
    SLICE_X0Y103         FDRE                                         r  dut/AN_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_cloc/count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.245ns (37.983%)  route 0.401ns (62.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=30, routed)          0.401     0.646    count_cloc/SW_IBUF[0]
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.878     2.043    count_cloc/CLK
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[17]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_cloc/count_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.245ns (37.983%)  route 0.401ns (62.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=30, routed)          0.401     0.646    count_cloc/SW_IBUF[0]
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.878     2.043    count_cloc/CLK
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[18]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_cloc/count_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.245ns (37.983%)  route 0.401ns (62.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=30, routed)          0.401     0.646    count_cloc/SW_IBUF[0]
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.878     2.043    count_cloc/CLK
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[19]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_cloc/count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.245ns (37.983%)  route 0.401ns (62.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=30, routed)          0.401     0.646    count_cloc/SW_IBUF[0]
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.878     2.043    count_cloc/CLK
    SLICE_X2Y97          FDCE                                         r  count_cloc/count_reg[20]/C

Slack:                    inf
  Source:                 sm/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut/CC_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.226ns (33.095%)  route 0.457ns (66.905%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  sm/state_reg[2]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  sm/state_reg[2]/Q
                         net (fo=9, routed)           0.457     0.585    sm/LED_OBUF[2]
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.098     0.683 r  sm/CC_i_1/O
                         net (fo=3, routed)           0.000     0.683    dut/CC_reg_0
    SLICE_X0Y101         FDRE                                         r  dut/CC_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    dut/CLK
    SLICE_X0Y101         FDRE                                         r  dut/CC_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_cloc/count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.245ns (34.657%)  route 0.463ns (65.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=30, routed)          0.463     0.708    count_cloc/SW_IBUF[0]
    SLICE_X2Y96          FDCE                                         r  count_cloc/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.877     2.042    count_cloc/CLK
    SLICE_X2Y96          FDCE                                         r  count_cloc/count_reg[13]/C





