
*** Running vivado
    with args -log AppCombi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AppCombi_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source AppCombi_top.tcl -notrace
Command: synth_design -top AppCombi_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.395 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AppCombi_top' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:40]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'synchro_module_v2' declared at 'D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:40' bound to instance 'inst_synch' of component 'synchro_module_v2' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'synchro_module_v2' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-113] binding component instance 'ClockBuffer' to cell 'BUFG' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'synchro_module_v2' (1#1) [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
INFO: [Synth 8-3491] module 'septSegments_Top' declared at 'D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:46' bound to instance 'inst_aff' of component 'septSegments_Top' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'septSegments_Top' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at 'D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_lsb' of component 'septSegments_encodeur' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'septSegments_encodeur' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-226] default block is never used [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'septSegments_encodeur' (2#1) [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at 'D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_msb' of component 'septSegments_encodeur' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:90]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_refreshPmod' declared at 'D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:19' bound to instance 'inst_refresh' of component 'septSegments_refreshPmod' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'septSegments_refreshPmod' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'septSegments_refreshPmod' (3#1) [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'septSegments_Top' (4#1) [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
INFO: [Synth 8-3491] module 'Add4bits' declared at 'D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:34' bound to instance 'inst_Add4bits' of component 'Add4bits' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Add4bits' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:42]
INFO: [Synth 8-3491] module 'Add1bitA' declared at 'D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:34' bound to instance 'Add1bitA1' of component 'Add1bitA' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Add1bitA' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:42]
INFO: [Synth 8-226] default block is never used [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Add1bitA' (5#1) [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:42]
INFO: [Synth 8-3491] module 'Add1bitA' declared at 'D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:34' bound to instance 'Add1bitA2' of component 'Add1bitA' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:73]
INFO: [Synth 8-3491] module 'Add1bitB' declared at 'D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:34' bound to instance 'Add1bitB1' of component 'Add1bitB' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Add1bitB' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Add1bitB' (6#1) [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:42]
INFO: [Synth 8-3491] module 'Add1bitB' declared at 'D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:34' bound to instance 'Add1bitB2' of component 'Add1bitB' [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'Add4bits' (7#1) [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'AppCombi_top' (8#1) [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1114.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1114.395 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1114.395 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
Finished Parsing XDC File [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AppCombi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AppCombi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1215.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1215.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1215.875 ; gain = 101.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1215.875 ; gain = 101.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1215.875 ; gain = 101.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1215.875 ; gain = 101.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1215.875 ; gain = 101.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1215.875 ; gain = 101.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1222.387 ; gain = 107.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1223.293 ; gain = 108.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1230.695 ; gain = 116.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1230.695 ; gain = 116.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1230.695 ; gain = 116.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1230.695 ; gain = 116.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1230.695 ; gain = 116.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1230.695 ; gain = 116.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |     5|
|5     |LUT3   |     3|
|6     |LUT4   |     6|
|7     |LUT5   |     9|
|8     |LUT6   |    20|
|9     |FDRE   |    60|
|10    |IBUF   |     9|
|11    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1230.695 ; gain = 116.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1230.695 ; gain = 14.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1230.695 ; gain = 116.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1230.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1250.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 1250.012 ; gain = 135.617
INFO: [Common 17-1381] The checkpoint 'D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.runs/synth_1/AppCombi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AppCombi_top_utilization_synth.rpt -pb AppCombi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 15:51:01 2024...
