<profile>

<section name = "Vitis HLS Report for 'exp_12_3_s'" level="0">
<item name = "Date">Thu Dec 11 00:00:20 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ecg_cnn</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.770 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 119, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 96, -</column>
<column name="Memory">0, -, 61, 32, -</column>
<column name="Multiplexer">-, -, 0, 13, -</column>
<column name="Register">-, -, 293, 32, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_25ns_18ns_43_1_0_U286">mul_25ns_18ns_43_1_0, 0, 1, 0, 48, 0</column>
<column name="mul_25ns_25ns_50_1_0_U285">mul_25ns_25ns_50_1_0, 0, 2, 0, 48, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="exp_x_msb_1_table_U">exp_12_3_s_exp_x_msb_1_table_ROM_AUTO_1R, 0, 25, 13, 0, 32, 25, 1, 800</column>
<column name="exp_x_msb_2_m_1_table_U">exp_12_3_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R, 0, 25, 13, 0, 32, 25, 1, 800</column>
<column name="f_x_lsb_table_U">exp_12_3_s_f_x_lsb_table_ROM_AUTO_1R, 0, 11, 6, 0, 32, 11, 1, 352</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln223_fu_242_p2">+, 0, 0, 27, 20, 20</column>
<column name="exp_x_msb_2_lsb_m_1_fu_252_p2">+, 0, 0, 32, 25, 25</column>
<column name="y_l_fu_275_p2">+, 0, 0, 32, 25, 25</column>
<column name="or_ln245_1_fu_357_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln245_2_fu_363_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln245_3_fu_369_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln245_4_fu_375_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln245_5_fu_381_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln245_6_fu_387_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln245_fu_351_p2">or, 0, 0, 2, 1, 1</column>
<column name="overf_1_fu_393_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln259_fu_409_p3">select, 0, 0, 12, 1, 11</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return">13, 3, 12, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_int_reg">12, 0, 12, 0</column>
<column name="exp_x_msb_1_reg_470">25, 0, 25, 0</column>
<column name="exp_x_msb_1_reg_470_pp0_iter4_reg">25, 0, 25, 0</column>
<column name="exp_x_msb_2_lsb_m_1_reg_465">25, 0, 25, 0</column>
<column name="exp_x_msb_2_m_1_reg_449">25, 0, 25, 0</column>
<column name="exp_x_msb_2_m_1_reg_449_pp0_iter2_reg">25, 0, 25, 0</column>
<column name="f_x_lsb_reg_443">11, 0, 11, 0</column>
<column name="f_x_lsb_reg_443_pp0_iter2_reg">11, 0, 11, 0</column>
<column name="tmp_9_reg_422">4, 0, 4, 0</column>
<column name="tmp_9_reg_422_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="tmp_reg_417">1, 0, 1, 0</column>
<column name="tmp_reg_417_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_s_reg_455">19, 0, 19, 0</column>
<column name="trunc_ln191_reg_427">3, 0, 3, 0</column>
<column name="x_int_reg">12, 0, 12, 0</column>
<column name="y_lo_s_reg_476">25, 0, 25, 0</column>
<column name="trunc_ln191_reg_427">64, 32, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, exp&lt;12, 3&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, exp&lt;12, 3&gt;, return value</column>
<column name="ap_return">out, 12, ap_ctrl_hs, exp&lt;12, 3&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, exp&lt;12, 3&gt;, return value</column>
<column name="x">in, 12, ap_none, x, scalar</column>
</table>
</item>
</section>
</profile>
