#ifndef __SOC_NPU_NOC_BUS_INTERFACE_H__
#define __SOC_NPU_NOC_BUS_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#ifndef __SOC_H_FOR_ASM__
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0000UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0004UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0008UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_MODE_ADDR(base) ((base) + (0x000CUL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0010UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0014UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0018UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0080UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0084UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0088UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_MODE_ADDR(base) ((base) + (0x008CUL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0090UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0094UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0098UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0100UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0104UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0108UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_MODE_ADDR(base) ((base) + (0x010CUL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0110UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0114UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0118UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0180UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0184UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0188UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_MODE_ADDR(base) ((base) + (0x018CUL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0190UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0194UL))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0198UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0200UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0204UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0208UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_MODE_ADDR(base) ((base) + (0x020CUL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0210UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0214UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0218UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0280UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0284UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0288UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_MODE_ADDR(base) ((base) + (0x028CUL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0290UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0294UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0298UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0300UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0304UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0308UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_MODE_ADDR(base) ((base) + (0x030CUL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0310UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0314UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0318UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0380UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0384UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0388UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_MODE_ADDR(base) ((base) + (0x038CUL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0390UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0394UL))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0398UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0400UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0404UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0408UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_MODE_ADDR(base) ((base) + (0x040CUL))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0410UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0414UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0418UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0480UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0484UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0488UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_MODE_ADDR(base) ((base) + (0x048CUL))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0490UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0494UL))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0498UL))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0500UL))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0504UL))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0508UL))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_MODE_ADDR(base) ((base) + (0x050CUL))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0518UL))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0580UL))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0584UL))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0588UL))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_MODE_ADDR(base) ((base) + (0x058CUL))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0598UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0600UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0604UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0608UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_MODE_ADDR(base) ((base) + (0x060CUL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0610UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0614UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0618UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0680UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0684UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0688UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_MODE_ADDR(base) ((base) + (0x068CUL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0690UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0694UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0698UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0700UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0704UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0708UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_MODE_ADDR(base) ((base) + (0x070CUL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0710UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0714UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0718UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0780UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0784UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0788UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_MODE_ADDR(base) ((base) + (0x078CUL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0790UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0794UL))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0798UL))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0A00UL))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0A04UL))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0A08UL))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_MODE_ADDR(base) ((base) + (0x0A0CUL))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0A10UL))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0A14UL))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0A18UL))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0A80UL))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0A84UL))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0A88UL))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_MODE_ADDR(base) ((base) + (0x0A8CUL))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0A90UL))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0A94UL))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0A98UL))
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0B00UL))
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0B04UL))
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0B08UL))
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_MODE_ADDR(base) ((base) + (0x0B0CUL))
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0B18UL))
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0B80UL))
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0B84UL))
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0B88UL))
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_MODE_ADDR(base) ((base) + (0x0B8CUL))
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0B98UL))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0C00UL))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0C04UL))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0C08UL))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_MODE_ADDR(base) ((base) + (0x0C0CUL))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0C10UL))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0C14UL))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0C18UL))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0C80UL))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0C84UL))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0C88UL))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_MODE_ADDR(base) ((base) + (0x0C8CUL))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0C90UL))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0C94UL))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0C98UL))
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1000UL))
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1004UL))
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1008UL))
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x100CUL))
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1080UL))
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1084UL))
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1088UL))
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x108CUL))
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1100UL))
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1104UL))
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1108UL))
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x110CUL))
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1180UL))
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1184UL))
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1188UL))
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x118CUL))
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1200UL))
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1204UL))
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1208UL))
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x120CUL))
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1280UL))
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1284UL))
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1288UL))
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x128CUL))
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1300UL))
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1304UL))
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1308UL))
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x130CUL))
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1380UL))
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1384UL))
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1388UL))
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x138CUL))
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1400UL))
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1404UL))
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1408UL))
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x140CUL))
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1480UL))
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1484UL))
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1488UL))
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x148CUL))
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1500UL))
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1504UL))
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1508UL))
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x150CUL))
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1580UL))
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1584UL))
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1588UL))
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x158CUL))
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1600UL))
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1604UL))
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1608UL))
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x160CUL))
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1680UL))
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1684UL))
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1688UL))
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x168CUL))
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1700UL))
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1704UL))
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1708UL))
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x170CUL))
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1780UL))
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1784UL))
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1788UL))
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x178CUL))
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1800UL))
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1804UL))
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1808UL))
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x180CUL))
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1880UL))
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1884UL))
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1888UL))
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x188CUL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_COREID_ADDR(base) ((base) + (0x1C00UL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_REVISIONID_ADDR(base) ((base) + (0x1C04UL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_FAULTEN_ADDR(base) ((base) + (0x1C08UL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRVLD_ADDR(base) ((base) + (0x1C0CUL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRCLR_ADDR(base) ((base) + (0x1C10UL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_ADDR(base) ((base) + (0x1C14UL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG1_ADDR(base) ((base) + (0x1C18UL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG3_ADDR(base) ((base) + (0x1C20UL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG4_ADDR(base) ((base) + (0x1C24UL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG5_ADDR(base) ((base) + (0x1C28UL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG7_ADDR(base) ((base) + (0x1C30UL))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_STALLEN_ADDR(base) ((base) + (0x1C38UL))
#else
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0000))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0004))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0008))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_MODE_ADDR(base) ((base) + (0x000C))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0010))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0014))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0018))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0080))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0084))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0088))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_MODE_ADDR(base) ((base) + (0x008C))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0090))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0094))
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0098))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0100))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0104))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0108))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_MODE_ADDR(base) ((base) + (0x010C))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0110))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0114))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0118))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0180))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0184))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0188))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_MODE_ADDR(base) ((base) + (0x018C))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0190))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0194))
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0198))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0200))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0204))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0208))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_MODE_ADDR(base) ((base) + (0x020C))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0210))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0214))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0218))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0280))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0284))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0288))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_MODE_ADDR(base) ((base) + (0x028C))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0290))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0294))
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0298))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0300))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0304))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0308))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_MODE_ADDR(base) ((base) + (0x030C))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0310))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0314))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0318))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0380))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0384))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0388))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_MODE_ADDR(base) ((base) + (0x038C))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0390))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0394))
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0398))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0400))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0404))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0408))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_MODE_ADDR(base) ((base) + (0x040C))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0410))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0414))
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0418))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0480))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0484))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0488))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_MODE_ADDR(base) ((base) + (0x048C))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0490))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0494))
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0498))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0500))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0504))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0508))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_MODE_ADDR(base) ((base) + (0x050C))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0518))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0580))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0584))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0588))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_MODE_ADDR(base) ((base) + (0x058C))
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0598))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0600))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0604))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0608))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_MODE_ADDR(base) ((base) + (0x060C))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0610))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0614))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0618))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0680))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0684))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0688))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_MODE_ADDR(base) ((base) + (0x068C))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0690))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0694))
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0698))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0700))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0704))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0708))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_MODE_ADDR(base) ((base) + (0x070C))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0710))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0714))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0718))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0780))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0784))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0788))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_MODE_ADDR(base) ((base) + (0x078C))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0790))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0794))
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0798))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0A00))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0A04))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0A08))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_MODE_ADDR(base) ((base) + (0x0A0C))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0A10))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0A14))
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0A18))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0A80))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0A84))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0A88))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_MODE_ADDR(base) ((base) + (0x0A8C))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0A90))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0A94))
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0A98))
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0B00))
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0B04))
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0B08))
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_MODE_ADDR(base) ((base) + (0x0B0C))
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0B18))
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0B80))
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0B84))
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0B88))
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_MODE_ADDR(base) ((base) + (0x0B8C))
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0B98))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_COREID_ADDR(base) ((base) + (0x0C00))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0C04))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_PRIORITY_ADDR(base) ((base) + (0x0C08))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_MODE_ADDR(base) ((base) + (0x0C0C))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0C10))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_SATURATION_ADDR(base) ((base) + (0x0C14))
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0C18))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_COREID_ADDR(base) ((base) + (0x0C80))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_REVISIONID_ADDR(base) ((base) + (0x0C84))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_PRIORITY_ADDR(base) ((base) + (0x0C88))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_MODE_ADDR(base) ((base) + (0x0C8C))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_BANDWIDTH_ADDR(base) ((base) + (0x0C90))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_SATURATION_ADDR(base) ((base) + (0x0C94))
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_EXTCONTROL_ADDR(base) ((base) + (0x0C98))
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1000))
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1004))
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1008))
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x100C))
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1080))
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1084))
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1088))
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x108C))
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1100))
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1104))
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1108))
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x110C))
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1180))
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1184))
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1188))
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x118C))
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1200))
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1204))
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1208))
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x120C))
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1280))
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1284))
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1288))
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x128C))
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1300))
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1304))
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1308))
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x130C))
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1380))
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1384))
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1388))
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x138C))
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1400))
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1404))
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1408))
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x140C))
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1480))
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1484))
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1488))
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x148C))
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1500))
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1504))
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1508))
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x150C))
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1580))
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1584))
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1588))
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x158C))
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1600))
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1604))
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1608))
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x160C))
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1680))
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1684))
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1688))
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x168C))
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1700))
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1704))
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1708))
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x170C))
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1780))
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1784))
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1788))
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x178C))
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1800))
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1804))
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1808))
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x180C))
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_COREID_ADDR(base) ((base) + (0x1880))
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_REVISIONID_ADDR(base) ((base) + (0x1884))
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_RATE_ADDR(base) ((base) + (0x1888))
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_BYPASS_ADDR(base) ((base) + (0x188C))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_COREID_ADDR(base) ((base) + (0x1C00))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_REVISIONID_ADDR(base) ((base) + (0x1C04))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_FAULTEN_ADDR(base) ((base) + (0x1C08))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRVLD_ADDR(base) ((base) + (0x1C0C))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRCLR_ADDR(base) ((base) + (0x1C10))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_ADDR(base) ((base) + (0x1C14))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG1_ADDR(base) ((base) + (0x1C18))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG3_ADDR(base) ((base) + (0x1C20))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG4_ADDR(base) ((base) + (0x1C24))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG5_ADDR(base) ((base) + (0x1C28))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG7_ADDR(base) ((base) + (0x1C30))
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_STALLEN_ADDR(base) ((base) + (0x1C38))
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_RD_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_AICORE0_MST0_WR_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_RD_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_AICORE0_MST1_WR_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_RD_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_AICORE1_MST0_WR_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_RD_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_AICORE1_MST1_WR_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 13;
        unsigned int reserved : 19;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_BANDWIDTH_bandwidth_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_NPU_TCU_RD_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 13;
        unsigned int reserved : 19;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_BANDWIDTH_bandwidth_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_NPU_TCU_WR_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_RD_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_SYS2NPUBUS_CFG_WR_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_RD_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_SYSDMA_MST0_WR_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_RD_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 14;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_BANDWIDTH_bandwidth_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_SYSDMA_MST1_WR_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_TINY_RD_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_TINY_RD_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 13;
        unsigned int reserved : 19;
    } reg;
} SOC_NPU_NOC_BUS_TINY_RD_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_BANDWIDTH_bandwidth_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_TINY_RD_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_TINY_RD_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_TINY_RD_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_TINY_WR_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_TINY_WR_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 13;
        unsigned int reserved : 19;
    } reg;
} SOC_NPU_NOC_BUS_TINY_WR_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_BANDWIDTH_bandwidth_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_TINY_WR_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_TINY_WR_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_TINY_WR_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_TS_MST0_RD_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_TS_MST0_WR_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 13;
        unsigned int reserved : 19;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_BANDWIDTH_bandwidth_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_TS_MST1_RD_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int p0 : 2;
        unsigned int reserved_0: 6;
        unsigned int p1 : 2;
        unsigned int reserved_1: 22;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_PRIORITY_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_PRIORITY_p0_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_PRIORITY_p0_END (1)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_PRIORITY_p1_START (8)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_PRIORITY_p1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int mode : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_MODE_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_MODE_mode_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_MODE_mode_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bandwidth : 13;
        unsigned int reserved : 19;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_BANDWIDTH_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_BANDWIDTH_bandwidth_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_BANDWIDTH_bandwidth_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int saturation : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_SATURATION_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_SATURATION_saturation_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_SATURATION_saturation_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int socketqosen : 1;
        unsigned int extthren : 1;
        unsigned int intclken : 1;
        unsigned int extlimiten : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_EXTCONTROL_UNION;
#endif
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_EXTCONTROL_socketqosen_START (0)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_EXTCONTROL_socketqosen_END (0)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_EXTCONTROL_extthren_START (1)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_EXTCONTROL_extthren_END (1)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_EXTCONTROL_intclken_START (2)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_EXTCONTROL_intclken_END (2)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_EXTCONTROL_extlimiten_START (3)
#define SOC_NPU_NOC_BUS_TS_MST1_WR_QOS_EXTCONTROL_extlimiten_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK9RESP001_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK153_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK20_TINY2DDR_RATEADAPTER_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK24_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK46RESP_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK83_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK60RESP001_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK69RESP_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK77RESP_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK138RESP001_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK140RESP001_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK141RESP001_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK144RESP001_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK173RESP001_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK193_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK194RESP001_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK210RESP001_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rate : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_RATE_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_RATE_rate_START (0)
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_RATE_rate_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int bypass : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_BYPASS_UNION;
#endif
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_BYPASS_bypass_START (0)
#define SOC_NPU_NOC_BUS_LINK212RESP001_MAIN_RATEADAPTER_BYPASS_bypass_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int coretypeid : 8;
        unsigned int corechecksum : 24;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_COREID_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_COREID_coretypeid_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_COREID_coretypeid_END (7)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_COREID_corechecksum_START (8)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_COREID_corechecksum_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int userid : 8;
        unsigned int flexnocid : 24;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_REVISIONID_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_REVISIONID_userid_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_REVISIONID_userid_END (7)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_REVISIONID_flexnocid_START (8)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ID_REVISIONID_flexnocid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int faulten : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_FAULTEN_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_FAULTEN_faulten_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_FAULTEN_faulten_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int errvld : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRVLD_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRVLD_errvld_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRVLD_errvld_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int errclr : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRCLR_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRCLR_errclr_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRCLR_errclr_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int lock : 1;
        unsigned int opc : 4;
        unsigned int reserved_0: 3;
        unsigned int errcode : 3;
        unsigned int reserved_1: 5;
        unsigned int len1 : 9;
        unsigned int reserved_2: 6;
        unsigned int format : 1;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_lock_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_lock_END (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_opc_START (1)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_opc_END (4)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_errcode_START (8)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_errcode_END (10)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_len1_START (16)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_len1_END (24)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_format_START (31)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG0_format_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int errlog1 : 24;
        unsigned int reserved : 8;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG1_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG1_errlog1_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG1_errlog1_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int errlog3 : 32;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG3_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG3_errlog3_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG3_errlog3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int errlog4 : 4;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG4_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG4_errlog4_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG4_errlog4_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int errlog5 : 17;
        unsigned int reserved : 15;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG5_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG5_errlog5_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG5_errlog5_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int tzmp2_nsaid : 3;
        unsigned int secure : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG7_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG7_tzmp2_nsaid_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG7_tzmp2_nsaid_END (2)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG7_secure_START (3)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_ERRLOG7_secure_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int stallen : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_NOC_BUS_NPU_BUS_ERR_STALLEN_UNION;
#endif
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_STALLEN_stallen_START (0)
#define SOC_NPU_NOC_BUS_NPU_BUS_ERR_STALLEN_stallen_END (0)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
