# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 01:27:51 on Jan 03,2024
# vlog -reportprogress 300 -vlog01compat -work postsynth C:/EDA/cpu74hc138/synthesis/hc138.v 
# -- Compiling module hc138
# 
# Top level modules:
# 	hc138
# End time: 01:27:51 on Jan 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 01:27:51 on Jan 03,2024
# vlog -reportprogress 300 "+incdir+C:/EDA/cpu74hc138/stimulus" -vlog01compat -work postsynth C:/EDA/cpu74hc138/stimulus/testhc138.v 
# -- Compiling module testhc138
# 
# Top level modules:
# 	testhc138
# End time: 01:27:51 on Jan 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postsynth -t 1ps postsynth.testhc138 
# Start time: 01:27:51 on Jan 03,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postsynth.testhc138
# Loading postsynth.hc138
# Loading proasic3.NOR3C
# Loading proasic3.OUTBUF
# Loading proasic3.INBUF
# Loading proasic3.NOR2A
# Loading proasic3.NOR2
# Loading proasic3.NOR3B
# Loading proasic3.VCC
# Loading proasic3.NOR2B
# Loading proasic3.GND
# DateA=010,enable=000,out=xxxxxxxx
# DateA=010,enable=000,out=0000xxxx
# DateA=010,enable=000,out=00000000
# DateA=101,enable=000,out=00000000
# DateA=101,enable=111,out=00000000
# DateA=101,enable=111,out=00100000
# DateA=001,enable=111,out=00100000
# DateA=001,enable=111,out=00000010
# DateA=010,enable=111,out=00000010
# DateA=010,enable=111,out=00000100
# DateA=100,enable=111,out=00000100
# DateA=100,enable=111,out=01000000
# DateA=100,enable=111,out=00010000
# End time: 01:28:19 on Jan 03,2024, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
