{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/testP3.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/testP3.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ori.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ori.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/andi.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/andi.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/addi.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/addi.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/loadCase4.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/loadCase4.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/phase3_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/phase3_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088242 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1743029088242 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/testP3.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/testP3.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ori.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ori.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/andi.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/andi.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/addi.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/addi.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/loadCase4.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/loadCase4.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/phase3_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/phase3_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088292 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1743029088292 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/testP3.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/testP3.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ori.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ori.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/andi.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/andi.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/addi.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/addi.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brzrCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brnzCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brplCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/brmiCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase2.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase2.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase1.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/storeCase1.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/loadCase4.hex " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/loadCase4.hex." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v " "Source file: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/phase3_tb.v " "A new file was added to the project: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/phase3_tb.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1743029088342 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1743029088342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743029089346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029089355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 18:44:48 2025 " "Processing started: Wed Mar 26 18:44:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743029089355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743029089355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743029089355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743029090419 ""}
