// Seed: 3627267093
module module_0;
  wire id_2;
  id_4(
      .id_0(id_5), .id_1(1), .id_2(id_3), .id_3(id_2)
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  tri   id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge id_3) id_7 <= 1;
  and primCall (id_1, id_3, id_4, id_7);
  module_0 modCall_1 ();
endmodule
