

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Nov 15 03:39:09 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  34513|    3|  34514|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+------+-------+------+-------+---------+
        |                                                |                                     |    Latency   |   Interval   | Pipeline|
        |                    Instance                    |                Module               |  min |  max  |  min |  max  |   Type  |
        +------------------------------------------------+-------------------------------------+------+-------+------+-------+---------+
        |grp_dut_calc_svd_update_on_diag_s_off_s_fu_360  |dut_calc_svd_update_on_diag_s_off_s  |  1612|   8754|  1612|   8754|   none  |
        |grp_dut_update_off_diag_s_fu_382                |dut_update_off_diag_s                |  3138|  17250|  3138|  17250|   none  |
        +------------------------------------------------+-------------------------------------+------+-------+------+-------+---------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  3136|  3136|         4|          -|          -|   784|    no    |
        |- off_row_wb_uv  |  6272|  8624|  8 ~ 11  |          -|          -|   784|    no    |
        |- Loop 3         |  1568|  1568|         2|          -|          -|   784|    no    |
        |- Loop 4         |  1568|  1568|         2|          -|          -|   784|    no    |
        |- off_col_wb     |  6272|  7056|   8 ~ 9  |          -|          -|   784|    no    |
        |- off_row_wb_s   |  6272|  7056|   8 ~ 9  |          -|          -|   784|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2313|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|    108|   10710|  18963|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    884|
|Register         |        -|      -|    1709|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|    108|   12419|  22160|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|     49|      11|     41|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+-------+------+-------+
    |                    Instance                    |                Module               | BRAM_18K| DSP48E|  FF  |  LUT  |
    +------------------------------------------------+-------------------------------------+---------+-------+------+-------+
    |grp_dut_calc_svd_update_on_diag_s_off_s_fu_360  |dut_calc_svd_update_on_diag_s_off_s  |        0|     92|  8959|  15456|
    |dut_fcmp_32ns_32ns_1_1_U70                      |dut_fcmp_32ns_32ns_1_1               |        0|      0|    66|    239|
    |dut_fcmp_32ns_32ns_1_1_U71                      |dut_fcmp_32ns_32ns_1_1               |        0|      0|    66|    239|
    |dut_sitofp_32ns_32_6_U69                        |dut_sitofp_32ns_32_6                 |        0|      0|   340|    554|
    |grp_dut_update_off_diag_s_fu_382                |dut_update_off_diag_s                |        0|     16|  1279|   2475|
    +------------------------------------------------+-------------------------------------+---------+-------+------+-------+
    |Total                                           |                                     |        0|    108| 10710|  18963|
    +------------------------------------------------+-------------------------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |      Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |u_row_temp_0_U  |dut_u_row_temp_0  |        2|  0|   0|   784|   32|     1|        25088|
    |u_row_temp_1_U  |dut_u_row_temp_0  |        2|  0|   0|   784|   32|     1|        25088|
    |v_row_temp_0_U  |dut_u_row_temp_0  |        2|  0|   0|   784|   32|     1|        25088|
    |v_row_temp_1_U  |dut_u_row_temp_0  |        2|  0|   0|   784|   32|     1|        25088|
    |s_col_temp_0_U  |dut_u_row_temp_0  |        2|  0|   0|   784|   32|     1|        25088|
    |s_col_temp_1_U  |dut_u_row_temp_0  |        2|  0|   0|   784|   32|     1|        25088|
    |s_row_temp_0_U  |dut_u_row_temp_0  |        2|  0|   0|   784|   32|     1|        25088|
    |s_row_temp_1_U  |dut_u_row_temp_0  |        2|  0|   0|   784|   32|     1|        25088|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                  |       16|  0|   0|  6272|  256|     8|       200704|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |i_1_fu_1147_p2            |     +    |      0|  0|   10|          10|           1|
    |i_2_fu_621_p2             |     +    |      0|  0|   10|          10|           1|
    |i_3_fu_639_p2             |     +    |      0|  0|   10|          10|           1|
    |off_col_2_fu_978_p2       |     +    |      0|  0|   10|          10|           1|
    |off_row_2_fu_1559_p2      |     +    |      0|  0|   10|          10|           1|
    |off_row_3_fu_1065_p2      |     +    |      0|  0|   10|          10|           1|
    |sh_assign_2_fu_1195_p2    |     +    |      0|  0|    9|           8|           9|
    |sh_assign_4_fu_1323_p2    |     +    |      0|  0|    9|           8|           9|
    |sh_assign_6_fu_693_p2     |     +    |      0|  0|    9|           8|           9|
    |sh_assign_8_fu_821_p2     |     +    |      0|  0|    9|           8|           9|
    |sh_assign_fu_508_p2       |     +    |      0|  0|    9|           8|           9|
    |p_Val2_8_i_i1_fu_1451_p2  |     -    |      0|  0|   32|           1|          32|
    |p_Val2_8_i_i2_fu_1463_p2  |     -    |      0|  0|   32|           1|          32|
    |p_Val2_8_i_i3_fu_943_p2   |     -    |      0|  0|   32|           1|          32|
    |p_Val2_8_i_i4_fu_955_p2   |     -    |      0|  0|   32|           1|          32|
    |p_Val2_8_i_i_fu_602_p2    |     -    |      0|  0|   32|           1|          32|
    |tmp_16_i_i1_fu_1209_p2    |     -    |      0|  0|    8|           7|           8|
    |tmp_16_i_i2_fu_1337_p2    |     -    |      0|  0|    8|           7|           8|
    |tmp_16_i_i3_fu_707_p2     |     -    |      0|  0|    8|           7|           8|
    |tmp_16_i_i4_fu_835_p2     |     -    |      0|  0|    8|           7|           8|
    |tmp_16_i_i_fu_522_p2      |     -    |      0|  0|    8|           7|           8|
    |ap_sig_1095               |    and   |      0|  0|    1|           1|           1|
    |ap_sig_1105               |    and   |      0|  0|    1|           1|           1|
    |ap_sig_1115               |    and   |      0|  0|    1|           1|           1|
    |ap_sig_1216               |    and   |      0|  0|    1|           1|           1|
    |ap_sig_633                |    and   |      0|  0|    1|           1|           1|
    |ap_sig_805                |    and   |      0|  0|    1|           1|           1|
    |ap_sig_880                |    and   |      0|  0|    1|           1|           1|
    |tmp_20_fu_1601_p2         |    and   |      0|  0|    1|           1|           1|
    |tmp_23_fu_1606_p2         |    and   |      0|  0|    1|           1|           1|
    |tmp_24_fu_1612_p2         |    and   |      0|  0|    1|           1|           1|
    |tmp_43_fu_1617_p2         |    and   |      0|  0|    1|           1|           1|
    |tmp_48_fu_1020_p2         |    and   |      0|  0|    1|           1|           1|
    |tmp_50_fu_1025_p2         |    and   |      0|  0|    1|           1|           1|
    |tmp_51_fu_1031_p2         |    and   |      0|  0|    1|           1|           1|
    |tmp_53_fu_1036_p2         |    and   |      0|  0|    1|           1|           1|
    |tmp_67_fu_1107_p2         |    and   |      0|  0|    1|           1|           1|
    |tmp_78_fu_1112_p2         |    and   |      0|  0|    1|           1|           1|
    |tmp_79_fu_1118_p2         |    and   |      0|  0|    1|           1|           1|
    |tmp_81_fu_1123_p2         |    and   |      0|  0|    1|           1|           1|
    |exitcond1_fu_1141_p2      |   icmp   |      0|  0|    4|          10|           9|
    |exitcond2_fu_615_p2       |   icmp   |      0|  0|    4|          10|           9|
    |exitcond3_fu_1553_p2      |   icmp   |      0|  0|    4|          10|           9|
    |exitcond4_fu_633_p2       |   icmp   |      0|  0|    4|          10|           9|
    |exitcond5_fu_972_p2       |   icmp   |      0|  0|    4|          10|           9|
    |exitcond_fu_1059_p2       |   icmp   |      0|  0|    4|          10|           9|
    |notlhs1_fu_1583_p2        |   icmp   |      0|  0|    3|           8|           2|
    |notlhs2_fu_1421_p2        |   icmp   |      0|  0|    3|           8|           2|
    |notlhs4_fu_1433_p2        |   icmp   |      0|  0|    3|           8|           2|
    |notlhs5_fu_919_p2         |   icmp   |      0|  0|    3|           8|           2|
    |notlhs7_fu_931_p2         |   icmp   |      0|  0|    3|           8|           2|
    |notlhs8_fu_1089_p2        |   icmp   |      0|  0|    3|           8|           2|
    |notlhs_fu_1002_p2         |   icmp   |      0|  0|    3|           8|           2|
    |notrhs1_fu_1589_p2        |   icmp   |      0|  0|    8|          23|           1|
    |notrhs2_fu_1409_p2        |   icmp   |      0|  0|    8|          23|           1|
    |notrhs4_fu_1415_p2        |   icmp   |      0|  0|    8|          23|           1|
    |notrhs5_fu_907_p2         |   icmp   |      0|  0|    8|          23|           1|
    |notrhs7_fu_913_p2         |   icmp   |      0|  0|    8|          23|           1|
    |notrhs8_fu_1095_p2        |   icmp   |      0|  0|    8|          23|           1|
    |notrhs_fu_1008_p2         |   icmp   |      0|  0|    8|          23|           1|
    |tmp_18_i_i1_fu_1239_p2    |   lshr   |      0|  0|   63|          24|          24|
    |tmp_18_i_i2_fu_1367_p2    |   lshr   |      0|  0|   63|          24|          24|
    |tmp_18_i_i3_fu_737_p2     |   lshr   |      0|  0|   63|          24|          24|
    |tmp_18_i_i4_fu_865_p2     |   lshr   |      0|  0|   63|          24|          24|
    |tmp_18_i_i_fu_561_p2      |   lshr   |      0|  0|   63|          24|          24|
    |ap_sig_620                |    or    |      0|  0|    1|           1|           1|
    |ap_sig_640                |    or    |      0|  0|    1|           1|           1|
    |ap_sig_705                |    or    |      0|  0|    1|           1|           1|
    |or_cond1_fu_1042_p2       |    or    |      0|  0|    1|           1|           1|
    |or_cond2_fu_1129_p2       |    or    |      0|  0|    1|           1|           1|
    |or_cond_fu_1623_p2        |    or    |      0|  0|    1|           1|           1|
    |tmp_14_fu_925_p2          |    or    |      0|  0|    1|           1|           1|
    |tmp_15_fu_937_p2          |    or    |      0|  0|    1|           1|           1|
    |tmp_19_fu_1595_p2         |    or    |      0|  0|    1|           1|           1|
    |tmp_47_fu_1014_p2         |    or    |      0|  0|    1|           1|           1|
    |tmp_57_fu_1101_p2         |    or    |      0|  0|    1|           1|           1|
    |tmp_7_fu_1427_p2          |    or    |      0|  0|    1|           1|           1|
    |tmp_8_fu_1439_p2          |    or    |      0|  0|    1|           1|           1|
    |p_Val2_11_fu_1456_p3      |  select  |      0|  0|   32|           1|          32|
    |p_Val2_15_fu_1401_p3      |  select  |      0|  0|   32|           1|          32|
    |p_Val2_17_fu_1468_p3      |  select  |      0|  0|   32|           1|          32|
    |p_Val2_21_fu_771_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_23_fu_948_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_27_fu_899_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_29_fu_960_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_3_fu_595_p3        |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_608_p3        |  select  |      0|  0|   32|           1|          32|
    |p_Val2_9_fu_1273_p3       |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_532_p3     |  select  |      0|  0|    9|           1|           9|
    |sh_assign_3_fu_1219_p3    |  select  |      0|  0|    9|           1|           9|
    |sh_assign_5_fu_1347_p3    |  select  |      0|  0|    9|           1|           9|
    |sh_assign_7_fu_717_p3     |  select  |      0|  0|    9|           1|           9|
    |sh_assign_9_fu_845_p3     |  select  |      0|  0|    9|           1|           9|
    |tmp_20_i_i1_fu_1245_p2    |    shl   |      0|  0|  239|          78|          78|
    |tmp_20_i_i2_fu_1373_p2    |    shl   |      0|  0|  239|          78|          78|
    |tmp_20_i_i3_fu_743_p2     |    shl   |      0|  0|  239|          78|          78|
    |tmp_20_i_i4_fu_871_p2     |    shl   |      0|  0|  239|          78|          78|
    |tmp_20_i_i_fu_567_p2      |    shl   |      0|  0|  239|          78|          78|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 2313|         974|        1233|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  182|         82|    1|         82|
    |grp_fu_401_p0          |   32|          4|   32|        128|
    |i5_reg_288             |   10|          2|   10|         20|
    |i6_reg_300             |   10|          2|   10|         20|
    |i_reg_336              |   10|          2|   10|         20|
    |off_col_reg_312        |   10|          2|   10|         20|
    |off_row7_reg_324       |   10|          2|   10|         20|
    |off_row_reg_348        |   10|          2|   10|         20|
    |s_col_temp_0_address0  |   10|          4|   10|         40|
    |s_col_temp_0_ce0       |    1|          3|    1|          3|
    |s_col_temp_0_d0        |   32|          3|   32|         96|
    |s_col_temp_0_we0       |    1|          3|    1|          3|
    |s_col_temp_1_address0  |   10|          4|   10|         40|
    |s_col_temp_1_ce0       |    1|          3|    1|          3|
    |s_col_temp_1_d0        |   32|          3|   32|         96|
    |s_col_temp_1_we0       |    1|          3|    1|          3|
    |s_row_temp_0_address0  |   10|          4|   10|         40|
    |s_row_temp_0_ce0       |    1|          3|    1|          3|
    |s_row_temp_0_d0        |   32|          3|   32|         96|
    |s_row_temp_0_we0       |    1|          3|    1|          3|
    |s_row_temp_1_address0  |   10|          4|   10|         40|
    |s_row_temp_1_ce0       |    1|          3|    1|          3|
    |s_row_temp_1_d0        |   32|          3|   32|         96|
    |s_row_temp_1_we0       |    1|          3|    1|          3|
    |strm_in_V_blk_n        |    1|          2|    1|          2|
    |strm_out_V_blk_n       |    1|          2|    1|          2|
    |strm_out_V_din         |  256|         28|   32|        896|
    |u_row_temp_0_address0  |   10|          4|   10|         40|
    |u_row_temp_0_ce0       |    1|          3|    1|          3|
    |u_row_temp_0_d0        |   32|          3|   32|         96|
    |u_row_temp_0_we0       |    1|          3|    1|          3|
    |u_row_temp_1_address0  |   10|          4|   10|         40|
    |u_row_temp_1_ce0       |    1|          3|    1|          3|
    |u_row_temp_1_d0        |   32|          3|   32|         96|
    |u_row_temp_1_we0       |    1|          3|    1|          3|
    |v_row_temp_0_address0  |   10|          4|   10|         40|
    |v_row_temp_0_ce0       |    1|          3|    1|          3|
    |v_row_temp_0_d0        |   32|          3|   32|         96|
    |v_row_temp_0_we0       |    1|          3|    1|          3|
    |v_row_temp_1_address0  |   10|          4|   10|         40|
    |v_row_temp_1_ce0       |    1|          3|    1|          3|
    |v_row_temp_1_d0        |   32|          3|   32|         96|
    |v_row_temp_1_we0       |    1|          3|    1|          3|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  884|        234|  479|       2366|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  81|   0|   81|          0|
    |ap_reg_grp_dut_calc_svd_update_on_diag_s_off_s_fu_360_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_update_off_diag_s_fu_382_ap_start                |   1|   0|    1|          0|
    |exitcond_reg_1756                                               |   1|   0|    1|          0|
    |i5_reg_288                                                      |  10|   0|   10|          0|
    |i6_reg_300                                                      |  10|   0|   10|          0|
    |i_1_reg_1807                                                    |  10|   0|   10|          0|
    |i_2_reg_1662                                                    |  10|   0|   10|          0|
    |i_3_reg_1670                                                    |  10|   0|   10|          0|
    |i_reg_336                                                       |  10|   0|   10|          0|
    |isNeg_reg_1644                                                  |   1|   0|    1|          0|
    |loc_V_1_reg_1639                                                |  23|   0|   23|          0|
    |new_j_0_0_reg_1905                                              |  32|   0|   32|          0|
    |new_j_0_1_reg_1910                                              |  32|   0|   32|          0|
    |new_j_1_0_reg_1915                                              |  32|   0|   32|          0|
    |new_j_1_1_reg_1920                                              |  32|   0|   32|          0|
    |new_k_0_0_reg_1925                                              |  32|   0|   32|          0|
    |new_k_0_1_reg_1930                                              |  32|   0|   32|          0|
    |new_k_1_0_reg_1935                                              |  32|   0|   32|          0|
    |new_k_1_1_reg_1940                                              |  32|   0|   32|          0|
    |off_col_2_reg_1727                                              |  10|   0|   10|          0|
    |off_col_reg_312                                                 |  10|   0|   10|          0|
    |off_row7_reg_324                                                |  10|   0|   10|          0|
    |off_row_2_reg_1958                                              |  10|   0|   10|          0|
    |off_row_3_reg_1760                                              |  10|   0|   10|          0|
    |off_row_reg_348                                                 |  10|   0|   10|          0|
    |or_cond1_reg_1732                                               |   1|   0|    1|          0|
    |or_cond2_reg_1765                                               |   1|   0|    1|          0|
    |or_cond_reg_1963                                                |   1|   0|    1|          0|
    |p_Result_2_reg_1817                                             |   1|   0|    1|          0|
    |p_Result_4_reg_1828                                             |   1|   0|    1|          0|
    |p_Result_6_reg_1675                                             |   1|   0|    1|          0|
    |p_Result_8_reg_1686                                             |   1|   0|    1|          0|
    |p_Result_s_reg_1634                                             |   1|   0|    1|          0|
    |p_Val2_11_reg_1855                                              |  32|   0|   32|          0|
    |p_Val2_15_reg_1833                                              |  32|   0|   32|          0|
    |p_Val2_17_reg_1860                                              |  32|   0|   32|          0|
    |p_Val2_21_reg_1680                                              |  32|   0|   32|          0|
    |p_Val2_23_reg_1709                                              |  32|   0|   32|          0|
    |p_Val2_27_reg_1691                                              |  32|   0|   32|          0|
    |p_Val2_29_reg_1714                                              |  32|   0|   32|          0|
    |p_Val2_5_reg_1655                                               |  32|   0|   32|          0|
    |p_Val2_9_reg_1822                                               |  32|   0|   32|          0|
    |reg_412                                                         |  32|   0|   32|          0|
    |reg_417                                                         |  32|   0|   32|          0|
    |reg_422                                                         |  32|   0|   32|          0|
    |reg_430                                                         |  32|   0|   32|          0|
    |reg_436                                                         |  32|   0|   32|          0|
    |reg_442                                                         |  32|   0|   32|          0|
    |reg_448                                                         |  32|   0|   32|          0|
    |reg_454                                                         |  32|   0|   32|          0|
    |reg_460                                                         |  32|   0|   32|          0|
    |reg_466                                                         |  32|   0|   32|          0|
    |reg_472                                                         |  32|   0|   32|          0|
    |s_temp_1_1_reg_1945                                             |  32|   0|   32|          0|
    |sh_assign_1_reg_1649                                            |   9|   0|    9|          0|
    |tmp_100_reg_1789                                                |  32|   0|   32|          0|
    |tmp_101_reg_1794                                                |  32|   0|   32|          0|
    |tmp_102_reg_1799                                                |  32|   0|   32|          0|
    |tmp_14_reg_1697                                                 |   1|   0|    1|          0|
    |tmp_15_reg_1703                                                 |   1|   0|    1|          0|
    |tmp_37_reg_1812                                                 |  32|   0|   32|          0|
    |tmp_44_reg_1967                                                 |  10|   0|   64|         54|
    |tmp_74_reg_1994                                                 |  32|   0|   32|          0|
    |tmp_7_reg_1839                                                  |   1|   0|    1|          0|
    |tmp_84_reg_1746                                                 |  32|   0|   32|          0|
    |tmp_87_reg_1779                                                 |  32|   0|   32|          0|
    |tmp_8_reg_1844                                                  |   1|   0|    1|          0|
    |tmp_99_reg_1784                                                 |  32|   0|   32|          0|
    |tmp_s_reg_1849                                                  |  10|   0|   64|         54|
    |u_temp_0_0_reg_1865                                             |  32|   0|   32|          0|
    |u_temp_0_1_reg_1870                                             |  32|   0|   32|          0|
    |u_temp_1_0_reg_1875                                             |  32|   0|   32|          0|
    |u_temp_1_1_reg_1880                                             |  32|   0|   32|          0|
    |v_temp_0_0_reg_1885                                             |  32|   0|   32|          0|
    |v_temp_0_1_reg_1890                                             |  32|   0|   32|          0|
    |v_temp_1_0_reg_1895                                             |  32|   0|   32|          0|
    |v_temp_1_1_reg_1900                                             |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |1709|   0| 1817|        108|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

