#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Mon Jul  8 19:01:22 2019
# Process ID: 21840
# Current directory: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera
# Command line: vivado
# Log file: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/vivado.log
# Journal file: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.xpr
INFO: [Project 1-313] Project file moved from '/home/gabriel/xilinx_projects/zedcam' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_processing_system7_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_gpio_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_blk_mem_gen_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_clk_wiz_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_Counter_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_interface_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_gpio_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_rst_ps7_0_100M_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlconcat_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlconstant_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlslice_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlslice_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlconstant_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_CSI_RX_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_DFlipFlop_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_DFlipFlop_2_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_DFlipFlop_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/src/axi_interface_2.37a'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found '/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found '/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_xlconcat_0_0
design_1_xlslice_1_0
design_1_blk_mem_gen_0_0
design_1_xlconstant_0_0
design_1_axi_gpio_0_0
design_1_xlconstant_1_0
design_1_axi_gpio_1_0
design_1_clk_wiz_0_0
design_1_xbar_0
design_1_xlslice_0_0
design_1_ps7_0_axi_periph_0
design_1_rst_ps7_0_100M_0

INFO: [Project 1-230] Project 'zedcam.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 6598.227 ; gain = 102.273 ; free physical = 158 ; free virtual = 8278
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_ps7_0_axi_periph_0 design_1_xlslice_0_0 design_1_axi_gpio_1_0 design_1_blk_mem_gen_0_0 design_1_xlconstant_1_0 design_1_rst_ps7_0_100M_0 design_1_axi_gpio_0_0 design_1_xlconcat_0_0 design_1_clk_wiz_0_0 design_1_xlconstant_0_0 design_1_xlslice_1_0}] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:module_ref:Counter:1.0 - Counter_0
Adding component instance block -- user.org:user:axi_interface:2.37a - axi_interface_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:CSI_RX:1.0 - CSI_RX_0
Adding component instance block -- xilinx.com:module_ref:DFlipFlop:1.0 - DFlipFlop_0
Adding component instance block -- xilinx.com:module_ref:DFlipFlop:1.0 - DFlipFlop_1
Adding component instance block -- xilinx.com:module_ref:DFlipFlop:1.0 - DFlipFlop_2
WARNING: [BD 41-1731] Type mismatch between connected pins: /CSI_RX_0/data_clk(clk) and /DFlipFlop_0/data_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DFlipFlop_0/data_out(undef) and /blk_mem_gen_0/clka(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DFlipFlop_0/data_out(undef) and /Counter_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DFlipFlop_1/data_out(undef) and /Counter_0/rst(rst)
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6885.398 ; gain = 48.363 ; free physical = 291 ; free virtual = 8220
delete_ip_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6885.398 ; gain = 48.363 ; free physical = 291 ; free virtual = 8220
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_0_0 (AXI GPIO 2.0) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_1_0 (AXI GPIO 2.0) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded design_1_blk_mem_gen_0_0 (Block Memory Generator 8.4) from revision 1 to revision 3
WARNING: [BD 41-1731] Type mismatch between connected pins: /DFlipFlop_0/data_out(undef) and /blk_mem_gen_0_upgraded_ipi/clka(clk)
INFO: [IP_Flow 19-3422] Upgraded design_1_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 0 to revision 3
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 17 to revision 20
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 3
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_0 (Constant 1.1) from revision 4 to revision 6
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_1_0 (Constant 1.1) from revision 4 to revision 6
INFO: [IP_Flow 19-3422] Upgraded design_1_xlslice_0_0 (Slice 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded design_1_xlslice_1_0 (Slice 1.0) from revision 1 to revision 2
Wrote  : </home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-2124] The block design file </home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/design_1.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : </home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 6926.762 ; gain = 133.773 ; free physical = 173 ; free virtual = 8019
export_ip_user_files -of_objects [get_ips {design_1_ps7_0_axi_periph_0 design_1_xlslice_0_0 design_1_axi_gpio_1_0 design_1_blk_mem_gen_0_0 design_1_xlconstant_1_0 design_1_rst_ps7_0_100M_0 design_1_axi_gpio_0_0 design_1_xlconcat_0_0 design_1_clk_wiz_0_0 design_1_xlconstant_0_0 design_1_xlslice_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /Counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_CSI_RX_0_0_data_clk 
WARNING: [BD 41-927] Following properties on pin /CSI_RX_0/data_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_CSI_RX_0_0_data_clk 
Wrote  : </home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'design_1_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CSI_RX_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
WARNING: [IP_Flow 19-5160] IP 'design_1_xlconstant_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xlconstant_0_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-5160] IP 'design_1_xlconstant_1_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xlconstant_1_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DFlipFlop_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DFlipFlop_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DFlipFlop_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 7234.570 ; gain = 255.812 ; free physical = 161 ; free virtual = 7843
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_interface_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_Counter_0_0_synth_1 design_1_axi_interface_0_0_synth_1 design_1_CSI_RX_0_0_synth_1 design_1_DFlipFlop_1_0_synth_1 design_1_DFlipFlop_2_0_synth_1 design_1_DFlipFlop_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_blk_mem_gen_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_rst_ps7_0_100M_0_synth_1 design_1_axi_gpio_1_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_0_synth_1}
[Mon Jul  8 19:04:14 2019] Launched design_1_processing_system7_0_0_synth_1, design_1_Counter_0_0_synth_1, design_1_axi_interface_0_0_synth_1, design_1_CSI_RX_0_0_synth_1, design_1_DFlipFlop_1_0_synth_1, design_1_DFlipFlop_2_0_synth_1, design_1_DFlipFlop_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_blk_mem_gen_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_Counter_0_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_Counter_0_0_synth_1/runme.log
design_1_axi_interface_0_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_axi_interface_0_0_synth_1/runme.log
design_1_CSI_RX_0_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_CSI_RX_0_0_synth_1/runme.log
design_1_DFlipFlop_1_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_DFlipFlop_1_0_synth_1/runme.log
design_1_DFlipFlop_2_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_DFlipFlop_2_0_synth_1/runme.log
design_1_DFlipFlop_0_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_DFlipFlop_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.runs/design_1_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 7234.570 ; gain = 0.000 ; free physical = 170 ; free virtual = 7827
export_simulation -of_objects [get_files /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.ip_user_files/sim_scripts -ip_user_files_dir /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.ip_user_files -ipstatic_source_dir /home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.cache/compile_simlib/modelsim} {questa=/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.cache/compile_simlib/questa} {ies=/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.cache/compile_simlib/ies} {xcelium=/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.cache/compile_simlib/xcelium} {vcs=/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.cache/compile_simlib/vcs} {riviera=/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {/home/schulz/OneDrive/home/Projects/zedboard/zedboard-camera/hardware/zedcam/zedcam.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets xlconcat_0_dout] [get_bd_nets xlconstant_0_dout] [get_bd_nets axi_interface_0_data_out_0] [get_bd_nets axi_interface_0_data_out_1] [get_bd_cells axi_interface_0]
delete_bd_objs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 7361.059 ; gain = 126.488 ; free physical = 616 ; free virtual = 5483
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets xlconcat_0_dout] [get_bd_nets xlconstant_0_dout] [get_bd_nets axi_interface_0_data_out_0] [get_bd_nets axi_interface_0_data_out_1] [get_bd_cells axi_interface_0]'
reset_run design_1_axi_gpio_1_0_synth_1
reset_run design_1_auto_pc_0_synth_1
reset_run design_1_blk_mem_gen_0_0_synth_1
reset_run design_1_axi_gpio_0_0_synth_1
reset_run design_1_rst_ps7_0_100M_0_synth_1
reset_run design_1_xbar_0_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 19:09:03 2019...
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
