Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Fri Feb 11 16:57:55 2022
| Host              : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/vivado_ban/vivado_reports/timing_report.txt
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.021        0.000                      0                10675       -0.082     -222.529                   5718                10675        2.000        0.000                       0                  8218  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_100MHz                     {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        6.021        0.000                      0                10675       -0.082     -222.529                   5718                10675        4.468        0.000                       0                  8217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929                design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000               design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000                design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000                design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000                design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000                design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.021ns,  Total Violation        0.000ns
Hold  :         5718  Failing Endpoints,  Worst Slack       -0.082ns,  Total Violation     -222.529ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 3.212ns (84.727%)  route 0.579ns (15.273%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 15.781 - 10.000 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         3.137     3.719    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.592 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.790    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.818 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.584     6.402    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ap_clk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.479 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     6.659    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     6.810 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     6.810    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     6.883 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     6.883    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     7.492 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     7.492    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     7.538 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     7.538    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.109 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.109    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.231 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.791 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.791    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.913 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.927    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     9.473 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     9.473    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     9.582 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     9.765    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.915 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140    10.055    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090    10.145 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048    10.193    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181    12.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    13.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    13.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    13.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439    15.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.476    16.257    
                         clock uncertainty           -0.068    16.189    
                         FDRE (Setup_FDRE_C_D)        0.025    16.214    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 3.212ns (84.727%)  route 0.579ns (15.273%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 15.781 - 10.000 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         3.137     3.719    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.592 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.790    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.818 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.584     6.402    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ap_clk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.479 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     6.659    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     6.810 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     6.810    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     6.883 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     6.883    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     7.492 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     7.492    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     7.538 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     7.538    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.109 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.109    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.231 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.791 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.791    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.913 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.927    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     9.473 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     9.473    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     9.582 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     9.765    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.915 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140    10.055    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090    10.145 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048    10.193    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181    12.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    13.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    13.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    13.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439    15.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.476    16.257    
                         clock uncertainty           -0.068    16.189    
                         FDRE (Setup_FDRE_C_D)        0.025    16.214    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 3.212ns (84.727%)  route 0.579ns (15.273%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 15.781 - 10.000 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         3.137     3.719    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.592 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.790    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.818 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.584     6.402    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ap_clk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.479 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     6.659    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     6.810 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     6.810    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     6.883 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     6.883    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     7.492 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     7.492    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     7.538 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     7.538    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.109 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.109    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.231 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.791 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.791    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.913 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.927    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     9.473 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     9.473    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     9.582 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     9.765    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.915 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140    10.055    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090    10.145 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048    10.193    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181    12.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    13.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    13.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    13.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439    15.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.476    16.257    
                         clock uncertainty           -0.068    16.189    
                         FDRE (Setup_FDRE_C_D)        0.025    16.214    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 3.212ns (84.727%)  route 0.579ns (15.273%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 15.781 - 10.000 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         3.137     3.719    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.592 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.790    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.818 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.584     6.402    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ap_clk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.479 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     6.659    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     6.810 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     6.810    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     6.883 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     6.883    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     7.492 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     7.492    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     7.538 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     7.538    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.109 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.109    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.231 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.791 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.791    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.913 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.927    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     9.473 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     9.473    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     9.582 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     9.765    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.915 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140    10.055    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090    10.145 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048    10.193    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181    12.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    13.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    13.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    13.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439    15.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.476    16.257    
                         clock uncertainty           -0.068    16.189    
                         FDRE (Setup_FDRE_C_D)        0.025    16.214    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 3.212ns (84.727%)  route 0.579ns (15.273%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 15.781 - 10.000 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         3.137     3.719    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.592 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.790    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.818 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.584     6.402    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ap_clk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.479 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     6.659    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     6.810 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     6.810    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     6.883 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     6.883    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     7.492 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     7.492    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     7.538 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     7.538    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.109 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.109    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.231 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.791 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.791    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.913 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.927    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     9.473 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     9.473    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     9.582 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     9.765    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.915 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140    10.055    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090    10.145 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048    10.193    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181    12.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    13.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    13.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    13.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439    15.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.476    16.257    
                         clock uncertainty           -0.068    16.189    
                         FDRE (Setup_FDRE_C_D)        0.025    16.214    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 3.212ns (84.727%)  route 0.579ns (15.273%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 15.781 - 10.000 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         3.137     3.719    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.592 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.790    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.818 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.584     6.402    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ap_clk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.479 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     6.659    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     6.810 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     6.810    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     6.883 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     6.883    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     7.492 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     7.492    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     7.538 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     7.538    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.109 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.109    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.231 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.791 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.791    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.913 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.927    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     9.473 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     9.473    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     9.582 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     9.765    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.915 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140    10.055    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090    10.145 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048    10.193    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181    12.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    13.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    13.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    13.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439    15.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.476    16.257    
                         clock uncertainty           -0.068    16.189    
                         FDRE (Setup_FDRE_C_D)        0.025    16.214    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 3.115ns (83.089%)  route 0.634ns (16.911%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 15.781 - 10.000 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         3.137     3.719    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.592 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.790    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.818 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.584     6.402    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ap_clk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.479 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     6.659    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     6.810 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     6.810    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     6.883 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     6.883    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     7.492 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     7.492    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     7.538 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     7.538    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.109 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.109    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.231 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.791 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.791    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.913 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.927    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     9.473 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     9.473    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[30]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     9.582 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.210     9.792    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/I2
                         LUT4 (Prop_LUT4_I2_O)        0.053     9.845 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, unplaced)         0.168    10.013    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/I1
                         LUT5 (Prop_LUT5_I1_O)        0.090    10.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048    10.151    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181    12.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    13.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    13.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    13.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439    15.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.476    16.257    
                         clock uncertainty           -0.068    16.189    
                         FDRE (Setup_FDRE_C_D)        0.025    16.214    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 3.115ns (83.089%)  route 0.634ns (16.911%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 15.781 - 10.000 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         3.137     3.719    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.592 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.790    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.818 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.584     6.402    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ap_clk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.479 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     6.659    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     6.810 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     6.810    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     6.883 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     6.883    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     7.492 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     7.492    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     7.538 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     7.538    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.109 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.109    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.231 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.791 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.791    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.913 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.927    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     9.473 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     9.473    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[30]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     9.582 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.210     9.792    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/I2
                         LUT4 (Prop_LUT4_I2_O)        0.053     9.845 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, unplaced)         0.168    10.013    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/I1
                         LUT5 (Prop_LUT5_I1_O)        0.090    10.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048    10.151    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181    12.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    13.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    13.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    13.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439    15.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.476    16.257    
                         clock uncertainty           -0.068    16.189    
                         FDRE (Setup_FDRE_C_D)        0.025    16.214    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 3.115ns (83.089%)  route 0.634ns (16.911%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 15.781 - 10.000 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         3.137     3.719    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.592 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.790    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.818 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.584     6.402    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ap_clk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.479 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     6.659    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     6.810 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     6.810    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     6.883 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     6.883    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     7.492 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     7.492    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     7.538 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     7.538    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.109 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.109    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.231 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.791 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.791    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.913 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.927    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     9.473 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     9.473    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[30]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     9.582 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.210     9.792    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/I2
                         LUT4 (Prop_LUT4_I2_O)        0.053     9.845 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, unplaced)         0.168    10.013    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/I1
                         LUT5 (Prop_LUT5_I1_O)        0.090    10.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048    10.151    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181    12.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    13.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    13.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    13.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439    15.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.476    16.257    
                         clock uncertainty           -0.068    16.189    
                         FDRE (Setup_FDRE_C_D)        0.025    16.214    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 3.115ns (83.089%)  route 0.634ns (16.911%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 15.781 - 10.000 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         3.137     3.719    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.592 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.790    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.818 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.584     6.402    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ap_clk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.479 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     6.659    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     6.810 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     6.810    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     6.883 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     6.883    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     7.492 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     7.492    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     7.538 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     7.538    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.109 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.109    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.231 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.791 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     8.791    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.913 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     8.927    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     9.473 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     9.473    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[30]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     9.582 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.210     9.792    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/I2
                         LUT4 (Prop_LUT4_I2_O)        0.053     9.845 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, unplaced)         0.168    10.013    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/I1
                         LUT5 (Prop_LUT5_I1_O)        0.090    10.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048    10.151    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181    12.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    13.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    13.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    13.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439    15.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.476    16.257    
                         clock uncertainty           -0.068    16.189    
                         FDRE (Setup_FDRE_C_D)        0.025    16.214    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  6.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.598     1.814    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.044 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.162    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.179 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.114     3.293    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.331 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, unplaced)         0.046     3.377    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CHAIN_GEN[10].Q_XOR.SUM_XOR_0[4]
                                                                      r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     3.395 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, unplaced)         0.007     3.402    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/mant_op[16]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
                         clock pessimism             -0.181     3.438    
                         FDRE (Hold_FDRE_C_D)         0.046     3.484    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.598     1.814    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.044 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.162    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.179 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.114     3.293    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.331 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, unplaced)         0.046     3.377    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/A[8]
                                                                      r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     3.395 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, unplaced)         0.007     3.402    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/mant_op[8]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                         clock pessimism             -0.181     3.438    
                         FDRE (Hold_FDRE_C_D)         0.046     3.484    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.598     1.814    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.044 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.162    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.179 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.114     3.293    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.331 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=1, unplaced)         0.047     3.378    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/lopt_7
                                                                      r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[6]
                         CARRY8 (Prop_CARRY8_S[6]_O[6])
                                                      0.018     3.396 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, unplaced)         0.007     3.403    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/mant_op[13]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                         clock pessimism             -0.181     3.438    
                         FDRE (Hold_FDRE_C_D)         0.046     3.484    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.598     1.814    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.044 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.162    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.179 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.114     3.293    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.331 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=1, unplaced)         0.047     3.378    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/lopt_9
                                                                      r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_O[7])
                                                      0.018     3.396 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, unplaced)         0.007     3.403    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/mant_op[14]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                         clock pessimism             -0.181     3.438    
                         FDRE (Hold_FDRE_C_D)         0.046     3.484    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.057ns (51.818%)  route 0.053ns (48.182%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.598     1.814    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.044 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.162    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.179 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.114     3.293    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.331 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, unplaced)         0.046     3.377    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CHAIN_GEN[10].Q_XOR.SUM_XOR_0[3]
                                                                      r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.019     3.396 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=1, unplaced)         0.007     3.403    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/mant_op[15]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
                         clock pessimism             -0.181     3.438    
                         FDRE (Hold_FDRE_C_D)         0.046     3.484    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.598     1.814    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.044 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.162    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.179 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.114     3.293    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.331 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=1, unplaced)         0.047     3.378    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CHAIN_GEN[10].Q_XOR.SUM_XOR_0[9]
                                                                      r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[6]
                         CARRY8 (Prop_CARRY8_S[6]_O[6])
                                                      0.018     3.396 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, unplaced)         0.007     3.403    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/mant_op[21]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                         clock pessimism             -0.181     3.438    
                         FDRE (Hold_FDRE_C_D)         0.046     3.484    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.598     1.814    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.044 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.162    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.179 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.114     3.293    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.331 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, unplaced)         0.047     3.378    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/lopt_20
                                                                      r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[6]
                         CARRY8 (Prop_CARRY8_S[6]_O[6])
                                                      0.018     3.396 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, unplaced)         0.007     3.403    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/mant_op[5]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
                         clock pessimism             -0.181     3.438    
                         FDRE (Hold_FDRE_C_D)         0.046     3.484    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.598     1.814    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.044 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.162    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.179 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.114     3.293    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.331 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, unplaced)         0.047     3.378    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/lopt_19
                                                                      r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_O[7])
                                                      0.018     3.396 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, unplaced)         0.007     3.403    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/mant_op[6]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[6]/C
                         clock pessimism             -0.181     3.438    
                         FDRE (Hold_FDRE_C_D)         0.046     3.484    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.057ns (51.818%)  route 0.053ns (48.182%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.598     1.814    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.044 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.162    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.179 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.114     3.293    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.331 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, unplaced)         0.046     3.377    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/A[7]
                                                                      r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.019     3.396 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=1, unplaced)         0.007     3.403    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/mant_op[7]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
                         clock pessimism             -0.181     3.438    
                         FDRE (Hold_FDRE_C_D)         0.046     3.484    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.079ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.057ns (50.893%)  route 0.055ns (49.107%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.598     1.814    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.044 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.162    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.179 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.114     3.293    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.332 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=3, unplaced)         0.048     3.380    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/lopt_3
                                                                      r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     3.398 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, unplaced)         0.007     3.405    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/mant_op[0]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                         clock pessimism             -0.181     3.438    
                         FDRE (Hold_FDRE_C_D)         0.046     3.484    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U54/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                 -0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710                design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         10.000      8.929                design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][5]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][6]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468                design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U42/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.374ns  (logic 0.561ns (40.815%)  route 0.813ns (59.185%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    G13                                                               r  reset_IBUF_inst/INBUF_INST/PAD
    G13                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.508     0.508 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    reset_IBUF_inst/OUT
    G13                                                               r  reset_IBUF_inst/IBUFCTRL_INST/I
    G13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.508 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.765     1.273    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
                                                                      r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.053     1.326 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.048     1.374    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
                         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181     2.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439     5.781    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.166ns (35.977%)  route 0.295ns (64.023%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    G13                                                               r  reset_IBUF_inst/INBUF_INST/PAD
    G13                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.143     0.143 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    reset_IBUF_inst/OUT
    G13                                                               r  reset_IBUF_inst/IBUFCTRL_INST/I
    G13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.143 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.279     0.422    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
                                                                      r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.023     0.445 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.016     0.461    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
                         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay          1500 Endpoints
Min Delay          1500 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 2.984ns (88.206%)  route 0.399ns (11.794%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     2.663 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     2.663    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     2.772 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     2.955    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.105 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140     3.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.335 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048     3.383    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181     2.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439     5.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 2.984ns (88.206%)  route 0.399ns (11.794%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     2.663 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     2.663    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     2.772 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     2.955    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.105 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140     3.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.335 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048     3.383    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181     2.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439     5.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 2.984ns (88.206%)  route 0.399ns (11.794%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     2.663 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     2.663    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     2.772 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     2.955    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.105 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140     3.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.335 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048     3.383    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181     2.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439     5.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 2.984ns (88.206%)  route 0.399ns (11.794%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     2.663 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     2.663    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     2.772 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     2.955    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.105 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140     3.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.335 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048     3.383    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181     2.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439     5.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 2.984ns (88.206%)  route 0.399ns (11.794%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     2.663 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     2.663    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     2.772 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     2.955    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.105 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140     3.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.335 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048     3.383    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181     2.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439     5.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U40/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 2.984ns (88.206%)  route 0.399ns (11.794%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     2.663 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     2.663    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     2.772 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.183     2.955    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.105 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140     3.245    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/p_3_out[0]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.335 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048     3.383    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181     2.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439     5.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U41/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 2.887ns (86.411%)  route 0.454ns (13.589%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     2.663 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     2.663    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[30]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     2.772 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.210     2.982    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/I2
                         LUT4 (Prop_LUT4_I2_O)        0.053     3.035 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, unplaced)         0.168     3.203    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/I1
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.293 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.341    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181     2.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439     5.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U36/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 2.887ns (86.411%)  route 0.454ns (13.589%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     2.663 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     2.663    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[30]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     2.772 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.210     2.982    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/I2
                         LUT4 (Prop_LUT4_I2_O)        0.053     3.035 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, unplaced)         0.168     3.203    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/I1
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.293 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.341    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181     2.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439     5.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 2.887ns (86.411%)  route 0.454ns (13.589%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     2.663 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     2.663    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[30]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     2.772 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.210     2.982    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/I2
                         LUT4 (Prop_LUT4_I2_O)        0.053     3.035 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, unplaced)         0.168     3.203    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/I1
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.293 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.341    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181     2.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439     5.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U38/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 2.887ns (86.411%)  route 0.454ns (13.589%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     2.663 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     2.663    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[30]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     2.772 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.210     2.982    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                                                                      f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/I2
                         LUT4 (Prop_LUT4_I2_O)        0.053     3.035 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, unplaced)         0.168     3.203    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/I1
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.293 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.341    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_0
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.181     2.512    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.142 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.318    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.342 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      2.439     5.781    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U39/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.041ns (32.540%)  route 0.085ns (67.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         MMCME4_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, unplaced)         0.069     0.069    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
                                                                      f  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/I0
                         LUT4 (Prop_LUT4_I0_O)        0.041     0.110 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, unplaced)         0.016     0.126    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
                         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.667%)  route 0.093ns (41.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
                                                                      r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[14]_ALU_OUT[25])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, unplaced)         0.000     0.102    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
                                                                      f  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[25]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=2, unplaced)         0.093     0.225    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[11]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.667%)  route 0.093ns (41.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
                                                                      r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[14]_ALU_OUT[25])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, unplaced)         0.000     0.102    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
                                                                      f  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[25]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=2, unplaced)         0.093     0.225    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[11]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.667%)  route 0.093ns (41.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
                                                                      r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[14]_ALU_OUT[25])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, unplaced)         0.000     0.102    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
                                                                      f  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[25]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=2, unplaced)         0.093     0.225    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[11]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.667%)  route 0.093ns (41.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
                                                                      r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[14]_ALU_OUT[25])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, unplaced)         0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
                                                                      f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[25]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=2, unplaced)         0.093     0.225    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[11]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1118/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.667%)  route 0.093ns (41.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
                                                                      r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[14]_ALU_OUT[25])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, unplaced)         0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
                                                                      f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[25]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=2, unplaced)         0.093     0.225    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[11]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U21/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.667%)  route 0.093ns (41.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
                                                                      r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[14]_ALU_OUT[25])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, unplaced)         0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
                                                                      f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[25]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=2, unplaced)         0.093     0.225    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[11]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U22/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.667%)  route 0.093ns (41.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
                                                                      r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[14]_ALU_OUT[25])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, unplaced)         0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
                                                                      f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[25]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=2, unplaced)         0.093     0.225    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[11]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1133/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U23/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.132ns (58.407%)  route 0.094ns (41.593%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
                                                                      r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[14]_ALU_OUT[17])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, unplaced)         0.000     0.102    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
                                                                      f  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[17]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=3, unplaced)         0.094     0.226    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[3]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.132ns (58.407%)  route 0.094ns (41.593%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, unplaced)         0.000     0.000    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
                                                                      r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[14]_ALU_OUT[17])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, unplaced)         0.000     0.102    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
                                                                      f  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[17]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=3, unplaced)         0.094     0.226    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[3]
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
                                                                      r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         2.102     2.504    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.209 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.341    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
                                                                      r  design_1_i/clk_wiz/inst/clkout1_buf/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.360 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=8407, unplaced)      1.259     3.619    design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
                         FDRE                                         r  design_1_i/ban_interface_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U34/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C





