Vivado Simulator v2024.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/yusen/opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_compute_core_behav xil_defaultlib.tb_compute_core xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/sub_modules/compute_core.sv" Line 1. Module compute_core(SIZE=32'b0100,DATA_WIDTH=32'b010000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/sub_modules/data_setup.sv" Line 1. Module data_setup(DATA_WIDTH=32'b010000,DATA_NUM=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/sub_modules/ws_systolic_array.sv" Line 1. Module ws_systolic_array(SIZE=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/sub_modules/accumulator_array.sv" Line 1. Module accumulator_array(SIZE=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/shift_accumulator.sv" Line 5. Module shift_accumulator(STAGE_NUM=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/shift_accumulator.sv" Line 5. Module shift_accumulator(STAGE_NUM=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/shift_accumulator.sv" Line 5. Module shift_accumulator(STAGE_NUM=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/shift_accumulator.sv" Line 5. Module shift_accumulator(STAGE_NUM=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/sub_modules/compute_core.sv" Line 1. Module compute_core(SIZE=32'b0100,DATA_WIDTH=32'b010000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/sub_modules/data_setup.sv" Line 1. Module data_setup(DATA_WIDTH=32'b010000,DATA_NUM=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/sub_modules/ws_systolic_array.sv" Line 1. Module ws_systolic_array(SIZE=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/ws_systolic_cell.sv" Line 2. Module ws_systolic_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/sub_modules/accumulator_array.sv" Line 1. Module accumulator_array(SIZE=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/shift_accumulator.sv" Line 5. Module shift_accumulator(STAGE_NUM=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/shift_accumulator.sv" Line 5. Module shift_accumulator(STAGE_NUM=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/shift_accumulator.sv" Line 5. Module shift_accumulator(STAGE_NUM=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/etc/FPGA/tflm_ai_dsa/basic/shift_accumulator.sv" Line 5. Module shift_accumulator(STAGE_NUM=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_setup(DATA_WIDTH=32'b010000...
Compiling module xil_defaultlib.ws_systolic_cell
Compiling module xil_defaultlib.ws_systolic_array(SIZE=32'b0100)
Compiling module xil_defaultlib.shift_accumulator(STAGE_NUM=32'b...
Compiling module xil_defaultlib.accumulator_array(SIZE=32'b0100)
Compiling module xil_defaultlib.compute_core(SIZE=32'b0100,DATA_...
Compiling module xil_defaultlib.tb_compute_core
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_compute_core_behav
