--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MainModule.twx MainModule.ncd -o MainModule.twr
MainModule.pcf

Design file:              MainModule.ncd
Physical constraint file: MainModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mainClk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dataInput<0>|    5.578(R)|      SLOW  |   -0.983(R)|      FAST  |writeClk          |   0.000|
dataInput<1>|    5.220(R)|      SLOW  |   -0.998(R)|      FAST  |writeClk          |   0.000|
dataInput<2>|    5.560(R)|      SLOW  |   -1.009(R)|      FAST  |writeClk          |   0.000|
dataInput<3>|    5.117(R)|      SLOW  |   -0.998(R)|      FAST  |writeClk          |   0.000|
dataInput<4>|    5.664(R)|      SLOW  |   -1.004(R)|      FAST  |writeClk          |   0.000|
dataInput<5>|    5.398(R)|      SLOW  |   -0.999(R)|      FAST  |writeClk          |   0.000|
dataInput<6>|    5.164(R)|      SLOW  |   -0.996(R)|      FAST  |writeClk          |   0.000|
dataInput<7>|    5.207(R)|      SLOW  |   -1.016(R)|      FAST  |writeClk          |   0.000|
start       |    6.181(R)|      SLOW  |   -2.400(R)|      FAST  |writeClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock mainClk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
doutb<0>      |         8.548(R)|      SLOW  |         3.458(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<1>      |         8.499(R)|      SLOW  |         3.437(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<2>      |         8.372(R)|      SLOW  |         3.374(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<3>      |         8.394(R)|      SLOW  |         3.401(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<4>      |         8.495(R)|      SLOW  |         3.433(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<5>      |         8.371(R)|      SLOW  |         3.372(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<6>      |         8.392(R)|      SLOW  |         3.399(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<7>      |         8.007(R)|      SLOW  |         3.109(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<8>      |         8.315(R)|      SLOW  |         3.337(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<9>      |         8.170(R)|      SLOW  |         3.256(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<10>     |         8.194(R)|      SLOW  |         3.285(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<11>     |         8.000(R)|      SLOW  |         3.082(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<12>     |         8.185(R)|      SLOW  |         3.270(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<13>     |         8.198(R)|      SLOW  |         3.289(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<14>     |         8.030(R)|      SLOW  |         3.112(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<15>     |         8.156(R)|      SLOW  |         3.253(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<16>     |         7.931(R)|      SLOW  |         3.063(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<17>     |         8.123(R)|      SLOW  |         3.230(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<18>     |         8.038(R)|      SLOW  |         3.207(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<19>     |         8.111(R)|      SLOW  |         3.186(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<20>     |         8.206(R)|      SLOW  |         3.307(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<21>     |         7.998(R)|      SLOW  |         3.159(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<22>     |         7.998(R)|      SLOW  |         3.168(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<23>     |         8.087(R)|      SLOW  |         3.160(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<24>     |         8.253(R)|      SLOW  |         3.297(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<25>     |         8.170(R)|      SLOW  |         3.262(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<26>     |         8.075(R)|      SLOW  |         3.149(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<27>     |         8.067(R)|      SLOW  |         3.139(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<28>     |         8.185(R)|      SLOW  |         3.262(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<29>     |         8.093(R)|      SLOW  |         3.168(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<30>     |         8.247(R)|      SLOW  |         3.329(R)|      FAST  |readClk_BUFG      |   0.000|
doutb<31>     |         8.303(R)|      SLOW  |         3.335(R)|      FAST  |readClk_BUFG      |   0.000|
imageProcessed|         4.174(R)|      SLOW  |         1.782(R)|      FAST  |writeClk          |   0.000|
out1<0>       |         6.703(R)|      SLOW  |         0.662(R)|      FAST  |writeClk          |   0.000|
out1<1>       |         4.863(R)|      SLOW  |         0.665(R)|      FAST  |writeClk          |   0.000|
out1<2>       |         6.607(R)|      SLOW  |         0.673(R)|      FAST  |writeClk          |   0.000|
out1<3>       |         6.354(R)|      SLOW  |         0.652(R)|      FAST  |writeClk          |   0.000|
out1<4>       |         6.140(R)|      SLOW  |         0.669(R)|      FAST  |writeClk          |   0.000|
out1<5>       |         6.249(R)|      SLOW  |         0.661(R)|      FAST  |writeClk          |   0.000|
out1<6>       |         6.091(R)|      SLOW  |         0.619(R)|      FAST  |writeClk          |   0.000|
out1<7>       |         6.470(R)|      SLOW  |         0.651(R)|      FAST  |writeClk          |   0.000|
out2<0>       |         3.650(R)|      SLOW  |         1.432(R)|      FAST  |writeClk          |   0.000|
out2<1>       |         3.617(R)|      SLOW  |         1.421(R)|      FAST  |writeClk          |   0.000|
out2<2>       |         3.609(R)|      SLOW  |         1.419(R)|      FAST  |writeClk          |   0.000|
out2<3>       |         3.593(R)|      SLOW  |         1.394(R)|      FAST  |writeClk          |   0.000|
out2<4>       |         3.599(R)|      SLOW  |         1.398(R)|      FAST  |writeClk          |   0.000|
out2<5>       |         3.474(R)|      SLOW  |         1.314(R)|      FAST  |writeClk          |   0.000|
out2<6>       |         3.501(R)|      SLOW  |         1.350(R)|      FAST  |writeClk          |   0.000|
out2<7>       |         3.578(R)|      SLOW  |         1.365(R)|      FAST  |writeClk          |   0.000|
out3<0>       |         3.560(R)|      SLOW  |         1.359(R)|      FAST  |writeClk          |   0.000|
out3<1>       |         3.550(R)|      SLOW  |         1.361(R)|      FAST  |writeClk          |   0.000|
out3<2>       |         3.585(R)|      SLOW  |         1.356(R)|      FAST  |writeClk          |   0.000|
out3<3>       |         3.640(R)|      SLOW  |         1.400(R)|      FAST  |writeClk          |   0.000|
out3<4>       |         3.546(R)|      SLOW  |         1.301(R)|      FAST  |writeClk          |   0.000|
out3<5>       |         3.606(R)|      SLOW  |         1.390(R)|      FAST  |writeClk          |   0.000|
out3<6>       |         3.720(R)|      SLOW  |         1.432(R)|      FAST  |writeClk          |   0.000|
out3<7>       |         3.670(R)|      SLOW  |         1.391(R)|      FAST  |writeClk          |   0.000|
out4<0>       |         3.797(R)|      SLOW  |         1.463(R)|      FAST  |writeClk          |   0.000|
out4<1>       |         3.770(R)|      SLOW  |         1.497(R)|      FAST  |writeClk          |   0.000|
out4<2>       |         3.640(R)|      SLOW  |         1.443(R)|      FAST  |writeClk          |   0.000|
out4<3>       |         3.672(R)|      SLOW  |         1.453(R)|      FAST  |writeClk          |   0.000|
out4<4>       |         3.694(R)|      SLOW  |         1.422(R)|      FAST  |writeClk          |   0.000|
out4<5>       |         3.749(R)|      SLOW  |         1.431(R)|      FAST  |writeClk          |   0.000|
out4<6>       |         3.932(R)|      SLOW  |         1.610(R)|      FAST  |writeClk          |   0.000|
out4<7>       |         3.731(R)|      SLOW  |         1.507(R)|      FAST  |writeClk          |   0.000|
out5<0>       |         3.433(R)|      SLOW  |         1.264(R)|      FAST  |writeClk          |   0.000|
out5<1>       |         3.527(R)|      SLOW  |         1.328(R)|      FAST  |writeClk          |   0.000|
out5<2>       |         3.528(R)|      SLOW  |         1.327(R)|      FAST  |writeClk          |   0.000|
out5<3>       |         3.551(R)|      SLOW  |         1.348(R)|      FAST  |writeClk          |   0.000|
out5<4>       |         3.769(R)|      SLOW  |         1.469(R)|      FAST  |writeClk          |   0.000|
out5<5>       |         3.661(R)|      SLOW  |         1.407(R)|      FAST  |writeClk          |   0.000|
out5<6>       |         3.774(R)|      SLOW  |         1.463(R)|      FAST  |writeClk          |   0.000|
out5<7>       |         3.663(R)|      SLOW  |         1.395(R)|      FAST  |writeClk          |   0.000|
out6<0>       |         3.464(R)|      SLOW  |         1.284(R)|      FAST  |writeClk          |   0.000|
out6<1>       |         3.442(R)|      SLOW  |         1.272(R)|      FAST  |writeClk          |   0.000|
out6<2>       |         3.573(R)|      SLOW  |         1.347(R)|      FAST  |writeClk          |   0.000|
out6<3>       |         3.512(R)|      SLOW  |         1.307(R)|      FAST  |writeClk          |   0.000|
out6<4>       |         3.488(R)|      SLOW  |         1.290(R)|      FAST  |writeClk          |   0.000|
out6<5>       |         3.502(R)|      SLOW  |         1.306(R)|      FAST  |writeClk          |   0.000|
out6<6>       |         3.530(R)|      SLOW  |         1.325(R)|      FAST  |writeClk          |   0.000|
out6<7>       |         3.618(R)|      SLOW  |         1.349(R)|      FAST  |writeClk          |   0.000|
out7<0>       |         3.762(R)|      SLOW  |         1.506(R)|      FAST  |writeClk          |   0.000|
out7<1>       |         3.527(R)|      SLOW  |         1.323(R)|      FAST  |writeClk          |   0.000|
out7<2>       |         3.534(R)|      SLOW  |         1.347(R)|      FAST  |writeClk          |   0.000|
out7<3>       |         3.903(R)|      SLOW  |         1.578(R)|      FAST  |writeClk          |   0.000|
out7<4>       |         3.567(R)|      SLOW  |         1.349(R)|      FAST  |writeClk          |   0.000|
out7<5>       |         3.512(R)|      SLOW  |         1.330(R)|      FAST  |writeClk          |   0.000|
out7<6>       |         3.621(R)|      SLOW  |         1.386(R)|      FAST  |writeClk          |   0.000|
out7<7>       |         3.715(R)|      SLOW  |         1.442(R)|      FAST  |writeClk          |   0.000|
out8<0>       |         3.336(R)|      SLOW  |         1.216(R)|      FAST  |writeClk          |   0.000|
out8<1>       |         3.352(R)|      SLOW  |         1.233(R)|      FAST  |writeClk          |   0.000|
out8<2>       |         3.493(R)|      SLOW  |         1.319(R)|      FAST  |writeClk          |   0.000|
out8<3>       |         3.499(R)|      SLOW  |         1.313(R)|      FAST  |writeClk          |   0.000|
out8<4>       |         3.408(R)|      SLOW  |         1.246(R)|      FAST  |writeClk          |   0.000|
out8<5>       |         3.433(R)|      SLOW  |         1.279(R)|      FAST  |writeClk          |   0.000|
out8<6>       |         3.522(R)|      SLOW  |         1.320(R)|      FAST  |writeClk          |   0.000|
out8<7>       |         3.444(R)|      SLOW  |         1.279(R)|      FAST  |writeClk          |   0.000|
out9<0>       |         5.450(R)|      SLOW  |         0.996(R)|      FAST  |writeClk          |   0.000|
out9<1>       |         5.147(R)|      SLOW  |         1.090(R)|      FAST  |writeClk          |   0.000|
out9<2>       |         5.354(R)|      SLOW  |         1.066(R)|      FAST  |writeClk          |   0.000|
out9<3>       |         5.038(R)|      SLOW  |         1.054(R)|      FAST  |writeClk          |   0.000|
out9<4>       |         5.250(R)|      SLOW  |         1.015(R)|      FAST  |writeClk          |   0.000|
out9<5>       |         4.790(R)|      SLOW  |         1.067(R)|      FAST  |writeClk          |   0.000|
out9<6>       |         4.928(R)|      SLOW  |         1.059(R)|      FAST  |writeClk          |   0.000|
out9<7>       |         4.674(R)|      SLOW  |         1.068(R)|      FAST  |writeClk          |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock mainClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mainClk        |    7.576|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jul 10 03:14:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 616 MB



