The error occurs due to the incorrect concatenation of registers in Verilog. The correct way to concatenate is to use '{}'. The correct form of concatenation is {a,b}. The corrected code is as follows:

```verilog
module multi_booth_8bit (
    input clk, reset,
    input [7:0] a, b,
    output reg [15:0] p,
    output reg rdy
    );
   
    reg [15:0] multiplier;
    reg [15:0] multiplicand;
    reg [4:0] ctr;
   
    always @(posedge clk or posedge reset) begin
        if (reset) 
        begin
            rdy <= 0;
            p <= 0;
            ctr <= 0;
            multiplier <= {a[7], a[7], a[7], a[7], a[7], a[7], a[7], a[7], a};
            multiplicand <= {b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b};
        end 
        else 
        begin 
            if(ctr < 16) 
            begin
                multiplicand <= multiplicand << 1;
                if (multiplier[ctr] == 1'b1) begin
                    p <= p + multiplicand;
                end
                ctr <= ctr + 1;
            end
            else 
            begin
                rdy <= 1;
            end
        end
    end   
endmodule
```
This code will now compile without errors. The error was due to incorrect register concatenation.