<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>2943</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>379</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.805</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.195</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.258</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0168[9:0][6]</twComp><twBEL>Madd_n0168[9:0]_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>n0168[9:0][6]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi3</twBEL><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.792</twLogDel><twRouteDel>4.466</twRouteDel><twTotDel>7.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.240</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.213</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0168[9:0][6]</twComp><twBEL>Madd_n0168[9:0]_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>n0168[9:0][6]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut&lt;3&gt;</twBEL><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.747</twLogDel><twRouteDel>4.466</twRouteDel><twTotDel>7.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.342</twSlack><twSrc BELType="FF">PaddlePosition_6</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.113</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_6</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>PaddlePosition[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp><twBEL>Madd_n0170[9:0]_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>n0170[9:0][6]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lutdi3</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.790</twLogDel><twRouteDel>4.323</twRouteDel><twTotDel>7.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.373</twSlack><twSrc BELType="FF">PaddlePosition_6</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.082</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_6</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>PaddlePosition[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp><twBEL>Madd_n0170[9:0]_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>n0170[9:0][6]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut&lt;3&gt;</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.759</twLogDel><twRouteDel>4.323</twRouteDel><twTotDel>7.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.433</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.020</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp><twBEL>Madd_n0170[9:0]_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>n0170[9:0][7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lutdi3</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.790</twLogDel><twRouteDel>4.230</twRouteDel><twTotDel>7.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.464</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.989</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp><twBEL>Madd_n0170[9:0]_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>n0170[9:0][7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut&lt;3&gt;</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.759</twLogDel><twRouteDel>4.230</twRouteDel><twTotDel>6.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.496</twSlack><twSrc BELType="FF">PaddlePosition_7</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.959</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_7</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>PaddlePosition[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp><twBEL>Madd_n0170[9:0]_cy&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut&lt;4&gt;</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.688</twLogDel><twRouteDel>4.271</twRouteDel><twTotDel>6.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.498</twSlack><twSrc BELType="FF">PaddlePosition_7</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.957</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_7</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>PaddlePosition[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp><twBEL>Madd_n0170[9:0]_cy&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lutdi4</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.686</twLogDel><twRouteDel>4.271</twRouteDel><twTotDel>6.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.538</twSlack><twSrc BELType="FF">PaddlePosition_4</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.917</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_4</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>PaddlePosition[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0170[9:0][4]</twComp><twBEL>n0170[9:0]&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>n0170[9:0][4]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lutdi2</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.798</twLogDel><twRouteDel>4.119</twRouteDel><twTotDel>6.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.554</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.899</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>n0170[9:0][8]</twComp><twBEL>Madd_n0170[9:0]_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>n0170[9:0][8]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut&lt;4&gt;</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.684</twLogDel><twRouteDel>4.215</twRouteDel><twTotDel>6.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.555</twSlack><twSrc BELType="FF">PaddlePosition_7</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.900</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_7</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>PaddlePosition[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0168[9:0][7]</twComp><twBEL>Madd_n0168[9:0]_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>n0168[9:0][8]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut&lt;4&gt;</twBEL><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.673</twLogDel><twRouteDel>4.227</twRouteDel><twTotDel>6.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.556</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.897</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>n0170[9:0][8]</twComp><twBEL>Madd_n0170[9:0]_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>n0170[9:0][8]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lutdi4</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.682</twLogDel><twRouteDel>4.215</twRouteDel><twTotDel>6.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.559</twSlack><twSrc BELType="FF">PaddlePosition_4</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.896</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_4</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>PaddlePosition[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0168[9:0][7]</twComp><twBEL>Madd_n0168[9:0]_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>n0168[9:0][8]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut&lt;4&gt;</twBEL><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.673</twLogDel><twRouteDel>4.223</twRouteDel><twTotDel>6.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.561</twSlack><twSrc BELType="FF">PaddlePosition_4</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.894</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_4</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>PaddlePosition[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0170[9:0][4]</twComp><twBEL>n0170[9:0]&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>n0170[9:0][4]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut&lt;2&gt;</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.775</twLogDel><twRouteDel>4.119</twRouteDel><twTotDel>6.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.566</twSlack><twSrc BELType="FF">PaddlePosition_7</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.889</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_7</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>PaddlePosition[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0168[9:0][7]</twComp><twBEL>Madd_n0168[9:0]_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>n0168[9:0][8]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi4</twBEL><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.662</twLogDel><twRouteDel>4.227</twRouteDel><twTotDel>6.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.570</twSlack><twSrc BELType="FF">PaddlePosition_4</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.885</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_4</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>PaddlePosition[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0168[9:0][7]</twComp><twBEL>Madd_n0168[9:0]_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>n0168[9:0][8]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi4</twBEL><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.662</twLogDel><twRouteDel>4.223</twRouteDel><twTotDel>6.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.597</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.856</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp><twBEL>Madd_n0170[9:0]_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>n0170[9:0][6]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lutdi3</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.790</twLogDel><twRouteDel>4.066</twRouteDel><twTotDel>6.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.599</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.854</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0170[9:0][4]</twComp><twBEL>n0170[9:0]&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>n0170[9:0][4]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lutdi2</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.798</twLogDel><twRouteDel>4.056</twRouteDel><twTotDel>6.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.616</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.837</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n0170[9:0][8]</twComp><twBEL>Madd_n0170[9:0]_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>n0170[9:0][5]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lutdi2</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.793</twLogDel><twRouteDel>4.044</twRouteDel><twTotDel>6.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.622</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.831</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0170[9:0][4]</twComp><twBEL>n0170[9:0]&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>n0170[9:0][4]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut&lt;2&gt;</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.775</twLogDel><twRouteDel>4.056</twRouteDel><twTotDel>6.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.628</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.825</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp><twBEL>Madd_n0170[9:0]_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>n0170[9:0][6]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut&lt;3&gt;</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.759</twLogDel><twRouteDel>4.066</twRouteDel><twTotDel>6.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.639</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.814</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n0170[9:0][8]</twComp><twBEL>Madd_n0170[9:0]_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>n0170[9:0][5]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut&lt;2&gt;</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.770</twLogDel><twRouteDel>4.044</twRouteDel><twTotDel>6.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.647</twSlack><twSrc BELType="FF">PaddlePosition_4</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.808</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_4</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>PaddlePosition[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0168[9:0][6]</twComp><twBEL>n0168[9:0]&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>n0168[9:0][4]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi2</twBEL><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.805</twLogDel><twRouteDel>4.003</twRouteDel><twTotDel>6.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.651</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.802</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n0168[9:0][5]</twComp><twBEL>Madd_n0168[9:0]_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>n0168[9:0][5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi2</twBEL><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.800</twLogDel><twRouteDel>4.002</twRouteDel><twTotDel>6.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.661</twSlack><twSrc BELType="FF">PaddlePosition_5</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.794</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_5</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>PaddlePosition[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp><twBEL>Madd_n0170[9:0]_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>n0170[9:0][6]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lutdi3</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.790</twLogDel><twRouteDel>4.004</twRouteDel><twTotDel>6.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.670</twSlack><twSrc BELType="FF">PaddlePosition_4</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.785</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_4</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>PaddlePosition[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0168[9:0][6]</twComp><twBEL>n0168[9:0]&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>n0168[9:0][4]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut&lt;2&gt;</twBEL><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.782</twLogDel><twRouteDel>4.003</twRouteDel><twTotDel>6.785</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.674</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.779</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n0168[9:0][5]</twComp><twBEL>Madd_n0168[9:0]_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>n0168[9:0][5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut&lt;2&gt;</twBEL><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.777</twLogDel><twRouteDel>4.002</twRouteDel><twTotDel>6.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.675</twSlack><twSrc BELType="FF">syncgen/CounterX_9</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.756</twTotPathDel><twClkSkew dest = "1.220" src = "0.754">-0.466</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CounterX[10]</twComp><twBEL>syncgen/CounterX_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>CounterX[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>BouncingObject1</twComp><twBEL>BouncingObject2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>BouncingObject2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N21</twComp><twBEL>BouncingObject3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>BouncingObject3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N21</twComp><twBEL>BouncingObject7_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N21</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.671</twLogDel><twRouteDel>4.085</twRouteDel><twTotDel>6.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.688</twSlack><twSrc BELType="FF">PaddlePosition_3</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.765</twTotPathDel><twClkSkew dest = "0.828" src = "0.340">-0.488</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_3</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[3]</twComp><twBEL>PaddlePosition_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>PaddlePosition[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0168[9:0][7]</twComp><twBEL>Madd_n0168[9:0]_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>n0168[9:0][8]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut&lt;4&gt;</twBEL><twBEL>Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.673</twLogDel><twRouteDel>4.092</twRouteDel><twTotDel>6.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.691</twSlack><twSrc BELType="FF">PaddlePosition_6</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>6.764</twTotPathDel><twClkSkew dest = "0.828" src = "0.338">-0.490</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PaddlePosition_6</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PaddlePosition[7]</twComp><twBEL>PaddlePosition_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>PaddlePosition[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp><twBEL>Madd_n0170[9:0]_cy&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Madd_n0170[9:0]_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut&lt;4&gt;</twBEL><twBEL>Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N21</twComp><twBEL>vga_R_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>vga_R_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y29.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>vga_R_OBUF</twComp><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.688</twLogDel><twRouteDel>4.076</twRouteDel><twTotDel>6.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="37.334" period="40.000" constraintValue="40.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="vga_R_OBUF/CLK0" logResource="vga_R/CK0" locationPin="OLOGIC_X0Y29.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="quadBr[2]/CLK" logResource="Mshreg_quadBr_1/CLK" locationPin="SLICE_X4Y21.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="quadBr[2]/CLK" logResource="Mshreg_quadAr_1/CLK" locationPin="SLICE_X4Y21.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballX[3]/CLK" logResource="ballX_0/CK" locationPin="SLICE_X8Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballX[3]/CLK" logResource="ballX_1/CK" locationPin="SLICE_X8Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballX[3]/CLK" logResource="ballX_2/CK" locationPin="SLICE_X8Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballX[3]/CLK" logResource="ballX_3/CK" locationPin="SLICE_X8Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballX[7]/CLK" logResource="ballX_4/CK" locationPin="SLICE_X8Y31.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballX[7]/CLK" logResource="ballX_5/CK" locationPin="SLICE_X8Y31.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballX[7]/CLK" logResource="ballX_6/CK" locationPin="SLICE_X8Y31.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballX[7]/CLK" logResource="ballX_7/CK" locationPin="SLICE_X8Y31.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballX[9]/CLK" logResource="ballX_8/CK" locationPin="SLICE_X8Y32.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballX[9]/CLK" logResource="ballX_9/CK" locationPin="SLICE_X8Y32.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballY[3]/CLK" logResource="ballY_0/CK" locationPin="SLICE_X8Y38.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballY[3]/CLK" logResource="ballY_1/CK" locationPin="SLICE_X8Y38.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballY[3]/CLK" logResource="ballY_2/CK" locationPin="SLICE_X8Y38.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballY[3]/CLK" logResource="ballY_3/CK" locationPin="SLICE_X8Y38.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballY[7]/CLK" logResource="ballY_4/CK" locationPin="SLICE_X8Y39.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballY[7]/CLK" logResource="ballY_5/CK" locationPin="SLICE_X8Y39.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballY[7]/CLK" logResource="ballY_6/CK" locationPin="SLICE_X8Y39.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballY[7]/CLK" logResource="ballY_7/CK" locationPin="SLICE_X8Y39.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ballY[8]/CLK" logResource="ballY_8/CK" locationPin="SLICE_X8Y40.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="PaddlePosition[3]/CLK" logResource="PaddlePosition_0/CK" locationPin="SLICE_X4Y22.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="PaddlePosition[3]/CLK" logResource="PaddlePosition_1/CK" locationPin="SLICE_X4Y22.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="PaddlePosition[3]/CLK" logResource="PaddlePosition_2/CK" locationPin="SLICE_X4Y22.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="PaddlePosition[3]/CLK" logResource="PaddlePosition_3/CK" locationPin="SLICE_X4Y22.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="PaddlePosition[7]/CLK" logResource="PaddlePosition_4/CK" locationPin="SLICE_X4Y23.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="PaddlePosition[7]/CLK" logResource="PaddlePosition_5/CK" locationPin="SLICE_X4Y23.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="PaddlePosition[7]/CLK" logResource="PaddlePosition_6/CK" locationPin="SLICE_X4Y23.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>6.805</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2943</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>690</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>6.805</twMinPer><twFootnote number="1" /><twMaxFreq>146.951</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Nov 22 17:24:54 2017 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 219 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
