Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct  5 19:44:31 2023
| Host         : rocksmashgood running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slc3_sramtop_timing_summary_routed.rpt -pb slc3_sramtop_timing_summary_routed.pb -rpx slc3_sramtop_timing_summary_routed.rpx -warn_on_violation
| Design       : slc3_sramtop
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.483        0.000                      0                  559        0.161        0.000                      0                  559        4.500        0.000                       0                   281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 0.483        0.000                      0                  559        0.161        0.000                      0                  559        4.500        0.000                       0                   281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/NZP_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 2.647ns (28.159%)  route 6.753ns (71.841%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.629 - 10.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.620     4.988    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.444 r  slc/state_controller/FSM_sequential_State_reg[3]/Q
                         net (fo=42, routed)          0.799     6.243    slc/state_controller/State[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.367 r  slc/state_controller/i__carry_i_28/O
                         net (fo=3, routed)           0.315     6.682    slc/IR_/SR1MUX
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.806 r  slc/IR_/i__carry_i_26/O
                         net (fo=32, routed)          0.931     7.737    slc/register/R5_/SR1in__2[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.861 r  slc/register/R5_/i__carry_i_16/O
                         net (fo=4, routed)           0.716     8.577    slc/register/R5_/Data_Out_reg[0]_0
    SLICE_X60Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.727 r  slc/register/R5_/i__carry_i_24/O
                         net (fo=3, routed)           0.680     9.407    slc/register/R5_/SR1toalu[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.328     9.735 r  slc/register/R5_/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.735    slc/register_n_109
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.279 f  slc/ALUtemp0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.633    10.912    slc/state_controller/ALUtemp01_in[2]
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.301    11.213 f  slc/state_controller/Data_Out[2]_i_4/O
                         net (fo=1, routed)           0.525    11.737    slc/state_controller/Data_Out[2]_i_4_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    11.861 f  slc/state_controller/Data_Out[2]_i_1__1/O
                         net (fo=12, routed)          0.780    12.642    slc/state_controller/Data_Out_reg[2]
    SLICE_X56Y68         LUT4 (Prop_lut4_I2_O)        0.124    12.766 r  slc/state_controller/NZP[1]_i_4/O
                         net (fo=1, routed)           0.867    13.633    slc/state_controller/NZP[1]_i_4_n_0
    SLICE_X58Y69         LUT4 (Prop_lut4_I1_O)        0.124    13.757 r  slc/state_controller/NZP[1]_i_2/O
                         net (fo=2, routed)           0.507    14.264    slc/NZP__16[1]
    SLICE_X57Y69         LUT4 (Prop_lut4_I0_O)        0.124    14.388 r  slc/NZP[1]_i_1/O
                         net (fo=1, routed)           0.000    14.388    slc/NZP[1]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  slc/NZP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.432    14.629    slc/Clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  slc/NZP_reg[1]/C
                         clock pessimism              0.249    14.878    
                         clock uncertainty           -0.035    14.842    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)        0.029    14.871    slc/NZP_reg[1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/NZP_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 2.647ns (28.483%)  route 6.646ns (71.517%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.629 - 10.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.620     4.988    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.444 r  slc/state_controller/FSM_sequential_State_reg[3]/Q
                         net (fo=42, routed)          0.799     6.243    slc/state_controller/State[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.367 r  slc/state_controller/i__carry_i_28/O
                         net (fo=3, routed)           0.315     6.682    slc/IR_/SR1MUX
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.806 r  slc/IR_/i__carry_i_26/O
                         net (fo=32, routed)          0.931     7.737    slc/register/R5_/SR1in__2[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.861 r  slc/register/R5_/i__carry_i_16/O
                         net (fo=4, routed)           0.716     8.577    slc/register/R5_/Data_Out_reg[0]_0
    SLICE_X60Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.727 r  slc/register/R5_/i__carry_i_24/O
                         net (fo=3, routed)           0.680     9.407    slc/register/R5_/SR1toalu[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.328     9.735 r  slc/register/R5_/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.735    slc/register_n_109
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.279 r  slc/ALUtemp0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.633    10.912    slc/state_controller/ALUtemp01_in[2]
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.301    11.213 r  slc/state_controller/Data_Out[2]_i_4/O
                         net (fo=1, routed)           0.525    11.737    slc/state_controller/Data_Out[2]_i_4_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    11.861 r  slc/state_controller/Data_Out[2]_i_1__1/O
                         net (fo=12, routed)          0.780    12.642    slc/state_controller/Data_Out_reg[2]
    SLICE_X56Y68         LUT4 (Prop_lut4_I2_O)        0.124    12.766 f  slc/state_controller/NZP[1]_i_4/O
                         net (fo=1, routed)           0.867    13.633    slc/state_controller/NZP[1]_i_4_n_0
    SLICE_X58Y69         LUT4 (Prop_lut4_I1_O)        0.124    13.757 f  slc/state_controller/NZP[1]_i_2/O
                         net (fo=2, routed)           0.400    14.157    slc/NZP__16[1]
    SLICE_X57Y69         LUT5 (Prop_lut5_I2_O)        0.124    14.281 r  slc/NZP[0]_i_1/O
                         net (fo=1, routed)           0.000    14.281    slc/NZP[0]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  slc/NZP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.432    14.629    slc/Clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  slc/NZP_reg[0]/C
                         clock pessimism              0.249    14.878    
                         clock uncertainty           -0.035    14.842    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)        0.032    14.874    slc/NZP_reg[0]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/NZP_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 2.949ns (35.166%)  route 5.437ns (64.834%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.629 - 10.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.620     4.988    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.444 r  slc/state_controller/FSM_sequential_State_reg[3]/Q
                         net (fo=42, routed)          0.799     6.243    slc/state_controller/State[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.367 r  slc/state_controller/i__carry_i_28/O
                         net (fo=3, routed)           0.315     6.682    slc/IR_/SR1MUX
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.806 r  slc/IR_/i__carry_i_26/O
                         net (fo=32, routed)          0.931     7.737    slc/register/R5_/SR1in__2[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.861 r  slc/register/R5_/i__carry_i_16/O
                         net (fo=4, routed)           0.716     8.577    slc/register/R5_/Data_Out_reg[0]_0
    SLICE_X60Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.727 r  slc/register/R5_/i__carry_i_24/O
                         net (fo=3, routed)           0.680     9.407    slc/register/R5_/SR1toalu[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.328     9.735 r  slc/register/R5_/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.735    slc/register_n_109
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.248 r  slc/ALUtemp0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.248    slc/ALUtemp0_inferred__1/i__carry_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.365 r  slc/ALUtemp0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.365    slc/ALUtemp0_inferred__1/i__carry__0_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.482 r  slc/ALUtemp0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.482    slc/ALUtemp0_inferred__1/i__carry__1_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.797 r  slc/ALUtemp0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.593    11.390    slc/register/R5_/O[3]
    SLICE_X62Y72         LUT6 (Prop_lut6_I1_O)        0.307    11.697 r  slc/register/R5_/Data_Out[15]_i_8/O
                         net (fo=1, routed)           0.299    11.996    slc/state_controller/Data_Out_reg[15]_2
    SLICE_X62Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.120 r  slc/state_controller/Data_Out[15]_i_2__1/O
                         net (fo=15, routed)          1.104    13.224    slc/BUS[15]
    SLICE_X57Y69         LUT3 (Prop_lut3_I0_O)        0.150    13.374 r  slc/NZP[2]_i_1/O
                         net (fo=1, routed)           0.000    13.374    slc/NZP[2]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  slc/NZP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.432    14.629    slc/Clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  slc/NZP_reg[2]/C
                         clock pessimism              0.249    14.878    
                         clock uncertainty           -0.035    14.842    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)        0.075    14.917    slc/NZP_reg[2]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/register/R6_/Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 2.806ns (34.196%)  route 5.400ns (65.804%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.554     4.922    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.378 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=52, routed)          0.877     6.254    slc/state_controller/Q[1]
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.124     6.378 r  slc/state_controller/i__carry_i_28/O
                         net (fo=3, routed)           0.315     6.693    slc/IR_/SR1MUX
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.817 r  slc/IR_/i__carry_i_26/O
                         net (fo=32, routed)          0.931     7.748    slc/register/R5_/SR1in__2[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  slc/register/R5_/i__carry_i_16/O
                         net (fo=4, routed)           0.716     8.589    slc/register/R5_/Data_Out_reg[0]_0
    SLICE_X60Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.739 r  slc/register/R5_/i__carry_i_24/O
                         net (fo=3, routed)           0.680     9.419    slc/register/R5_/SR1toalu[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.328     9.747 r  slc/register/R5_/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.747    slc/register_n_109
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.260 r  slc/ALUtemp0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.260    slc/ALUtemp0_inferred__1/i__carry_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  slc/ALUtemp0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.377    slc/ALUtemp0_inferred__1/i__carry__0_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  slc/ALUtemp0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.494    slc/ALUtemp0_inferred__1/i__carry__1_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.817 r  slc/ALUtemp0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.459    11.276    slc/register/R5_/O[1]
    SLICE_X60Y72         LUT6 (Prop_lut6_I1_O)        0.306    11.582 r  slc/register/R5_/Data_Out[13]_i_4/O
                         net (fo=1, routed)           0.550    12.132    slc/state_controller/Data_Out_reg[13]_1
    SLICE_X59Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  slc/state_controller/Data_Out[13]_i_1__1/O
                         net (fo=12, routed)          0.871    13.127    slc/register/R6_/D[13]
    SLICE_X59Y69         FDRE                                         r  slc/register/R6_/Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.497    14.694    slc/register/R6_/Clk_IBUF_BUFG
    SLICE_X59Y69         FDRE                                         r  slc/register/R6_/Data_Out_reg[13]/C
                         clock pessimism              0.249    14.943    
                         clock uncertainty           -0.035    14.907    
    SLICE_X59Y69         FDRE (Setup_fdre_C_D)       -0.101    14.806    slc/register/R6_/Data_Out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MAR_/Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 2.806ns (34.044%)  route 5.436ns (65.956%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.554     4.922    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.378 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=52, routed)          0.877     6.254    slc/state_controller/Q[1]
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.124     6.378 r  slc/state_controller/i__carry_i_28/O
                         net (fo=3, routed)           0.315     6.693    slc/IR_/SR1MUX
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.817 r  slc/IR_/i__carry_i_26/O
                         net (fo=32, routed)          0.931     7.748    slc/register/R5_/SR1in__2[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  slc/register/R5_/i__carry_i_16/O
                         net (fo=4, routed)           0.716     8.589    slc/register/R5_/Data_Out_reg[0]_0
    SLICE_X60Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.739 r  slc/register/R5_/i__carry_i_24/O
                         net (fo=3, routed)           0.680     9.419    slc/register/R5_/SR1toalu[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.328     9.747 r  slc/register/R5_/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.747    slc/register_n_109
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.260 r  slc/ALUtemp0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.260    slc/ALUtemp0_inferred__1/i__carry_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  slc/ALUtemp0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.377    slc/ALUtemp0_inferred__1/i__carry__0_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  slc/ALUtemp0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.494    slc/ALUtemp0_inferred__1/i__carry__1_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.817 r  slc/ALUtemp0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.459    11.276    slc/register/R5_/O[1]
    SLICE_X60Y72         LUT6 (Prop_lut6_I1_O)        0.306    11.582 r  slc/register/R5_/Data_Out[13]_i_4/O
                         net (fo=1, routed)           0.550    12.132    slc/state_controller/Data_Out_reg[13]_1
    SLICE_X59Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  slc/state_controller/Data_Out[13]_i_1__1/O
                         net (fo=12, routed)          0.908    13.164    slc/MAR_/Data_Out_reg[13]_0
    SLICE_X60Y61         FDRE                                         r  slc/MAR_/Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.505    14.702    slc/MAR_/Clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  slc/MAR_/Data_Out_reg[13]/C
                         clock pessimism              0.249    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.045    14.870    slc/MAR_/Data_Out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MDR_/Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 2.930ns (35.085%)  route 5.421ns (64.915%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.554     4.922    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.378 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=52, routed)          0.877     6.254    slc/state_controller/Q[1]
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.124     6.378 r  slc/state_controller/i__carry_i_28/O
                         net (fo=3, routed)           0.315     6.693    slc/IR_/SR1MUX
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.817 r  slc/IR_/i__carry_i_26/O
                         net (fo=32, routed)          0.931     7.748    slc/register/R5_/SR1in__2[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  slc/register/R5_/i__carry_i_16/O
                         net (fo=4, routed)           0.716     8.589    slc/register/R5_/Data_Out_reg[0]_0
    SLICE_X60Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.739 r  slc/register/R5_/i__carry_i_24/O
                         net (fo=3, routed)           0.680     9.419    slc/register/R5_/SR1toalu[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.328     9.747 r  slc/register/R5_/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.747    slc/register_n_109
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.260 r  slc/ALUtemp0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.260    slc/ALUtemp0_inferred__1/i__carry_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  slc/ALUtemp0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.377    slc/ALUtemp0_inferred__1/i__carry__0_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  slc/ALUtemp0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.494    slc/ALUtemp0_inferred__1/i__carry__1_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.817 r  slc/ALUtemp0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.459    11.276    slc/register/R5_/O[1]
    SLICE_X60Y72         LUT6 (Prop_lut6_I1_O)        0.306    11.582 r  slc/register/R5_/Data_Out[13]_i_4/O
                         net (fo=1, routed)           0.550    12.132    slc/state_controller/Data_Out_reg[13]_1
    SLICE_X59Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  slc/state_controller/Data_Out[13]_i_1__1/O
                         net (fo=12, routed)          0.893    13.149    slc/state_controller/Data_Out_reg[13]
    SLICE_X64Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.273 r  slc/state_controller/Data_Out[13]_i_1__0/O
                         net (fo=1, routed)           0.000    13.273    slc/MDR_/D[13]
    SLICE_X64Y63         FDRE                                         r  slc/MDR_/Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.504    14.701    slc/MDR_/Clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  slc/MDR_/Data_Out_reg[13]/C
                         clock pessimism              0.249    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X64Y63         FDRE (Setup_fdre_C_D)        0.077    14.991    slc/MDR_/Data_Out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MAR_/Data_Out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 2.799ns (34.039%)  route 5.424ns (65.961%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 14.700 - 10.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.554     4.922    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.378 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=52, routed)          0.877     6.254    slc/state_controller/Q[1]
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.124     6.378 r  slc/state_controller/i__carry_i_28/O
                         net (fo=3, routed)           0.315     6.693    slc/IR_/SR1MUX
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.817 r  slc/IR_/i__carry_i_26/O
                         net (fo=32, routed)          0.931     7.748    slc/register/R5_/SR1in__2[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  slc/register/R5_/i__carry_i_16/O
                         net (fo=4, routed)           0.716     8.589    slc/register/R5_/Data_Out_reg[0]_0
    SLICE_X60Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.739 r  slc/register/R5_/i__carry_i_24/O
                         net (fo=3, routed)           0.680     9.419    slc/register/R5_/SR1toalu[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.328     9.747 r  slc/register/R5_/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.747    slc/register_n_109
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.260 r  slc/ALUtemp0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.260    slc/ALUtemp0_inferred__1/i__carry_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  slc/ALUtemp0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.377    slc/ALUtemp0_inferred__1/i__carry__0_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  slc/ALUtemp0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.494    slc/ALUtemp0_inferred__1/i__carry__1_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.809 r  slc/ALUtemp0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.593    11.402    slc/register/R5_/O[3]
    SLICE_X62Y72         LUT6 (Prop_lut6_I1_O)        0.307    11.709 r  slc/register/R5_/Data_Out[15]_i_8/O
                         net (fo=1, routed)           0.299    12.008    slc/state_controller/Data_Out_reg[15]_2
    SLICE_X62Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.132 r  slc/state_controller/Data_Out[15]_i_2__1/O
                         net (fo=15, routed)          1.013    13.145    slc/MAR_/BUS[0]
    SLICE_X60Y63         FDRE                                         r  slc/MAR_/Data_Out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.503    14.700    slc/MAR_/Clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  slc/MAR_/Data_Out_reg[15]/C
                         clock pessimism              0.249    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)       -0.031    14.882    slc/MAR_/Data_Out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.145    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MAR_/Data_Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 2.682ns (32.950%)  route 5.458ns (67.050%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.554     4.922    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.378 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=52, routed)          0.877     6.254    slc/state_controller/Q[1]
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.124     6.378 r  slc/state_controller/i__carry_i_28/O
                         net (fo=3, routed)           0.315     6.693    slc/IR_/SR1MUX
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.817 r  slc/IR_/i__carry_i_26/O
                         net (fo=32, routed)          0.931     7.748    slc/register/R5_/SR1in__2[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  slc/register/R5_/i__carry_i_16/O
                         net (fo=4, routed)           0.716     8.589    slc/register/R5_/Data_Out_reg[0]_0
    SLICE_X60Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.739 r  slc/register/R5_/i__carry_i_24/O
                         net (fo=3, routed)           0.680     9.419    slc/register/R5_/SR1toalu[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.328     9.747 r  slc/register/R5_/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.747    slc/register_n_109
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.260 r  slc/ALUtemp0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.260    slc/ALUtemp0_inferred__1/i__carry_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  slc/ALUtemp0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.377    slc/ALUtemp0_inferred__1/i__carry__0_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.692 r  slc/ALUtemp0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.579    11.271    slc/state_controller/ALUtemp01_in[11]
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.307    11.578 r  slc/state_controller/Data_Out[11]_i_4/O
                         net (fo=1, routed)           0.430    12.008    slc/state_controller/Data_Out[11]_i_4_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.132 r  slc/state_controller/Data_Out[11]_i_1__1/O
                         net (fo=12, routed)          0.930    13.062    slc/MAR_/Data_Out_reg[11]_0
    SLICE_X58Y60         FDRE                                         r  slc/MAR_/Data_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.506    14.703    slc/MAR_/Clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  slc/MAR_/Data_Out_reg[11]/C
                         clock pessimism              0.249    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)       -0.067    14.849    slc/MAR_/Data_Out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -13.062    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/register/R5_/Data_Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.996ns  (logic 2.682ns (33.542%)  route 5.314ns (66.458%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 14.626 - 10.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.620     4.988    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.444 r  slc/state_controller/FSM_sequential_State_reg[3]/Q
                         net (fo=42, routed)          0.799     6.243    slc/state_controller/State[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.367 r  slc/state_controller/i__carry_i_28/O
                         net (fo=3, routed)           0.315     6.682    slc/IR_/SR1MUX
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.806 r  slc/IR_/i__carry_i_26/O
                         net (fo=32, routed)          0.931     7.737    slc/register/R5_/SR1in__2[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.861 r  slc/register/R5_/i__carry_i_16/O
                         net (fo=4, routed)           0.716     8.577    slc/register/R5_/Data_Out_reg[0]_0
    SLICE_X60Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.727 r  slc/register/R5_/i__carry_i_24/O
                         net (fo=3, routed)           0.680     9.407    slc/register/R5_/SR1toalu[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.328     9.735 r  slc/register/R5_/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.735    slc/register_n_109
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.248 r  slc/ALUtemp0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.248    slc/ALUtemp0_inferred__1/i__carry_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.365 r  slc/ALUtemp0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.365    slc/ALUtemp0_inferred__1/i__carry__0_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.680 r  slc/ALUtemp0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.579    11.259    slc/state_controller/ALUtemp01_in[11]
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.307    11.566 r  slc/state_controller/Data_Out[11]_i_4/O
                         net (fo=1, routed)           0.430    11.996    slc/state_controller/Data_Out[11]_i_4_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.120 r  slc/state_controller/Data_Out[11]_i_1__1/O
                         net (fo=12, routed)          0.864    12.984    slc/register/R5_/D[11]
    SLICE_X57Y72         FDRE                                         r  slc/register/R5_/Data_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.429    14.626    slc/register/R5_/Clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  slc/register/R5_/Data_Out_reg[11]/C
                         clock pessimism              0.249    14.875    
                         clock uncertainty           -0.035    14.839    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)       -0.067    14.772    slc/register/R5_/Data_Out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/register/R6_/Data_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 2.689ns (33.554%)  route 5.325ns (66.446%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.629 - 10.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.620     4.988    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.444 r  slc/state_controller/FSM_sequential_State_reg[3]/Q
                         net (fo=42, routed)          0.799     6.243    slc/state_controller/State[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.367 r  slc/state_controller/i__carry_i_28/O
                         net (fo=3, routed)           0.315     6.682    slc/IR_/SR1MUX
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.806 r  slc/IR_/i__carry_i_26/O
                         net (fo=32, routed)          0.931     7.737    slc/register/R5_/SR1in__2[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.861 r  slc/register/R5_/i__carry_i_16/O
                         net (fo=4, routed)           0.716     8.577    slc/register/R5_/Data_Out_reg[0]_0
    SLICE_X60Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.727 r  slc/register/R5_/i__carry_i_24/O
                         net (fo=3, routed)           0.680     9.407    slc/register/R5_/SR1toalu[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.328     9.735 r  slc/register/R5_/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.735    slc/register_n_109
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.248 r  slc/ALUtemp0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.248    slc/ALUtemp0_inferred__1/i__carry_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.365 r  slc/ALUtemp0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.365    slc/ALUtemp0_inferred__1/i__carry__0_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.688 r  slc/ALUtemp0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.454    11.142    slc/state_controller/ALUtemp01_in[9]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.306    11.448 r  slc/state_controller/Data_Out[9]_i_4/O
                         net (fo=1, routed)           0.576    12.024    slc/state_controller/Data_Out[9]_i_4_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.148 r  slc/state_controller/Data_Out[9]_i_1__1/O
                         net (fo=12, routed)          0.854    13.002    slc/register/R6_/D[9]
    SLICE_X56Y70         FDRE                                         r  slc/register/R6_/Data_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.432    14.629    slc/register/R6_/Clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  slc/register/R6_/Data_Out_reg[9]/C
                         clock pessimism              0.249    14.878    
                         clock uncertainty           -0.035    14.842    
    SLICE_X56Y70         FDRE (Setup_fdre_C_D)       -0.028    14.814    slc/register/R6_/Data_Out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  1.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (39.004%)  route 0.327ns (60.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.564     1.601    instaRam/Clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDCE (Prop_fdce_C_Q)         0.164     1.765 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.151     1.916    instaRam/state[1]
    SLICE_X55Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.961 r  instaRam/ram0_i_17/O
                         net (fo=1, routed)           0.176     2.137    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X2Y22         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.876     2.299    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.680    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.976    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.422%)  route 0.335ns (61.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.564     1.601    instaRam/Clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDCE (Prop_fdce_C_Q)         0.164     1.765 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.152     1.917    instaRam/state[1]
    SLICE_X55Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.962 r  instaRam/ram0_i_18/O
                         net (fo=1, routed)           0.183     2.145    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X2Y22         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.876     2.299    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.680    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.976    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.513%)  route 0.363ns (63.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.564     1.601    instaRam/Clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDCE (Prop_fdce_C_Q)         0.164     1.765 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.204     1.969    instaRam/state[1]
    SLICE_X56Y55         LUT5 (Prop_lut5_I3_O)        0.045     2.014 r  instaRam/ram0_i_27/O
                         net (fo=1, routed)           0.160     2.174    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y22         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.876     2.299    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.680    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.976    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 instaRam/address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.231ns (63.241%)  route 0.134ns (36.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.566     1.603    instaRam/Clk_IBUF_BUFG
    SLICE_X57Y56         FDCE                                         r  instaRam/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDCE (Prop_fdce_C_Q)         0.141     1.744 r  instaRam/address_reg[5]/Q
                         net (fo=4, routed)           0.078     1.823    instaRam/init_ADDR[5]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.045     1.868 r  instaRam/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.056     1.924    instaRam/FSM_sequential_state[0]_i_4_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.969 r  instaRam/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.969    instaRam/FSM_sequential_state[0]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  instaRam/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.834     2.257    instaRam/Clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  instaRam/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.641     1.616    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.120     1.736    instaRam/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.044%)  route 0.387ns (64.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.566     1.603    instaRam/Clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  instaRam/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.164     1.767 r  instaRam/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          0.167     1.934    instaRam/state[0]
    SLICE_X56Y55         LUT5 (Prop_lut5_I2_O)        0.045     1.979 r  instaRam/ram0_i_26/O
                         net (fo=1, routed)           0.221     2.200    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y22         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.876     2.299    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.638     1.661    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.957    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.593     1.630    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  slc/HexA/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  slc/HexA/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.880    slc/HexA/counter_reg_n_0_[3]
    SLICE_X63Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.988 r  slc/HexA/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.988    slc/HexA/counter_reg[0]_i_1_n_4
    SLICE_X63Y56         FDRE                                         r  slc/HexA/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.863     2.286    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  slc/HexA/counter_reg[3]/C
                         clock pessimism             -0.656     1.630    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.105     1.735    slc/HexA/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.592     1.629    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  slc/HexA/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  slc/HexA/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.879    slc/HexA/counter_reg_n_0_[11]
    SLICE_X63Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.987 r  slc/HexA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.987    slc/HexA/counter_reg[8]_i_1_n_4
    SLICE_X63Y58         FDRE                                         r  slc/HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.862     2.285    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  slc/HexA/counter_reg[11]/C
                         clock pessimism             -0.656     1.629    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.105     1.734    slc/HexA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.592     1.629    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  slc/HexA/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.879    slc/HexA/counter_reg_n_0_[7]
    SLICE_X63Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.987 r  slc/HexA/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.987    slc/HexA/counter_reg[4]_i_1_n_4
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.862     2.285    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[7]/C
                         clock pessimism             -0.656     1.629    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.105     1.734    slc/HexA/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.592     1.629    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  slc/HexA/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.876    slc/HexA/counter_reg_n_0_[12]
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.991 r  slc/HexA/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.991    slc/HexA/counter_reg[12]_i_1_n_7
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.862     2.285    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[12]/C
                         clock pessimism             -0.656     1.629    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.105     1.734    slc/HexA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.592     1.629    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  slc/HexA/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.876    slc/HexA/counter_reg_n_0_[4]
    SLICE_X63Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.991 r  slc/HexA/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.991    slc/HexA/counter_reg[4]_i_1_n_7
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.862     2.285    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[4]/C
                         clock pessimism             -0.656     1.629    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.105     1.734    slc/HexA/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22   ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22   ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y60   button_sync[0]/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y59   button_sync[1]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y56   instaRam/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y55   instaRam/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y55   instaRam/address_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y57   instaRam/address_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y57   instaRam/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y60   button_sync[0]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y60   button_sync[0]/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y59   button_sync[1]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y59   button_sync[1]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y56   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y56   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y55   instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y55   instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y55   instaRam/address_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y55   instaRam/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y60   button_sync[0]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y60   button_sync[0]/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y59   button_sync[1]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y59   button_sync[1]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y56   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y56   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y55   instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y55   instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y55   instaRam/address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y55   instaRam/address_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.400ns  (logic 4.356ns (38.210%)  route 7.044ns (61.790%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.141     5.458    slc/memory_subsystem/Reset_IBUF
    SLICE_X54Y68         LUT5 (Prop_lut5_I2_O)        0.124     5.582 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.903     8.485    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    11.400 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.400    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.206ns  (logic 4.340ns (38.732%)  route 6.866ns (61.268%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.122     5.439    slc/memory_subsystem/Reset_IBUF
    SLICE_X54Y68         LUT5 (Prop_lut5_I2_O)        0.124     5.563 r  slc/memory_subsystem/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.743     8.306    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    11.206 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.206    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.080ns  (logic 4.338ns (39.152%)  route 6.742ns (60.848%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.428     5.745    slc/PC_/Reset_IBUF
    SLICE_X64Y70         LUT5 (Prop_lut5_I2_O)        0.124     5.869 r  slc/PC_/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.314     8.183    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    11.080 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.080    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.049ns  (logic 4.355ns (39.413%)  route 6.694ns (60.587%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.269     5.586    slc/memory_subsystem/Reset_IBUF
    SLICE_X55Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.710 r  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.425     8.135    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    11.049 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.049    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.040ns  (logic 4.350ns (39.397%)  route 6.691ns (60.603%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         3.972     5.288    slc/memory_subsystem/Reset_IBUF
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124     5.412 r  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.719     8.131    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    11.040 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.040    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.960ns  (logic 4.578ns (41.768%)  route 6.382ns (58.232%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.094     5.410    slc/HexA/Reset_IBUF
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     5.562 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.289     7.851    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.109    10.960 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.960    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.956ns  (logic 4.348ns (39.689%)  route 6.607ns (60.311%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         3.642     4.959    slc/memory_subsystem/Reset_IBUF
    SLICE_X54Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.083 r  slc/memory_subsystem/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.965     8.048    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    10.956 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.956    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 4.346ns (39.682%)  route 6.606ns (60.318%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.173     5.490    slc/PC_/Reset_IBUF
    SLICE_X65Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.614 r  slc/PC_/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.433     8.047    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    10.952 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.952    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.911ns  (logic 4.345ns (39.823%)  route 6.566ns (60.177%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         3.804     5.120    slc/memory_subsystem/Reset_IBUF
    SLICE_X54Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.244 r  slc/memory_subsystem/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.762     8.007    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    10.911 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.911    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.883ns  (logic 4.358ns (40.041%)  route 6.525ns (59.959%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         3.953     5.269    slc/memory_subsystem/Reset_IBUF
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124     5.393 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.573     7.966    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    10.883 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.883    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.479ns  (logic 1.602ns (46.053%)  route 1.877ns (53.947%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         1.481     1.875    slc/PC_/Reset_IBUF
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.045     1.920 r  slc/PC_/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.315    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     3.479 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.479    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.495ns  (logic 1.621ns (46.379%)  route 1.874ns (53.621%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         1.543     1.937    slc/PC_/Reset_IBUF
    SLICE_X64Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.982 r  slc/PC_/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.313    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     3.495 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.495    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.531ns  (logic 1.581ns (44.780%)  route 1.950ns (55.220%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         1.493     1.887    slc/PC_/Reset_IBUF
    SLICE_X65Y68         LUT5 (Prop_lut5_I2_O)        0.045     1.932 r  slc/PC_/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.457     2.389    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     3.531 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.531    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.618ns  (logic 1.603ns (44.300%)  route 2.015ns (55.700%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         1.667     2.060    slc/HexA/Reset_IBUF
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.045     2.105 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.349     2.454    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     3.618 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.618    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.631ns  (logic 1.604ns (44.163%)  route 2.028ns (55.837%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         1.580     1.974    slc/PC_/Reset_IBUF
    SLICE_X63Y68         LUT5 (Prop_lut5_I2_O)        0.045     2.019 r  slc/PC_/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.466    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     3.631 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.631    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.794ns  (logic 1.623ns (42.795%)  route 2.170ns (57.205%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         1.751     2.144    slc/HexA/Reset_IBUF
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.045     2.189 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.419     2.609    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.794 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.794    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.806ns  (logic 1.669ns (43.851%)  route 2.137ns (56.149%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         1.667     2.060    slc/HexA/Reset_IBUF
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.045     2.105 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.471     2.576    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.806 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.806    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.850ns  (logic 1.614ns (41.918%)  route 2.236ns (58.082%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         1.667     2.060    slc/HexA/Reset_IBUF
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.045     2.105 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.570     2.675    hex_gridB_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     3.850 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.850    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.859ns  (logic 1.676ns (43.438%)  route 2.183ns (56.562%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         1.751     2.144    slc/HexA/Reset_IBUF
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.044     2.188 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.432     2.620    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.239     3.859 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.859    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.888ns  (logic 1.603ns (41.235%)  route 2.285ns (58.765%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         1.751     2.144    slc/HexA/Reset_IBUF
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.045     2.189 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.534     2.723    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     3.888 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.888    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.744ns  (logic 3.612ns (37.068%)  route 6.132ns (62.932%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.624     4.992    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.448 f  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          2.345     7.793    slc/memory_subsystem/p_0_in[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.917 r  slc/memory_subsystem/hex_seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.822     8.738    slc/memory_subsystem/hex_seg_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.862 r  slc/memory_subsystem/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.965    11.828    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    14.735 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.735    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.550ns  (logic 3.620ns (37.900%)  route 5.931ns (62.100%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.624     4.992    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.448 f  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          2.196     7.643    slc/memory_subsystem/p_0_in[0]
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.832     8.600    slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I1_O)        0.124     8.724 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.903    11.627    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    14.542 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.542    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.443ns  (logic 3.604ns (38.161%)  route 5.840ns (61.839%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.624     4.992    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.448 r  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          2.151     7.598    slc/memory_subsystem/p_0_in[0]
    SLICE_X52Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.722 r  slc/memory_subsystem/hex_seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.946     8.668    slc/memory_subsystem/hex_seg_OBUF[0]_inst_i_4_n_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I3_O)        0.124     8.792 r  slc/memory_subsystem/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.743    11.536    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    14.435 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.435    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.289ns  (logic 3.609ns (38.848%)  route 5.681ns (61.152%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.624     4.992    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.448 f  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          2.344     7.792    slc/memory_subsystem/p_0_in[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.916 r  slc/memory_subsystem/hex_seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.575     8.490    slc/memory_subsystem/hex_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X54Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.614 r  slc/memory_subsystem/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.762    11.376    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    14.281 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.281    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.211ns  (logic 3.621ns (39.314%)  route 5.590ns (60.686%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.624     4.992    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.448 f  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          2.196     7.643    slc/memory_subsystem/p_0_in[0]
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.767 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.821     8.589    slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_3_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I1_O)        0.124     8.713 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.573    11.286    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    14.203 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.203    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.101ns  (logic 3.613ns (39.698%)  route 5.488ns (60.302%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.624     4.992    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.448 f  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          2.195     7.642    slc/memory_subsystem/p_0_in[0]
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.766 r  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.575     8.341    slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_3_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I1_O)        0.124     8.465 r  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.719    11.184    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    14.093 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.093    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 3.618ns (40.712%)  route 5.269ns (59.288%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.624     4.992    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.448 r  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          1.896     7.343    slc/memory_subsystem/p_0_in[0]
    SLICE_X52Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.467 r  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.949     8.416    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X55Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.540 r  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.425    10.965    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    13.879 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.879    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.402ns  (logic 3.602ns (42.867%)  route 4.800ns (57.133%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.624     4.992    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.448 f  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.797     7.245    slc/PC_/p_0_in_0[1]
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.369 r  slc/PC_/hex_segB_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.689     8.058    slc/PC_/hex_segB_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y70         LUT5 (Prop_lut5_I1_O)        0.124     8.182 r  slc/PC_/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.314    10.496    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    13.393 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.393    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_/Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.228ns  (logic 3.582ns (43.541%)  route 4.645ns (56.459%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.612     4.980    slc/PC_/Clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  slc/PC_/Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456     5.436 f  slc/PC_/Data_Out_reg[8]/Q
                         net (fo=11, routed)          1.819     7.255    slc/PC_/Q[8]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  slc/PC_/hex_segB_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.815     8.193    slc/PC_/hex_segB_OBUF[2]_inst_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I3_O)        0.124     8.317 r  slc/PC_/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.012    10.329    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    13.207 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.207    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 3.610ns (44.711%)  route 4.464ns (55.289%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.624     4.992    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.448 f  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.598     7.045    slc/PC_/p_0_in_0[1]
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.169 r  slc/PC_/hex_segB_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.603    slc/PC_/hex_segB_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I3_O)        0.124     7.727 r  slc/PC_/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.433    10.159    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    13.065 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.065    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/PC_/Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.433ns (69.778%)  route 0.620ns (30.222%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.583     1.620    slc/PC_/Clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  slc/PC_/Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     1.784 f  slc/PC_/Data_Out_reg[13]/Q
                         net (fo=10, routed)          0.119     1.903    slc/PC_/Q[13]
    SLICE_X65Y71         LUT6 (Prop_lut6_I3_O)        0.045     1.948 r  slc/PC_/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.082     2.030    slc/PC_/hex_segB_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I1_O)        0.045     2.075 r  slc/PC_/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.495    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.179     3.673 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.673    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_/Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.413ns (68.690%)  route 0.644ns (31.310%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.585     1.622    slc/PC_/Clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  slc/PC_/Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc/PC_/Data_Out_reg[4]/Q
                         net (fo=11, routed)          0.192     1.955    slc/PC_/Q[4]
    SLICE_X64Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.000 r  slc/PC_/hex_segB_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.122     2.122    slc/PC_/hex_segB_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I4_O)        0.045     2.167 r  slc/PC_/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.498    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     3.680 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.680    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.350ns (64.159%)  route 0.754ns (35.841%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.592     1.629    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.406     2.176    slc/HexA/p_0_in[0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I1_O)        0.045     2.221 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.349     2.570    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     3.734 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.734    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_/Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.396ns (65.410%)  route 0.738ns (34.590%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.585     1.622    slc/PC_/Clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  slc/PC_/Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc/PC_/Data_Out_reg[6]/Q
                         net (fo=11, routed)          0.154     1.917    slc/PC_/Q[6]
    SLICE_X63Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.962 r  slc/PC_/hex_segB_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.137     2.099    slc/PC_/hex_segB_OBUF[5]_inst_i_5_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.144 r  slc/PC_/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.592    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     3.757 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.757    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.395ns (65.327%)  route 0.740ns (34.673%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.585     1.622    slc/PC_/Clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  slc/PC_/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc/PC_/Data_Out_reg[5]/Q
                         net (fo=11, routed)          0.184     1.947    slc/PC_/Q[5]
    SLICE_X64Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.992 r  slc/PC_/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.161     2.153    slc/PC_/hex_segB_OBUF[1]_inst_i_5_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.198 r  slc/PC_/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.594    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     3.757 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.757    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.374ns (63.463%)  route 0.791ns (36.537%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.585     1.622    slc/PC_/Clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  slc/PC_/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc/PC_/Data_Out_reg[5]/Q
                         net (fo=11, routed)          0.176     1.939    slc/PC_/Q[5]
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.984 r  slc/PC_/hex_segB_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.159     2.143    slc/PC_/hex_segB_OBUF[2]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.188 r  slc/PC_/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.457     2.644    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     3.787 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.787    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.371ns (62.399%)  route 0.826ns (37.601%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.592     1.629    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.770 f  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.407     2.177    slc/HexA/p_0_in[0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I0_O)        0.045     2.222 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.419     2.641    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.826 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.826    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_/Data_Out_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.341ns (58.519%)  route 0.951ns (41.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.558     1.595    slc/IR_/Clk_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  slc/IR_/Data_Out_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     1.759 r  slc/IR_/Data_Out_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.951     2.710    lopt_5
    E18                  OBUF (Prop_obuf_I_O)         1.177     3.887 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.887    LED[14]
    E18                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.424ns (62.932%)  route 0.839ns (37.068%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.592     1.629    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.407     2.177    slc/HexA/p_0_in[0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I0_O)        0.044     2.221 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.432     2.653    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.239     3.892 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.892    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_/Data_Out_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.338ns (57.538%)  route 0.988ns (42.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.554     1.591    slc/IR_/Clk_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  slc/IR_/Data_Out_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164     1.755 r  slc/IR_/Data_Out_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.988     2.743    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         1.174     3.917 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.917    LED[15]
    G17                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay           292 Endpoints
Min Delay           292 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/register/R5_/Data_Out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.356ns  (logic 1.316ns (20.713%)  route 5.040ns (79.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         5.040     6.356    slc/register/R5_/Reset_IBUF
    SLICE_X62Y70         FDRE                                         r  slc/register/R5_/Data_Out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.498     4.695    slc/register/R5_/Clk_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  slc/register/R5_/Data_Out_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/register/R4_/Data_Out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.352ns  (logic 1.316ns (20.727%)  route 5.035ns (79.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         5.035     6.352    slc/register/R4_/Reset_IBUF
    SLICE_X63Y70         FDRE                                         r  slc/register/R4_/Data_Out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.498     4.695    slc/register/R4_/Clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  slc/register/R4_/Data_Out_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/register/R4_/Data_Out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.352ns  (logic 1.316ns (20.727%)  route 5.035ns (79.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         5.035     6.352    slc/register/R4_/Reset_IBUF
    SLICE_X63Y70         FDRE                                         r  slc/register/R4_/Data_Out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.498     4.695    slc/register/R4_/Clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  slc/register/R4_/Data_Out_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/register/R4_/Data_Out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.352ns  (logic 1.316ns (20.727%)  route 5.035ns (79.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         5.035     6.352    slc/register/R4_/Reset_IBUF
    SLICE_X63Y70         FDRE                                         r  slc/register/R4_/Data_Out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.498     4.695    slc/register/R4_/Clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  slc/register/R4_/Data_Out_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/register/R3_/Data_Out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.303ns  (logic 1.316ns (20.888%)  route 4.986ns (79.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.986     6.303    slc/register/R3_/Reset_IBUF
    SLICE_X58Y73         FDRE                                         r  slc/register/R3_/Data_Out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.493     4.690    slc/register/R3_/Clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  slc/register/R3_/Data_Out_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/register/R3_/Data_Out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.303ns  (logic 1.316ns (20.888%)  route 4.986ns (79.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.986     6.303    slc/register/R3_/Reset_IBUF
    SLICE_X58Y73         FDRE                                         r  slc/register/R3_/Data_Out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.493     4.690    slc/register/R3_/Clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  slc/register/R3_/Data_Out_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/register/R4_/Data_Out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 1.316ns (20.902%)  route 4.982ns (79.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.982     6.298    slc/register/R4_/Reset_IBUF
    SLICE_X59Y73         FDRE                                         r  slc/register/R4_/Data_Out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.493     4.690    slc/register/R4_/Clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  slc/register/R4_/Data_Out_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/register/R2_/Data_Out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.267ns  (logic 1.316ns (21.005%)  route 4.951ns (78.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.951     6.267    slc/register/R2_/Reset_IBUF
    SLICE_X58Y71         FDRE                                         r  slc/register/R2_/Data_Out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.496     4.693    slc/register/R2_/Clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  slc/register/R2_/Data_Out_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/register/R2_/Data_Out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.267ns  (logic 1.316ns (21.005%)  route 4.951ns (78.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.951     6.267    slc/register/R2_/Reset_IBUF
    SLICE_X58Y71         FDRE                                         r  slc/register/R2_/Data_Out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.496     4.693    slc/register/R2_/Clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  slc/register/R2_/Data_Out_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/register/R2_/Data_Out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.267ns  (logic 1.316ns (21.005%)  route 4.951ns (78.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         4.951     6.267    slc/register/R2_/Reset_IBUF
    SLICE_X58Y71         FDRE                                         r  slc/register/R2_/Data_Out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.496     4.693    slc/register/R2_/Clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  slc/register/R2_/Data_Out_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Continue
                            (input port)
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.402ns (53.033%)  route 0.356ns (46.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  Continue (IN)
                         net (fo=0)                   0.000     0.000    Continue
    G2                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  Continue_IBUF_inst/O
                         net (fo=1, routed)           0.356     0.759    button_sync[0]/Continue_IBUF
    SLICE_X64Y60         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.861     2.284    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  button_sync[0]/q_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.394ns (48.022%)  route 0.426ns (51.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         0.426     0.820    slc/HexA/Reset_IBUF
    SLICE_X63Y56         FDRE                                         r  slc/HexA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.863     2.286    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  slc/HexA/counter_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.394ns (48.022%)  route 0.426ns (51.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         0.426     0.820    slc/HexA/Reset_IBUF
    SLICE_X63Y56         FDRE                                         r  slc/HexA/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.863     2.286    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  slc/HexA/counter_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.394ns (48.022%)  route 0.426ns (51.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         0.426     0.820    slc/HexA/Reset_IBUF
    SLICE_X63Y56         FDRE                                         r  slc/HexA/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.863     2.286    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  slc/HexA/counter_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.394ns (48.022%)  route 0.426ns (51.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         0.426     0.820    slc/HexA/Reset_IBUF
    SLICE_X63Y56         FDRE                                         r  slc/HexA/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.863     2.286    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  slc/HexA/counter_reg[3]/C

Slack:                    inf
  Source:                 Run
                            (input port)
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.399ns (48.095%)  route 0.430ns (51.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Run (IN)
                         net (fo=0)                   0.000     0.000    Run
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  Run_IBUF_inst/O
                         net (fo=1, routed)           0.430     0.829    button_sync[1]/Run_IBUF
    SLICE_X64Y59         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.862     2.285    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  button_sync[1]/q_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.394ns (44.455%)  route 0.492ns (55.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         0.492     0.885    slc/HexA/Reset_IBUF
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.862     2.285    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.394ns (44.455%)  route 0.492ns (55.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         0.492     0.885    slc/HexA/Reset_IBUF
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.862     2.285    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.394ns (44.455%)  route 0.492ns (55.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         0.492     0.885    slc/HexA/Reset_IBUF
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.862     2.285    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.394ns (44.455%)  route 0.492ns (55.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=292, routed)         0.492     0.885    slc/HexA/Reset_IBUF
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.862     2.285    slc/HexA/Clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  slc/HexA/counter_reg[7]/C





