INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link
	Log files: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary, at Tue Jan 30 21:34:07 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html', at Tue Jan 30 21:34:07 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [21:34:11] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo -keep --config /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [21:34:25] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/hw.hpfm -clkid 0 -ip /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/iprepo/xilinx_com_hls_alveo_hls4ml_1_0,alveo_hls4ml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [21:34:43] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 199506 ; free virtual = 462539
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [21:34:43] cfgen started: /tools/Xilinx/Vitis/2022.2/bin/cfgen  -nk alveo_hls4ml:3:alveo_hls4ml_0,alveo_hls4ml_1,alveo_hls4ml_2 -slr alveo_hls4ml_0:SLR0 -slr alveo_hls4ml_1:SLR1 -slr alveo_hls4ml_2:SLR2 -sp alveo_hls4ml_0.in:HBM[0:3] -sp alveo_hls4ml_0.out:HBM[4:7] -sp alveo_hls4ml_1.in:HBM[8:11] -sp alveo_hls4ml_1.out:HBM[12:15] -sp alveo_hls4ml_2.in:HBM[16:19] -sp alveo_hls4ml_2.out:HBM[20:23] -dpa_mem_offload false -dmclkid 0 -r /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml, num: 3  {alveo_hls4ml_0 alveo_hls4ml_1 alveo_hls4ml_2}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_0, k_port: in, sptag: HBM[0:3]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_0, k_port: out, sptag: HBM[4:7]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: in, sptag: HBM[8:11]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: out, sptag: HBM[12:15]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: in, sptag: HBM[16:19]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: out, sptag: HBM[20:23]
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: alveo_hls4ml_0, SLR: SLR0
INFO: [CFGEN 83-0]   instance: alveo_hls4ml_1, SLR: SLR1
INFO: [CFGEN 83-0]   instance: alveo_hls4ml_2, SLR: SLR2
INFO: [SYSTEM_LINK 82-37] [21:34:54] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 199663 ; free virtual = 462543
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [21:34:54] cf2bd started: /tools/Xilinx/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [21:35:03] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 199326 ; free virtual = 462549
INFO: [v++ 60-1441] [21:35:03] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 456.680 ; gain = 0.000 ; free physical = 199382 ; free virtual = 462606
INFO: [v++ 60-1443] [21:35:04] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -rtd /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw.rtd -nofilter /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw_full.rtd -xclbin /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [21:35:12] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 456.680 ; gain = 0.000 ; free physical = 199234 ; free virtual = 462594
INFO: [v++ 60-1443] [21:35:12] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [21:35:13] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.26 . Memory (MB): peak = 456.680 ; gain = 0.000 ; free physical = 199196 ; free virtual = 462576
INFO: [v++ 60-1443] [21:35:13] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s --remote_ip_cache /home/ayvol/accelerator_wrapper/.ipcache --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --log_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link --report_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link --config /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/vplConfig.ini -k /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link --no-info --iprepo /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 --messageDb /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link/vpl.pb /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link

****** vpl v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.2
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform
[21:35:39] Run vpl: Step create_project: Started
Creating Vivado project.
[21:35:59] Run vpl: Step create_project: Completed
[21:35:59] Run vpl: Step create_bd: Started
[21:37:16] Run vpl: Step create_bd: RUNNING...
[21:38:31] Run vpl: Step create_bd: RUNNING...
[21:39:22] Run vpl: Step create_bd: Completed
[21:39:22] Run vpl: Step update_bd: Started
[21:39:23] Run vpl: Step update_bd: Completed
[21:39:23] Run vpl: Step generate_target: Started
[21:40:38] Run vpl: Step generate_target: RUNNING...
[21:41:53] Run vpl: Step generate_target: RUNNING...
[21:43:09] Run vpl: Step generate_target: RUNNING...
[21:44:24] Run vpl: Step generate_target: RUNNING...
[21:44:25] Run vpl: Step generate_target: Completed
[21:44:25] Run vpl: Step config_hw_runs: Started
[21:44:46] Run vpl: Step config_hw_runs: Completed
[21:44:46] Run vpl: Step synth: Started
[21:45:17] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[21:45:47] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[21:46:18] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[21:46:48] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[21:47:19] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[21:47:49] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[21:48:19] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[21:48:33] Run vpl: Step synth: Completed
[21:48:33] Run vpl: Step impl: Started
[22:03:38] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 28m 22s 

[22:03:38] Starting logic optimization..
[22:05:38] Phase 1 Retarget
[22:05:38] Phase 2 Constant propagation
[22:06:08] Phase 3 Sweep
[22:06:38] Phase 4 BUFG optimization
[22:06:38] Phase 5 Shift Register Optimization
[22:07:08] Phase 6 Post Processing Netlist
[22:08:39] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 01s 

[22:08:39] Starting logic placement..
[22:09:09] Phase 1 Placer Initialization
[22:09:09] Phase 1.1 Placer Initialization Netlist Sorting
[22:12:40] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[22:14:10] Phase 1.3 Build Placer Netlist Model
[22:17:41] Phase 1.4 Constrain Clocks/Macros
[22:18:11] Phase 2 Global Placement
[22:18:11] Phase 2.1 Floorplanning
[22:18:42] Phase 2.1.1 Partition Driven Placement
[22:18:42] Phase 2.1.1.1 PBP: Partition Driven Placement
[22:19:12] Phase 2.1.1.2 PBP: Clock Region Placement
[22:20:12] Phase 2.1.1.3 PBP: Discrete Incremental
[22:20:43] Phase 2.1.1.4 PBP: Compute Congestion
[22:20:43] Phase 2.1.1.5 PBP: Macro Placement
[22:21:13] Phase 2.1.1.6 PBP: UpdateTiming
[22:21:13] Phase 2.1.1.7 PBP: Add part constraints
[22:21:43] Phase 2.2 Physical Synthesis After Floorplan
[22:21:43] Phase 2.3 Update Timing before SLR Path Opt
[22:21:43] Phase 2.4 Post-Processing in Floorplanning
[22:21:43] Phase 2.5 Global Placement Core
[22:29:48] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[22:30:18] Phase 2.5.2 Physical Synthesis In Placer
[22:33:50] Phase 3 Detail Placement
[22:34:20] Phase 3.1 Commit Multi Column Macros
[22:34:20] Phase 3.2 Commit Most Macros & LUTRAMs
[22:35:51] Phase 3.3 Small Shape DP
[22:35:51] Phase 3.3.1 Small Shape Clustering
[22:36:21] Phase 3.3.2 Flow Legalize Slice Clusters
[22:36:21] Phase 3.3.3 Slice Area Swap
[22:36:21] Phase 3.3.3.1 Slice Area Swap Initial
[22:37:22] Phase 3.4 Place Remaining
[22:37:22] Phase 3.5 Re-assign LUT pins
[22:37:52] Phase 3.6 Pipeline Register Optimization
[22:37:52] Phase 3.7 Fast Optimization
[22:38:52] Phase 4 Post Placement Optimization and Clean-Up
[22:38:52] Phase 4.1 Post Commit Optimization
[22:41:24] Phase 4.1.1 Post Placement Optimization
[22:41:54] Phase 4.1.1.1 BUFG Insertion
[22:41:54] Phase 1 Physical Synthesis Initialization
[22:42:24] Phase 4.1.1.2 BUFG Replication
[22:42:24] Phase 4.1.1.3 Post Placement Timing Optimization
[22:50:29] Phase 4.1.1.4 Replication
[22:51:59] Phase 4.2 Post Placement Cleanup
[22:52:30] Phase 4.3 Placer Reporting
[22:52:30] Phase 4.3.1 Print Estimated Congestion
[22:52:30] Phase 4.4 Final Placement Cleanup
[23:04:36] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 55m 57s 

[23:04:36] Starting logic routing..
[23:05:37] Phase 1 Build RT Design
[23:08:39] Phase 2 Router Initialization
[23:08:39] Phase 2.1 Fix Topology Constraints
[23:08:39] Phase 2.2 Pre Route Cleanup
[23:09:09] Phase 2.3 Global Clock Net Routing
[23:09:39] Phase 2.4 Update Timing
[23:13:12] Phase 2.5 Update Timing for Bus Skew
[23:13:12] Phase 2.5.1 Update Timing
[23:14:12] Phase 3 Initial Routing
[23:14:12] Phase 3.1 Global Routing
[23:15:43] Phase 4 Rip-up And Reroute
[23:15:43] Phase 4.1 Global Iteration 0
[23:24:48] Phase 4.2 Global Iteration 1
[23:27:19] Phase 4.3 Global Iteration 2
[23:30:21] Phase 4.4 Global Iteration 3
[23:34:23] Phase 4.5 Global Iteration 4
[23:34:54] Phase 5 Delay and Skew Optimization
[23:34:54] Phase 5.1 Delay CleanUp
[23:34:54] Phase 5.1.1 Update Timing
[23:35:54] Phase 5.1.2 Update Timing
[23:36:55] Phase 5.1.3 Update Timing
[23:38:26] Phase 5.2 Clock Skew Optimization
[23:38:26] Phase 6 Post Hold Fix
[23:38:26] Phase 6.1 Hold Fix Iter
[23:38:26] Phase 6.1.1 Update Timing
[23:39:56] Phase 7 Leaf Clock Prog Delay Opt
[23:42:28] Phase 7.1 Delay CleanUp
[23:42:28] Phase 7.1.1 Update Timing
[23:43:28] Phase 7.1.2 Update Timing
[23:44:29] Phase 7.1.3 Update Timing
[23:45:30] Phase 7.2 Hold Fix Iter
[23:45:30] Phase 7.2.1 Update Timing
[23:47:01] Phase 7.3 Additional Hold Fix
[23:49:32] Phase 8 Route finalize
[23:49:32] Phase 9 Verifying routed nets
[23:50:02] Phase 10 Depositing Routes
[23:50:32] Phase 11 Resolve XTalk
[23:51:03] Phase 12 Post Router Timing
[23:52:34] Phase 13 Physical Synthesis in Router
[23:52:34] Phase 13.1 Physical Synthesis Initialization
[23:54:04] Phase 13.2 Critical Path Optimization
[23:55:05] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 50m 28s 

[23:55:05] Starting bitstream generation..
[00:08:43] Creating bitmap...
[00:22:51] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[00:22:51] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 27m 45s 
WARNING: [ACCELERATOR-SLR-01] The compute unit alveo_hls4ml_1 is located in SLR1 while its port alveo_hls4ml_1/m_axi_gmem0 is connected to a memory in SLR0.
WARNING: [ACCELERATOR-SLR-01] The compute unit alveo_hls4ml_1 is located in SLR1 while its port alveo_hls4ml_1/m_axi_gmem1 is connected to a memory in SLR0.
WARNING: [ACCELERATOR-SLR-01] The compute unit alveo_hls4ml_2 is located in SLR2 while its port alveo_hls4ml_2/m_axi_gmem0 is connected to a memory in SLR0.
WARNING: [ACCELERATOR-SLR-01] The compute unit alveo_hls4ml_2 is located in SLR2 while its port alveo_hls4ml_2/m_axi_gmem1 is connected to a memory in SLR0.
Check VPL, containing 1 checks, has run: 0 errors, 4 warning violations
[00:23:45] Run vpl: Step impl: Completed
[00:23:45] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [00:23:46] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:05 ; elapsed = 02:48:33 . Memory (MB): peak = 456.680 ; gain = 0.000 ; free physical = 190924 ; free virtual = 457196
INFO: [v++ 60-1443] [00:23:47] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 235
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/address_map.xml -sdsl /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -xclbin /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -rtd /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [00:24:04] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 456.680 ; gain = 0.000 ; free physical = 193946 ; free virtual = 460231
INFO: [v++ 60-1443] [00:24:04] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd --append-section :JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd --add-section BUILD_METADATA:JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml --add-section SYSTEM_METADATA:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 63175526 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2638 bytes
Format : JSON
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 324521 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 48668 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (63583918 bytes) to the output file: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [00:24:07] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:03 . Memory (MB): peak = 456.680 ; gain = 0.000 ; free physical = 193855 ; free virtual = 460259
INFO: [v++ 60-1443] [00:24:07] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.info --input /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [00:24:08] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.57 . Memory (MB): peak = 456.680 ; gain = 0.000 ; free physical = 193770 ; free virtual = 460181
INFO: [v++ 60-1443] [00:24:08] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [00:24:08] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 456.680 ; gain = 0.000 ; free physical = 193789 ; free virtual = 460181
INFO: [v++ 60-2331] SLR0 was specfied for compute unit alveo_hls4ml_0, and verified as such in implementation.
INFO: [v++ 60-2331] SLR1 was specfied for compute unit alveo_hls4ml_1, and verified as such in implementation.
INFO: [v++ 60-2331] SLR2 was specfied for compute unit alveo_hls4ml_2, and verified as such in implementation.
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/system_estimate_alveo_hls4ml.xtxt
INFO: [v++ 60-586] Created /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.ltx
INFO: [v++ 60-586] Created build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html
	Timing Report: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/vivado.log
	Steps Log File: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 50m 11s
INFO: [v++ 60-1653] Closing dispatch client.
