#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug  2 12:07:37 2020
# Process ID: 11548
# Current directory: C:/Users/kxdn/Desktop/DA_ZYNQ-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7428 C:\Users\kxdn\Desktop\DA_ZYNQ-master\dds_1.xpr
# Log file: C:/Users/kxdn/Desktop/DA_ZYNQ-master/vivado.log
# Journal file: C:/Users/kxdn/Desktop/DA_ZYNQ-master\vivado.jou
#-----------------------------------------------------------start_gui
open_project C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.xpr
SScanning sources...FFinished scanning sourcesWWARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'e:/soft_projects/fpga_minist/code/mnist_fpga-master/mnist_fpga-master/ipcore_dir'.INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/soft_projects/fpga_minist/code/mnist_fpga-master/mnist_fpga-master/ipcore_dir'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.srcs/sources_1/ip'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.srcs/sources_1/ip/dds_addr'. The path is contained within another repository.
IINFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.srcs/sources_1'.IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 878.078 ; gain = 230.910
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Aug  2 12:09:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.srcs/sources_1/ip/rom/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.ip_user_files/ipstatic/dds_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.srcs/sources_1/ip/dds_addr_0/sim/dds_addr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_addr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.srcs/sources_1/new/dds_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.srcs/sim_1/new/dds_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim'
"xelab -wto 899197c7e3504f40b813b8725fd38241 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_testbench_behav xil_defaultlib.dds_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899197c7e3504f40b813b8725fd38241 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_testbench_behav xil_defaultlib.dds_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dds_addr
Compiling module xil_defaultlib.dds_addr_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds_main
Compiling module xil_defaultlib.dds_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dds_testbench_behav -key {Behavioral:sim_1:Functional:dds_testbench} -tclbatch {dds_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source dds_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_testbench.dds_dut.rom_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dds_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 961.047 ; gain = 28.902
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 961.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dds_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dds_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.srcs/sources_1/ip/rom/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.ip_user_files/ipstatic/dds_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.srcs/sources_1/ip/dds_addr_0/sim/dds_addr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_addr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.srcs/sources_1/new/dds_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.srcs/sim_1/new/dds_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim'
"xelab -wto 899197c7e3504f40b813b8725fd38241 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_testbench_behav xil_defaultlib.dds_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899197c7e3504f40b813b8725fd38241 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_testbench_behav xil_defaultlib.dds_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dds_addr
Compiling module xil_defaultlib.dds_addr_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dds_main
Compiling module xil_defaultlib.dds_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kxdn/Desktop/DA_ZYNQ-master/dds_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dds_testbench_behav -key {Behavioral:sim_1:Functional:dds_testbench} -tclbatch {dds_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source dds_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dds_testbench.dds_dut.rom_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dds_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 995.074 ; gain = 16.281
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug  2 12:12:46 2020...
