// Seed: 1646055555
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output wor id_2,
    output tri id_3
);
  assign id_1 = id_0;
endmodule
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire module_1,
    input wor id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input uwire id_8,
    output tri id_9,
    output tri id_10,
    input wor id_11,
    input tri0 id_12,
    output tri id_13
);
  always @(*) begin
    assign id_10 = 1;
  end
  tri id_15 = 1;
  module_0(
      id_8, id_10, id_13, id_9
  );
  always force id_10 = ~id_1;
endmodule
