

================================================================
== Vivado HLS Report for 'p_bsf32_hw'
================================================================
* Date:           Thu Apr 17 09:00:20 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        oil_plainc_hls
* Solution:       solution_kintex7
* Product family: kintex7 kintex7_fpv6 
* Target device:  xc7k325tffg676-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   1.00|      0.88|        0.13|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.88ns
ST_1: bus_read [1/1] 0.00ns
.preheader.0:0  %bus_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bus_r)

ST_1: tmp [1/1] 0.00ns
.preheader.0:1  %tmp = trunc i32 %bus_read to i1

ST_1: stg_5 [1/1] 0.88ns
.preheader.0:2  br i1 %tmp, label %.loopexit, label %.preheader.1

ST_1: tmp_7 [1/1] 0.00ns
.preheader.1:0  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 1)

ST_1: stg_7 [1/1] 0.88ns
.preheader.1:1  br i1 %tmp_7, label %.loopexit, label %.preheader.2

ST_1: tmp_8 [1/1] 0.00ns
.preheader.2:0  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 2)

ST_1: stg_9 [1/1] 0.88ns
.preheader.2:1  br i1 %tmp_8, label %.loopexit, label %.preheader.3

ST_1: tmp_9 [1/1] 0.00ns
.preheader.3:0  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 3)

ST_1: stg_11 [1/1] 0.88ns
.preheader.3:1  br i1 %tmp_9, label %.loopexit, label %.preheader.4

ST_1: tmp_10 [1/1] 0.00ns
.preheader.4:0  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 4)

ST_1: stg_13 [1/1] 0.88ns
.preheader.4:1  br i1 %tmp_10, label %.loopexit, label %.preheader.5

ST_1: tmp_11 [1/1] 0.00ns
.preheader.5:0  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 5)

ST_1: stg_15 [1/1] 0.88ns
.preheader.5:1  br i1 %tmp_11, label %.loopexit, label %.preheader.6

ST_1: tmp_12 [1/1] 0.00ns
.preheader.6:0  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 6)

ST_1: stg_17 [1/1] 0.88ns
.preheader.6:1  br i1 %tmp_12, label %.loopexit, label %.preheader.7

ST_1: tmp_13 [1/1] 0.00ns
.preheader.7:0  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 7)

ST_1: stg_19 [1/1] 0.88ns
.preheader.7:1  br i1 %tmp_13, label %.loopexit, label %.preheader.8

ST_1: tmp_14 [1/1] 0.00ns
.preheader.8:0  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 8)

ST_1: stg_21 [1/1] 0.88ns
.preheader.8:1  br i1 %tmp_14, label %.loopexit, label %.preheader.9

ST_1: tmp_15 [1/1] 0.00ns
.preheader.9:0  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 9)

ST_1: stg_23 [1/1] 0.88ns
.preheader.9:1  br i1 %tmp_15, label %.loopexit, label %.preheader.10

ST_1: tmp_16 [1/1] 0.00ns
.preheader.10:0  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 10)

ST_1: stg_25 [1/1] 0.88ns
.preheader.10:1  br i1 %tmp_16, label %.loopexit, label %.preheader.11

ST_1: tmp_17 [1/1] 0.00ns
.preheader.11:0  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 11)

ST_1: stg_27 [1/1] 0.88ns
.preheader.11:1  br i1 %tmp_17, label %.loopexit, label %.preheader.12

ST_1: tmp_18 [1/1] 0.00ns
.preheader.12:0  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 12)

ST_1: stg_29 [1/1] 0.88ns
.preheader.12:1  br i1 %tmp_18, label %.loopexit, label %.preheader.13

ST_1: tmp_19 [1/1] 0.00ns
.preheader.13:0  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 13)

ST_1: stg_31 [1/1] 0.88ns
.preheader.13:1  br i1 %tmp_19, label %.loopexit, label %.preheader.14

ST_1: tmp_20 [1/1] 0.00ns
.preheader.14:0  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 14)

ST_1: stg_33 [1/1] 0.88ns
.preheader.14:1  br i1 %tmp_20, label %.loopexit, label %.preheader.15

ST_1: tmp_21 [1/1] 0.00ns
.preheader.15:0  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 15)

ST_1: stg_35 [1/1] 0.88ns
.preheader.15:1  br i1 %tmp_21, label %.loopexit, label %.preheader.16

ST_1: tmp_22 [1/1] 0.00ns
.preheader.16:0  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 16)

ST_1: stg_37 [1/1] 0.88ns
.preheader.16:1  br i1 %tmp_22, label %.loopexit, label %.preheader.17

ST_1: tmp_23 [1/1] 0.00ns
.preheader.17:0  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 17)

ST_1: stg_39 [1/1] 0.88ns
.preheader.17:1  br i1 %tmp_23, label %.loopexit, label %.preheader.18

ST_1: tmp_24 [1/1] 0.00ns
.preheader.18:0  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 18)

ST_1: stg_41 [1/1] 0.88ns
.preheader.18:1  br i1 %tmp_24, label %.loopexit, label %.preheader.19

ST_1: tmp_25 [1/1] 0.00ns
.preheader.19:0  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 19)

ST_1: stg_43 [1/1] 0.88ns
.preheader.19:1  br i1 %tmp_25, label %.loopexit, label %.preheader.20

ST_1: tmp_26 [1/1] 0.00ns
.preheader.20:0  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 20)

ST_1: stg_45 [1/1] 0.88ns
.preheader.20:1  br i1 %tmp_26, label %.loopexit, label %.preheader.21

ST_1: tmp_27 [1/1] 0.00ns
.preheader.21:0  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 21)

ST_1: stg_47 [1/1] 0.88ns
.preheader.21:1  br i1 %tmp_27, label %.loopexit, label %.preheader.22

ST_1: tmp_28 [1/1] 0.00ns
.preheader.22:0  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 22)

ST_1: stg_49 [1/1] 0.88ns
.preheader.22:1  br i1 %tmp_28, label %.loopexit, label %.preheader.23

ST_1: tmp_29 [1/1] 0.00ns
.preheader.23:0  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 23)

ST_1: stg_51 [1/1] 0.88ns
.preheader.23:1  br i1 %tmp_29, label %.loopexit, label %.preheader.24

ST_1: tmp_30 [1/1] 0.00ns
.preheader.24:0  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 24)

ST_1: stg_53 [1/1] 0.88ns
.preheader.24:1  br i1 %tmp_30, label %.loopexit, label %.preheader.25

ST_1: tmp_31 [1/1] 0.00ns
.preheader.25:0  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 25)

ST_1: stg_55 [1/1] 0.88ns
.preheader.25:1  br i1 %tmp_31, label %.loopexit, label %.preheader.26

ST_1: tmp_32 [1/1] 0.00ns
.preheader.26:0  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 26)

ST_1: stg_57 [1/1] 0.88ns
.preheader.26:1  br i1 %tmp_32, label %.loopexit, label %.preheader.27

ST_1: tmp_33 [1/1] 0.00ns
.preheader.27:0  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 27)

ST_1: stg_59 [1/1] 0.88ns
.preheader.27:1  br i1 %tmp_33, label %.loopexit, label %.preheader.28

ST_1: tmp_34 [1/1] 0.00ns
.preheader.28:0  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 28)

ST_1: stg_61 [1/1] 0.88ns
.preheader.28:1  br i1 %tmp_34, label %.loopexit, label %.preheader.29

ST_1: tmp_35 [1/1] 0.00ns
.preheader.29:0  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 29)

ST_1: stg_63 [1/1] 0.88ns
.preheader.29:1  br i1 %tmp_35, label %.loopexit, label %.preheader.30

ST_1: tmp_36 [1/1] 0.00ns
.preheader.30:0  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 30)

ST_1: stg_65 [1/1] 0.88ns
.preheader.30:1  br i1 %tmp_36, label %.loopexit, label %.preheader.31


 <State 2>: 0.82ns
ST_2: p_s [1/1] 0.00ns
.loopexit:0  %p_s = phi i5 [ 0, %.preheader.0 ], [ 1, %.preheader.1 ], [ 2, %.preheader.2 ], [ 3, %.preheader.3 ], [ 4, %.preheader.4 ], [ 5, %.preheader.5 ], [ 6, %.preheader.6 ], [ 7, %.preheader.7 ], [ 8, %.preheader.8 ], [ 9, %.preheader.9 ], [ 10, %.preheader.10 ], [ 11, %.preheader.11 ], [ 12, %.preheader.12 ], [ 13, %.preheader.13 ], [ 14, %.preheader.14 ], [ 15, %.preheader.15 ], [ -16, %.preheader.16 ], [ -15, %.preheader.17 ], [ -14, %.preheader.18 ], [ -13, %.preheader.19 ], [ -12, %.preheader.20 ], [ -11, %.preheader.21 ], [ -10, %.preheader.22 ], [ -9, %.preheader.23 ], [ -8, %.preheader.24 ], [ -7, %.preheader.25 ], [ -6, %.preheader.26 ], [ -5, %.preheader.27 ], [ -4, %.preheader.28 ], [ -3, %.preheader.29 ], [ -2, %.preheader.30 ]

ST_2: stg_67 [1/1] 0.82ns
.loopexit:1  br label %.preheader.31

ST_2: merge [1/1] 0.00ns
.preheader.31:0  %merge = phi i5 [ -1, %.preheader.30 ], [ %p_s, %.loopexit ]

ST_2: stg_69 [1/1] 0.00ns
.preheader.31:1  ret i5 %merge



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
