Analysis & Synthesis report for PIPELINE
Sun Jul 23 16:50:19 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Source assignments for X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated
 12. Source assignments for X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated
 13. Parameter Settings for User Entity Instance: ULA:ULA_inst
 14. Parameter Settings for User Entity Instance: X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1
 15. Parameter Settings for User Entity Instance: X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "MD:MD_inst"
 18. Port Connectivity Checks: "Mux21:MUX3_inst"
 19. Port Connectivity Checks: "Mux21PC:MUX1_inst"
 20. Port Connectivity Checks: "MI:MI_inst"
 21. Port Connectivity Checks: "PC:PC_inst"
 22. Port Connectivity Checks: "Controle:Controle_inst"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jul 23 16:50:19 2023       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; PIPELINE                                    ;
; Top-level Entity Name           ; PIPELINE                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; PIPELINE           ; PIPELINE           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; PIPELINE.vhd                     ; yes             ; User VHDL File               ; D:/projects/Pipeline_RISCV/PIPELINE.vhd                                      ;         ;
; X_REG.vhd                        ; yes             ; User VHDL File               ; D:/projects/Pipeline_RISCV/X_REG.vhd                                         ;         ;
; genImm32.vhd                     ; yes             ; User VHDL File               ; D:/projects/Pipeline_RISCV/genImm32.vhd                                      ;         ;
; PC.vhd                           ; yes             ; User VHDL File               ; D:/projects/Pipeline_RISCV/PC.vhd                                            ;         ;
; MD.vhd                           ; yes             ; User VHDL File               ; D:/projects/Pipeline_RISCV/MD.vhd                                            ;         ;
; MI.vhd                           ; yes             ; User VHDL File               ; D:/projects/Pipeline_RISCV/MI.vhd                                            ;         ;
; Mux21.vhd                        ; yes             ; User VHDL File               ; D:/projects/Pipeline_RISCV/Mux21.vhd                                         ;         ;
; Controle.vhd                     ; yes             ; User VHDL File               ; D:/projects/Pipeline_RISCV/Controle.vhd                                      ;         ;
; ULA.vhd                          ; yes             ; User VHDL File               ; D:/projects/Pipeline_RISCV/ULA.vhd                                           ;         ;
; Somador8bits.vhd                 ; yes             ; User VHDL File               ; D:/projects/Pipeline_RISCV/Somador8bits.vhd                                  ;         ;
; Mux21PC.vhd                      ; yes             ; User VHDL File               ; D:/projects/Pipeline_RISCV/Mux21PC.vhd                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_u2n1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf                            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |PIPELINE                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |PIPELINE           ; PIPELINE    ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; MEM                                    ; Stuck at VCC due to stuck port data_in ;
; wren                                   ; Lost fanout                            ;
; RegWrite_M                             ; Lost fanout                            ;
; rd_WB[0]                               ; Lost fanout                            ;
; rd_M[0]                                ; Lost fanout                            ;
; rd_WB[1]                               ; Lost fanout                            ;
; rd_M[1]                                ; Lost fanout                            ;
; rd_WB[2]                               ; Lost fanout                            ;
; rd_M[2]                                ; Lost fanout                            ;
; rd_WB[3]                               ; Lost fanout                            ;
; rd_M[3]                                ; Lost fanout                            ;
; rd_WB[4]                               ; Lost fanout                            ;
; rd_M[4]                                ; Lost fanout                            ;
; rs1[0..4]                              ; Lost fanout                            ;
; rs2[0..4]                              ; Lost fanout                            ;
; rd_E[0..4]                             ; Lost fanout                            ;
; EXECUTE                                ; Lost fanout                            ;
; instruction_mi_ctrl_in[0..6]           ; Lost fanout                            ;
; Total Number of Removed Registers = 36 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; rd_WB[0]      ; Lost Fanouts              ; rd_M[0], rd_E[0]                       ;
; rd_WB[1]      ; Lost Fanouts              ; rd_M[1], rd_E[1]                       ;
; rd_WB[2]      ; Lost Fanouts              ; rd_M[2], rd_E[2]                       ;
; rd_WB[3]      ; Lost Fanouts              ; rd_M[3], rd_E[3]                       ;
; rd_WB[4]      ; Lost Fanouts              ; rd_M[4], rd_E[4]                       ;
; MEM           ; Stuck at VCC              ; EXECUTE                                ;
;               ; due to stuck port data_in ;                                        ;
; wren          ; Lost Fanouts              ; RegWrite_M                             ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WSIZE          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
; Entity Instance                           ; X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
+-------------------------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MD:MD_inst"                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_md_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mux21:MUX3_inst"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; sel    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; data1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mux21PC:MUX1_inst"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; data0_pc  ; Input  ; Info     ; Stuck at GND                                                                        ;
; output_pc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MI:MI_inst"                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_mem_in          ; Input  ; Info     ; Stuck at GND                                                                        ;
; instruction_mi_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_initial         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fim                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC:PC_inst"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; pc_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controle:Controle_inst"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; mem2reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Jul 23 16:50:09 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PIPELINE -c PIPELINE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pipeline.vhd
    Info (12022): Found design unit 1: PIPELINE-behavioral File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 15
    Info (12023): Found entity 1: PIPELINE File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file x_reg.vhd
    Info (12022): Found design unit 1: X_REG-main File: D:/projects/Pipeline_RISCV/X_REG.vhd Line: 14
    Info (12023): Found entity 1: X_REG File: D:/projects/Pipeline_RISCV/X_REG.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file genimm32.vhd
    Info (12022): Found design unit 1: genImm32-a File: D:/projects/Pipeline_RISCV/genImm32.vhd Line: 11
    Info (12023): Found entity 1: genImm32 File: D:/projects/Pipeline_RISCV/genImm32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-Behavioral File: D:/projects/Pipeline_RISCV/PC.vhd Line: 14
    Info (12023): Found entity 1: PC File: D:/projects/Pipeline_RISCV/PC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file md.vhd
    Info (12022): Found design unit 1: MD-Behavioral File: D:/projects/Pipeline_RISCV/MD.vhd Line: 18
    Info (12023): Found entity 1: MD File: D:/projects/Pipeline_RISCV/MD.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mi.vhd
    Info (12022): Found design unit 1: MI-Behavioral File: D:/projects/Pipeline_RISCV/MI.vhd Line: 18
    Info (12023): Found entity 1: MI File: D:/projects/Pipeline_RISCV/MI.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux21.vhd
    Info (12022): Found design unit 1: Mux21-Behavioral File: D:/projects/Pipeline_RISCV/Mux21.vhd Line: 14
    Info (12023): Found entity 1: Mux21 File: D:/projects/Pipeline_RISCV/Mux21.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: Controle-behavioral File: D:/projects/Pipeline_RISCV/Controle.vhd Line: 13
    Info (12023): Found entity 1: Controle File: D:/projects/Pipeline_RISCV/Controle.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ULA-ULA_arch File: D:/projects/Pipeline_RISCV/ULA.vhd Line: 14
    Info (12023): Found entity 1: ULA File: D:/projects/Pipeline_RISCV/ULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pipeline_tb.vhd
    Info (12022): Found design unit 1: PIPELINE_TB-behavior File: D:/projects/Pipeline_RISCV/PIPELINE_TB.vhd Line: 7
    Info (12023): Found entity 1: PIPELINE_TB File: D:/projects/Pipeline_RISCV/PIPELINE_TB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somador8bits.vhd
    Info (12022): Found design unit 1: Somador8bits-Behavioral File: D:/projects/Pipeline_RISCV/Somador8bits.vhd Line: 13
    Info (12023): Found entity 1: Somador8bits File: D:/projects/Pipeline_RISCV/Somador8bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux21pc.vhd
    Info (12022): Found design unit 1: Mux21PC-Behavioral File: D:/projects/Pipeline_RISCV/Mux21PC.vhd Line: 14
    Info (12023): Found entity 1: Mux21PC File: D:/projects/Pipeline_RISCV/Mux21PC.vhd Line: 5
Info (12127): Elaborating entity "PIPELINE" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PIPELINE.vhd(118): object "MemRead_md" assigned a value but never read File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 118
Warning (10036): Verilog HDL or VHDL warning at PIPELINE.vhd(118): object "MemWrite_md" assigned a value but never read File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 118
Warning (10036): Verilog HDL or VHDL warning at PIPELINE.vhd(122): object "ALUSrc_WB" assigned a value but never read File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at PIPELINE.vhd(122): object "Branch_WB" assigned a value but never read File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at PIPELINE.vhd(122): object "MemRead_WB" assigned a value but never read File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at PIPELINE.vhd(122): object "MemWrite_WB" assigned a value but never read File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at PIPELINE.vhd(123): object "FIM" assigned a value but never read File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 123
Warning (10541): VHDL Signal Declaration warning at PIPELINE.vhd(118): used implicit default value for signal "FETCH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 118
Warning (10541): VHDL Signal Declaration warning at PIPELINE.vhd(118): used implicit default value for signal "WB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 118
Warning (10036): Verilog HDL or VHDL warning at PIPELINE.vhd(126): object "opcode_ula_WB" assigned a value but never read File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 126
Warning (10541): VHDL Signal Declaration warning at PIPELINE.vhd(127): used implicit default value for signal "data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 127
Warning (10036): Verilog HDL or VHDL warning at PIPELINE.vhd(127): object "output3" assigned a value but never read File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 127
Warning (10036): Verilog HDL or VHDL warning at PIPELINE.vhd(128): object "pc_initial" assigned a value but never read File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 128
Warning (10873): Using initial value X (don't care) for net "data03" at PIPELINE.vhd(127) File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 127
Warning (10873): Using initial value X (don't care) for net "data13" at PIPELINE.vhd(127) File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 127
Warning (10873): Using initial value X (don't care) for net "data0" at PIPELINE.vhd(128) File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 128
Warning (10873): Using initial value X (don't care) for net "pc_mem_in" at PIPELINE.vhd(128) File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 128
Warning (10873): Using initial value X (don't care) for net "pc_out_D" at PIPELINE.vhd(128) File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 128
Warning (10873): Using initial value X (don't care) for net "sel3" at PIPELINE.vhd(123) File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 123
Warning (10873): Using initial value X (don't care) for net "DECODE" at PIPELINE.vhd(124) File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 124
Info (12128): Elaborating entity "Controle" for hierarchy "Controle:Controle_inst" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 134
Warning (10036): Verilog HDL or VHDL warning at Controle.vhd(15): object "ALUOp" assigned a value but never read File: D:/projects/Pipeline_RISCV/Controle.vhd Line: 15
Warning (10631): VHDL Process Statement warning at Controle.vhd(20): inferring latch(es) for signal or variable "Mem2Reg", which holds its previous value in one or more paths through the process File: D:/projects/Pipeline_RISCV/Controle.vhd Line: 20
Info (10041): Inferred latch for "Mem2Reg" at Controle.vhd(20) File: D:/projects/Pipeline_RISCV/Controle.vhd Line: 20
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC_inst" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 145
Info (12128): Elaborating entity "MI" for hierarchy "MI:MI_inst" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 152
Warning (10541): VHDL Signal Declaration warning at MI.vhd(13): used implicit default value for signal "pc_initial" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/projects/Pipeline_RISCV/MI.vhd Line: 13
Warning (10631): VHDL Process Statement warning at MI.vhd(25): inferring latch(es) for signal or variable "end_of_file", which holds its previous value in one or more paths through the process File: D:/projects/Pipeline_RISCV/MI.vhd Line: 25
Warning (10873): Using initial value X (don't care) for net "instruction_mem" at MI.vhd(21) File: D:/projects/Pipeline_RISCV/MI.vhd Line: 21
Info (10041): Inferred latch for "end_of_file" at MI.vhd(44) File: D:/projects/Pipeline_RISCV/MI.vhd Line: 44
Info (12128): Elaborating entity "Somador8bits" for hierarchy "Somador8bits:SUM1_inst" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 161
Info (12128): Elaborating entity "Mux21PC" for hierarchy "Mux21PC:MUX1_inst" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 167
Info (12128): Elaborating entity "Mux21" for hierarchy "Mux21:MUX2_inst" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 176
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ULA_inst" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 191
Info (12128): Elaborating entity "genImm32" for hierarchy "genImm32:IMM_inst" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 199
Info (12128): Elaborating entity "X_REG" for hierarchy "X_REG:X_REG_inst" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 205
Info (12128): Elaborating entity "altsyncram" for hierarchy "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1"
Info (12130): Elaborated megafunction instantiation "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1"
Info (12133): Instantiated megafunction "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf
    Info (12023): Found entity 1: altsyncram_u2n1 File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_u2n1" for hierarchy "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated" File: d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "MD" for hierarchy "MD:MD_inst" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 216
Warning (10631): VHDL Process Statement warning at MD.vhd(39): inferring latch(es) for signal or variable "end_of_file", which holds its previous value in one or more paths through the process File: D:/projects/Pipeline_RISCV/MD.vhd Line: 39
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[0]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 37
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[1]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 65
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[2]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 93
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[3]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 121
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[4]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 149
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[5]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 177
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[6]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 205
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[7]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 233
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[8]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 261
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[9]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 289
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[10]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 317
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[11]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 345
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[12]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 373
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[13]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 401
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[14]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 429
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[15]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 457
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[16]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 485
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[17]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 513
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[18]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 541
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[19]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 569
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[20]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 597
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[21]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 625
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[22]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 653
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[23]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 681
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[24]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 709
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[25]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 737
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[26]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 765
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[27]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 793
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[28]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 821
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[29]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 849
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[30]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 877
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|q_b[31]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 905
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[0]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 37
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[1]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 65
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[2]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 93
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[3]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 121
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[4]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 149
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[5]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 177
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[6]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 205
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[7]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 233
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[8]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 261
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[9]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 289
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[10]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 317
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[11]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 345
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[12]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 373
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[13]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 401
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[14]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 429
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[15]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 457
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[16]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 485
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[17]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 513
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[18]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 541
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[19]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 569
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[20]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 597
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[21]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 625
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[22]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 653
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[23]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 681
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[24]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 709
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[25]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 737
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[26]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 765
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[27]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 793
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[28]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 821
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[29]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 849
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[30]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 877
        Warning (14320): Synthesized away node "X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|q_b[31]" File: D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf Line: 905
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 7
    Warning (15610): No output dependent on input pin "reset" File: D:/projects/Pipeline_RISCV/PIPELINE.vhd Line: 8
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Sun Jul 23 16:50:19 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:19


