Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  9 20:00:56 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   671 |
|    Minimum number of control sets                        |   671 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2619 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   671 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |   162 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |   483 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              55 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |           14352 |         5718 |
| Yes          | No                    | Yes                    |             230 |           99 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal      |                        Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_clk_gene/inst/clk_50 |                                                             | reset_IBUF       |                1 |              1 |         1.00 |
|  tick_BUFG              |                                                             | reset_IBUF       |                1 |              3 |         3.00 |
|  i_reg_reg[2]_i_2_n_0   |                                                             | reset_IBUF       |                1 |              3 |         3.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[119][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[72][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[51][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[55][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[57][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[64][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[79][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[69][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[81][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[82][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[83][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[98][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[90][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[8][5]_i_1_n_0              |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[93][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[94][5]_i_1_n_0             |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[92][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[97][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[96][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[9][5]_i_1_n_0              |                  |                3 |              4 |         1.33 |
|  i_reg_reg[2]_i_2_n_0   | U_top_SCCB_R/U_SCCB/state[3]_i_1__0_n_0                     | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[112][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[95][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[89][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  tick_BUFG              | U_top_SCCB_L/U_SCCB/state[3]_i_1_n_0                        | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[99][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[103][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[88][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[109][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[110][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[10][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[108][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[113][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[107][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[114][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[115][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[116][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[117][5]_i_1_n_0            |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[102][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[0][5]_i_1_n_0              |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[105][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[106][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[111][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[91][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[101][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[104][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[100][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[126][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[129][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[12][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[124][5]_i_1_n_0            |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[137][5]_i_1_n_0            |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[127][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[132][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[139][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[136][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[140][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[138][5]_i_1_n_0            |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[143][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[123][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[144][5]_i_1_n_0            |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[145][5]_i_1_n_0            |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[120][5]_i_1_n_0            |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[147][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[13][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[131][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[125][5]_i_1_n_0            |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[141][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[149][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[14][5]_i_1_n_0             |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[142][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[146][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[148][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[130][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[118][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[128][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[134][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[150][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[122][5]_i_1_n_0            |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[135][5]_i_1_n_0            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[78][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[11][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[121][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[133][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[32][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[37][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[40][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[18][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[19][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[35][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[20][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[157][5]_i_1_n_0            |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[3][5]_i_1_n_0              |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[153][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[30][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[29][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[41][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[42][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[15][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[154][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[28][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[39][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[43][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[36][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[156][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[27][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[38][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[2][5]_i_1_n_0              |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[33][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[34][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[21][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[44][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[159][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[22][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[1][5]_i_1_n_0              |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[152][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[158][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[16][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[17][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[23][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[24][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[26][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[151][5]_i_1_n_0            |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[155][5]_i_1_n_0            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[25][5]_i_1_n_0             |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[31][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[84][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[85][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[86][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[87][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[60][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[46][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[47][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[49][5]_i_1_n_0             |                  |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[53][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[56][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[5][5]_i_1_n_0              |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[66][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[67][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[54][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[68][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[6][5]_i_1_n_0              |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[76][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[80][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[77][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[7][5]_i_1_n_0              |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[74][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[70][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[48][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[4][5]_i_1_n_0              |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[59][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[52][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[61][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[62][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[58][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[45][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[63][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[71][5]_i_1_n_0             |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[73][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[75][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[50][5]_i_1_n_0             |                  |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/temp_mem[65][5]_i_1_n_0             |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG          | U_top_SCCB_L/U_SCCB/counter_reg[6]_i_1_n_0                  | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG          | U_top_SCCB_L/U_SCCB/stop_counter_reg[6]_i_1_n_0             | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG          | U_top_SCCB_R/U_SCCB/counter_reg[6]_i_1__0_n_0               | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG          | U_top_SCCB_R/U_SCCB/stop_counter_reg[6]_i_1__0_n_0          | reset_IBUF       |                3 |              7 |         2.33 |
|  i_reg_reg[2]_i_2_n_0   | U_top_SCCB_R/U_SCCB/ip_addr_reg[7]_i_1__0_n_0               | reset_IBUF       |                1 |              7 |         7.00 |
|  tick_BUFG              | U_top_SCCB_L/U_SCCB/ip_addr_reg[7]_i_1_n_0                  | reset_IBUF       |                2 |              7 |         3.50 |
|  ov7670_pclk2_IBUF_BUFG | U_OV7670_SetDataRight/v_counter_reg[7]_i_1__0_n_0           | reset_IBUF       |                3 |              8 |         2.67 |
|  ov7670_pclk2_IBUF_BUFG | U_OV7670_SetDataRight/temp_reg[7]_i_1__0_n_0                | reset_IBUF       |                1 |              8 |         8.00 |
|  ov7670_pclk2_IBUF_BUFG | U_OV7670_SetDataRight/temp_reg[15]_i_1__0_n_0               | reset_IBUF       |                8 |              8 |         1.00 |
|  ov7670_pclk1_IBUF_BUFG | U_OV7670_SetDataLeft/v_counter_reg0                         | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG | U_OV7670_SetDataLeft/temp_next[7]                           | reset_IBUF       |                5 |              8 |         1.60 |
|  ov7670_pclk1_IBUF_BUFG | U_OV7670_SetDataLeft/temp_next[10]                          | reset_IBUF       |                6 |              8 |         1.33 |
|  i_reg_reg[2]_i_2_n_0   | U_top_SCCB_R/U_SCCB/data_reg[7]_i_1__0_n_0                  | reset_IBUF       |                2 |              8 |         4.00 |
|  i_reg_reg[2]_i_2_n_0   | U_top_SCCB_R/U_SCCB/reg_addr_reg[7]_i_1__0_n_0              | reset_IBUF       |                1 |              8 |         8.00 |
|  i_reg_reg[2]_i_2_n_0   | U_top_SCCB_R/U_SCCB/rom_addr_reg[0]_i_1__0_n_0              | reset_IBUF       |                2 |              8 |         4.00 |
|  tick_BUFG              | U_top_SCCB_L/U_SCCB/reg_addr_reg[7]_i_1_n_0                 | reset_IBUF       |                1 |              8 |         8.00 |
|  tick_BUFG              | U_top_SCCB_L/U_SCCB/rom_addr_reg[0]_i_1_n_0                 | reset_IBUF       |                2 |              8 |         4.00 |
|  tick_BUFG              | U_top_SCCB_L/U_SCCB/data_reg[7]_i_1_n_0                     | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          | U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1_n_0       | reset_IBUF       |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG          | U_top_SCCB_L/U_SCCB/o_clk                                   | reset_IBUF       |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG          | U_top_SCCB_R/U_SCCB/o_clk                                   | reset_IBUF       |                4 |             12 |         3.00 |
|  ov7670_pclk1_IBUF_BUFG |                                                             | reset_IBUF       |                5 |             15 |         3.00 |
|  ov7670_pclk2_IBUF_BUFG |                                                             | reset_IBUF       |                9 |             15 |         1.67 |
|  clk_IBUF_BUFG          |                                                             | reset_IBUF       |                8 |             18 |         2.25 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][7][13]_i_2_0[0]   |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/E[0]                       |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_13[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_25[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_17[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_10[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_15[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_16[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_20[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_21[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_23[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_2[0]      |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_24[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_26[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_28[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_29[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_19[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_18[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_3[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_31[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_32[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_33[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_11[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_12[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_22[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_27[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_30[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_34[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_14[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_26[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_29[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_51[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_5[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_40[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_50[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_61[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_58[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_62[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_6[0]      |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_55[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_43[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_39[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_65[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_59[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_10[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_44[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_7[0]      |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_42[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_11[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_57[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_15[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_49[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_47[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_17[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_52[0]     |                  |                5 |             28 |         5.60 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_18[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_20[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_21[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_67[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_56[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_2[0]      |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_22[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_23[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_27[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_3[0]      |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_64[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_9[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_14[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_4[0]      |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_46[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_48[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_60[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_37[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_54[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_8[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_13[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_28[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_66[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_38[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_41[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_45[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_12[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_1[0]      |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_36[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_63[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_101[0]    |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_16[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_35[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_100[0]    |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_19[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_24[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_53[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_25[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_49[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_69[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_33[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_40[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_45[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_46[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_57[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_37[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_59[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_39[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_60[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_47[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_55[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_62[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_38[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_65[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_68[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_30[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_72[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_73[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_76[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_77[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_44[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_35[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_42[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_34[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_66[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_74[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_50[0]     |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_61[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_58[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_54[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_56[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_8[0]      |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_53[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_80[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_7[0]      |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_78[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_48[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_4[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_41[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_43[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_51[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_67[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_52[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_75[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_82[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_83[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_5[0]      |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_6[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_84[0]     |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_85[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_86[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_31[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_63[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_64[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_70[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_32[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_71[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_79[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_87[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_36[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_81[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_88[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_56[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_57[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_94[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_14[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_22[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_3[0]      |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_89[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_31[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_32[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_39[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_97[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_12[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_25[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_37[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_93[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_90[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_19[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_38[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_40[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_35[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_41[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_46[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_5[0]      |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_50[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_96[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_10[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_15[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_18[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_24[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_99[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_13[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_17[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_28[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_42[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_48[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_52[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_26[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_11[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_16[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_21[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_29[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_30[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_36[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_9[0]      |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_92[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_27[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_34[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_20[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_4[0]      |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_2[0]      |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_98[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_43[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_91[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_95[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_23[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_44[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_45[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_47[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_33[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_49[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_51[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_53[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_54[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_55[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_44[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_46[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_58[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_27[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_47[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_48[0]     |                  |                6 |             28 |         4.67 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_19[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_20[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_49[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_67[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_60[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_65[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_66[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_73[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_13[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_16[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_21[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_71[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_25[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_63[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_62[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_31[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_15[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_33[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_6[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_68[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_9[0]      |                  |                6 |             28 |         4.67 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_70[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_12[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_7[0]      |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_11[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_22[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_26[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_28[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_3[0]      |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_1[0]      |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_30[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_69[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_29[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_36[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_37[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_64[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_72[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_8[0]      |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_18[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_2[0]      |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_32[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_38[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_40[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_35[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_61[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_24[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_34[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_59[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_10[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_14[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_23[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_39[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_4[0]      |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_41[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_42[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_43[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_45[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_17[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_54[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_14[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_64[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_50[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_16[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_51[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_72[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_17[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_5[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_59[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_9[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_52[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_56[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_3[0]      |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_4[0]      |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_5[0]      |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_6[0]      |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_8[0]      |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_9[0]      |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_10[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_11[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_12[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_16[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_14[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_66[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_17[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_2[0]      |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_74[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_18[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_19[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_2[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_20[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_69[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_21[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_22[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_23[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_15[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_63[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_53[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_3[0]      |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_7[0]      |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_13[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_71[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_60[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_13[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_15[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_68[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_62[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_55[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_61[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_8[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_73[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_7[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_65[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_75[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_57[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_6[0]      |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_67[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_4[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_58[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_70[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_10[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_11[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_12[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_9[0]      |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_27[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_1[0]      |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_42[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_28[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_38[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_46[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_10[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_15[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_48[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_4[0]      |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_60[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_18[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_45[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_14[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_36[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_17[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_20[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_40[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_24[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_39[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_25[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_16[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_26[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_53[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_11[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_56[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_58[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_61[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_47[0]     |                  |                5 |             28 |         5.60 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_34[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_41[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_52[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_54[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_12[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_5[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_13[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_7[0]      |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_35[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_49[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_19[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_2[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_22[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_44[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_21[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_37[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_51[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_23[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_32[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_29[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_30[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_25[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_31[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_33[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_57[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_26[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_24[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_50[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_43[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_59[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_55[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_6[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_8[0]      |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_3[0]      |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][65][13]_i_2_0[0]  |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][65][13]_i_2_1[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][132][13]_i_2_4[0] |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_2_5[0]   |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_3_1[0]   |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_29[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][68][13]_i_2_2[0]  |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][65][13]_i_2_2[0]  |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][68][13]_i_2_3[0]  |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_3_4[0]   |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_33[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][129][13]_i_2_0[0] |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][132][13]_i_2_2[0] |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_2_2[0]   |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_3_8[0]   |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][68][13]_i_2_0[0]  |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][68][13]_i_2_1[0]  |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_2_0[0]   |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_3_4[0]   |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][68][13]_i_2_4[0]  |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][68][13]_i_2_5[0]  |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][68][13]_i_2_6[0]  |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_3_2[0]   |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][68][13]_i_2_7[0]  |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7_0[0]   |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][132][13]_i_2_0[0] |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_34[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_30[0]     |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][132][13]_i_2_5[0] |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][129][13]_i_2_2[0] |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][132][13]_i_2_3[0] |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][132][13]_i_2_7[0] |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][132][13]_i_2_8[0] |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_2_3[0]   |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_2_4[0]   |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_3_2[0]   |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_3_1[0]   |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_35[0]     |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_8[0]      |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][132][13]_i_2_1[0] |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][132][13]_i_2_6[0] |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_27[0]     |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_28[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_2_1[0]   |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_9[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_3_3[0]   |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_3_3[0]   |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_3_5[0]   |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_3_6[0]   |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_32[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][129][13]_i_2_1[0] |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_3[0]      |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_31[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_3_0[0]   |                  |                6 |             28 |         4.67 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_4[0]      |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_5[0]      |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_6[0]      |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_36[0]     |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_7[0]      |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_L[1][0][13]_i_3_0[0]   |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[0][0][13]_i_2_0[0]   |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_3_0[0]   |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][1][13]_i_3_5[0]   |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_3_7[0]   |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][7][13]_i_2_2[0]   |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][7][13]_i_2_1[0]   |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50 | U_vga_controller/U_Pixel_Counter/mem_R[2][68][13]_i_2_8[0]  |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/state_reg                           | reset_IBUF       |               33 |             50 |         1.52 |
|  U_clk_gene/inst/clk_50 | U_DepthAlgorithm_Census/window_R[2][2][13]_i_1_n_0          |                  |              132 |            272 |         2.06 |
+-------------------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+


