#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 23 09:05:57 2022
# Process ID: 5391
# Current directory: /home/depjo/Descargas/SoC_project/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/depjo/Descargas/SoC_project/build/gateware/vivado.log
# Journal file: /home/depjo/Descargas/SoC_project/build/gateware/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/depjo/Descargas/SoC_project/module/Verilog/servomotor/servomotor.v}
# read_verilog {/home/depjo/Descargas/SoC_project/module/Verilog/ultrasonido/ultrasonido.v}
# read_verilog {/home/depjo/Descargas/SoC_project/module/Verilog/ultrasonido/divFreq.v}
# read_verilog {/home/depjo/Descargas/SoC_project/module/Verilog/parlante/parlante.v}
# read_verilog {/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
# read_verilog {/home/depjo/Descargas/SoC_project/build/gateware/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a100t-CSG324-1
Command: synth_design -directive default -top top -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5496 
ERROR: [Synth 8-2715] syntax error near else [/home/depjo/Descargas/SoC_project/module/Verilog/parlante/parlante.v:44]
INFO: [Synth 8-2350] module parlante ignored due to previous errors [/home/depjo/Descargas/SoC_project/module/Verilog/parlante/parlante.v:23]
Failed to read verilog '/home/depjo/Descargas/SoC_project/module/Verilog/parlante/parlante.v'
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 09:06:26 2022...
