V3 9
FL /home/joseph/DesignLab/sketchbook/libraries/i2c/Chip_Designer/../../../../libraries/ZPUino_Wishbone_Peripherals/i2c_master_bit_ctrl.vhd 2015/06/16.11:46:57 P.28xd
EN DesignLab/i2c_master_bit_ctrl 1443926985 \
      FL /home/joseph/DesignLab/sketchbook/libraries/i2c/Chip_Designer/../../../../libraries/ZPUino_Wishbone_Peripherals/i2c_master_bit_ctrl.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR DesignLab/i2c_master_bit_ctrl/structural 1443926986 \
      FL /home/joseph/DesignLab/sketchbook/libraries/i2c/Chip_Designer/../../../../libraries/ZPUino_Wishbone_Peripherals/i2c_master_bit_ctrl.vhd \
      EN DesignLab/i2c_master_bit_ctrl 1443926985
FL /home/joseph/DesignLab/sketchbook/libraries/i2c/Chip_Designer/../../../../libraries/ZPUino_Wishbone_Peripherals/i2c_master_byte_ctrl.vhd 2015/06/16.11:46:57 P.28xd
EN DesignLab/i2c_master_byte_ctrl 1443926987 \
      FL /home/joseph/DesignLab/sketchbook/libraries/i2c/Chip_Designer/../../../../libraries/ZPUino_Wishbone_Peripherals/i2c_master_byte_ctrl.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR DesignLab/i2c_master_byte_ctrl/structural 1443926988 \
      FL /home/joseph/DesignLab/sketchbook/libraries/i2c/Chip_Designer/../../../../libraries/ZPUino_Wishbone_Peripherals/i2c_master_byte_ctrl.vhd \
      EN DesignLab/i2c_master_byte_ctrl 1443926987 CP i2c_master_bit_ctrl
FL /home/joseph/DesignLab/sketchbook/libraries/i2c/Chip_Designer/../../i2c_/i2c_master_bit_ctrl.vhd 2014/09/15.20:50:06 P.28xd
FL /home/joseph/DesignLab/sketchbook/libraries/i2c/Chip_Designer/../../i2c_/i2c_master_byte_ctrl.vhd 2014/09/15.20:50:06 P.28xd
