$date
	Tue Oct  4 10:41:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ques3_tb $end
$var wire 1 ! s $end
$var wire 1 " f $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1#
#30
0!
1"
1$
#40
0"
1!
0$
0#
1%
#50
0!
1"
1$
#60
0$
1#
#70
1!
1$
#80
