#Wed May 18 14:45:08 SGT 2016
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Event\ Condition\ 2\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ B\:Source\ ID\ Masked\ Compare\ Value=0x0
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 5\:Core\ 7=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 5\:Core\ 6=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 5\:Core\ 5=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 5\:Core\ 4=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 5\:Core\ 3=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 5\:Core\ 2=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 5\:Core\ 1=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 5\:Core\ 0=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 1\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 1\ Access\ Type=Any
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 5\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:Event\ Out\ 4\ Trigger=Disabled
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ A\:Mode=Range
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP6=false
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP4=false
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP3=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP2=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Program\ Trace\:Enable=true
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP1=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 2\ Access\ Type=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 1\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 3\:Core\ 7=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 3\:Core\ 6=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 3\:Core\ 5=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 3\:Core\ 4=false
Trace\ Target\ -\ Expert\:Core\ 4\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 3\:Core\ 3=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 3\:Core\ 2=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Counter\ Value=0
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 3\:Core\ 1=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 2\ Link=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 3\:Core\ 0=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 2\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 0\:Timestamps\:Enable=true
Trace\ Probe\ -\ DDR\:Buffer\:Size=16384
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Trace\ Enable=false
Trace\ Probe\ -\ GigabitTap\:Collection\:Trace\ Buffer\ Size=1048576
Trace\ Target\ -\ Expert\:Core\ 6\:Instruction\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 6\:Instruction\ Address\ Compare\:Address\ 1=0x0
Trace\ Probe\ -\ DDR\:Buffer\:Wrap\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:Event\ Out\ 2\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Edge\ Detect\ Enable=false
Trace\ Probe\ -\ DDR\:Misc\:Disable\ NAL=true
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 1\:Core\ Group=0
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 1\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:Core\ 7\:Timestamps\:Enable=true
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Counter\ Value=0
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ B\:Compare\ Source\ ID\ Low=PCI-Express 1
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Captured\ Value=0
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP6=false
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP4=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP3=false
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP2=false
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP1=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 1\:Core\ 7=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 1\:Core\ 6=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 1\:Core\ 5=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 1\:Core\ 4=false
Trace\ Target\ -\ Expert\:Core\ 2\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 1\:Core\ 3=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 1\:Core\ 2=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Counter\ Value=0
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 1\:Core\ 1=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 1\:Core\ 0=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 2\ Link=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ A\:Compare\ Address\ High=0x0
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 6\:Core\ Group=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Compare\ Value=0
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 9\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 2\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Counter\ Value=0
Trace\ Target\ -\ Expert\:Core\ 0\:Instruction\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Instruction\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Enable=true
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Counter\ Value=0
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:EPU\ 1\:Filter\ Signal=Hit Generator 1 Event Condition 1
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:Event\ Out\ 4\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 5\:Instruction\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Compare\ Value=0
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ C\:Type\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 1\ Link=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 10\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Counter\ Value=0
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:EPU\ 0\:Filter\ Signal=Hit Generator 1 Event Condition 1
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 1\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 4\:Instruction\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP8=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP6=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:Event\ Out\ 2\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP4=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP3=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP2=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Compare\ Value=0
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP1=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Event\ Condition\ 5\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Ownership\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Captured\ Value=0
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Event\ Condition\ 5\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 7\:Instruction\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 1\ Access\ Type=Any
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:Event\ Out\ 1\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 1\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:Core\ 2\:Ownership\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 2\:Instruction\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Timestamps\:Enable=true
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Edge\ Detect\ Enable=false
Trace\ Probe\ -\ NPC\:Misc\:Disable\ NAL=true
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Timestamp\ Enable\ Mask\ EPU2=false
Trace\ Target\ -\ Expert\:NXC\:Timestamp\ Enable\ Mask\ EPU1=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 6\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:NXC\:Timestamp\ Enable\ Mask\ ErrorMsg=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 12\:Core\ Group=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 0\:Instruction\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 1\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Compare\ Value=0
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ A\:Compare\ Address\ High=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Input=Clock
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:Event\ Out\ 3\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 6\:Program\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ C\:Type\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 2\ Access\ Type=Any
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP14=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP10=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Program\ Trace\:Mark\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Program\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 6\:Core\ 7=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 6\:Core\ 6=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:Event\ Out\ 1\ Trigger=Disabled
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 6\:Core\ 5=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 6\:Core\ 4=false
Trace\ Target\ -\ Expert\:Core\ 7\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 6\:Core\ 3=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 6\:Core\ 2=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 6\:Core\ 1=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 6\:Core\ 0=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ A\:Compare\ Address\ Low/Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP14=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP10=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Invert=false
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:DDR\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Event\ Condition\ 2\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 1\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Compare\ Value=0
Trace\ Target\ -\ Expert\:Core\ 5\:Program\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Program\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:Ocean\:Port\ 1\:Trace\ Source=CHB Inbound
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ C\:Type\ Exact\ Match\ Value\ 1=0x0
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ C\:Type\ Exact\ Match\ Value\ 0=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Acquisition\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Input=Clock
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 15\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ B\:Source\ ID\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 2\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 7\:Program\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 4\:Timestamps\:Enable=true
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Invert=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 2\:Core\ Group=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:Core\ 0\:Program\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Instruction\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ B\:Source\ ID\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 13\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 7\:Core\ Group=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Invert=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ B\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 4\:Instruction\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 4\:Instruction\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 2\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 1\:Instruction\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:Event\ Out\ 2\ Trigger=Disabled
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:DDR\ 1\:Filter\ Signal=Hit Generator 1 Event Condition 1
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:Event\ Out\ 2\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 2\ Access\ Type=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ C\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ C\:Type\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Instruction\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 1\:Instruction\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:EPU\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP14=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:EVO0MSK_WP10=false
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:DDR\ 0\:Filter\ Signal=Hit Generator 1 Event Condition 1
Trace\ Target\ -\ Expert\:EPU\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 1\ Access\ Type=Any
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 2\ Link=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ A\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP9=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP6=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP4=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP3=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP2=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP1=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:Event\ Out\ 4\ Trigger=Disabled
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ A\:Mode=Range
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ B\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:Event\ Out\ 4\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Captured\ Value=0
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 1\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Ownership\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 3\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:Event\ Out\ 2\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP6=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP4=false
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP3=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP2=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP1=false
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 2\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Event\ Condition\ 3\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 6\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
probe=1
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Acquisition\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 1\ Link=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 1\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Event\ Condition\ 1\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Instruction\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP14=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 13\:Core\ Group=0
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 1\:Watchpoint\ Trace\:WMSK_WP10=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP7=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP6=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP4=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 2\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP3=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP2=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP1=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 14\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 1\ Access\ Type=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 2\ Link=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP14=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP12=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP10=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Invert=false
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:DDR\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:Core\ 7\:Instruction\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 4\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 2\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:Core\ 0\:Program\ Trace\:Enable=true
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:Event\ Out\ 3\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:NXC\:Timestamp\ Enable\ Mask\ OCeaN2=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Counter\ Value=0
Trace\ Target\ -\ Expert\:NXC\:Timestamp\ Enable\ Mask\ OCeaN1=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Input=Clock
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 2\ Link=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Acquisition\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Counter\ Value=0
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP14=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP11=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Input=Clock
Trace\ Target\ -\ Expert\:Core\ 2\:Watchpoint\ Trace\:WMSK_WP10=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 2\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:Event\ Out\ 1\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:Event\ Out\ 1\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 12\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Captured\ Value=0
Trace\ Target\ -\ Expert\:Core\ 2\:Program\ Trace\:Enable=true
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 2\ Access\ Type=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Source=DDR0
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 3\:Core\ Group=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 1\ Link=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Input=Clock
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 2\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Program\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ C\:Type\ Exact\ Match\ Value\ 1=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Compare\ Value=0
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ C\:Type\ Exact\ Match\ Value\ 0=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Input=Clock
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 8\:Core\ Group=0
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 2\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP6=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 2\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP4=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP3=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP2=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP1=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 2\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Source=DDR0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 4\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Compare\ Value=0
Trace\ Target\ -\ Expert\:Core\ 4\:Program\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 4\:Program\ Trace\:Enable=true
Trace\ Target\ -\ Expert\:Core\ 2\:Instruction\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 1\ Link=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:Event\ Out\ 3\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:OCDI\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP14=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP11=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Event\ Condition\ 4\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP10=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ B\:Compare\ Source\ ID\ High=PCI-Express 1
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 2\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 8\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Compare\ Value=0
Trace\ Target\ -\ Expert\:Core\ 7\:Program\ Trace\:Mark\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Acquisition\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 1\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Instruction\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 2\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 10\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 1\:Instruction\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 2\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 2\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 2\:Instruction\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 2\:Instruction\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Program\ Trace\:Enable=true
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:Event\ Out\ 2\ Trigger=Disabled
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 6\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Input=Clock
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 2\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 6\:Program\ Trace\:Mark\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 4\:Core\ 7=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 4\:Core\ 6=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 4\:Core\ 5=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 4\:Core\ 4=false
Trace\ Target\ -\ Expert\:Core\ 5\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 4\:Core\ 3=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 4\:Core\ 2=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 4\:Core\ 1=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Input=Clock
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 4\:Core\ 0=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 1\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 0\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Program\ Trace\:Mark\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 2\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP9=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Compare\ Value=0
Trace\ Target\ -\ Expert\:Core\ 4\:Ownership\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP6=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP5=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP4=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP3=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP2=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP1=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP14=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP11=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Captured\ Value=0
Trace\ Target\ -\ Expert\:Core\ 4\:Program\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP10=false
Trace\ Target\ -\ Expert\:Core\ 6\:Instruction\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 2\:Core\ 7=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 2\:Core\ 6=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 2\:Core\ 5=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 2\:Core\ 4=false
Trace\ Target\ -\ Expert\:Core\ 3\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 2\:Core\ 3=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 2\:Core\ 2=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 2\:Core\ 1=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 2\:Core\ 0=false
_ProviderNameKey_{0C7B0047-B55E-4632-9A47-EC9910A3999F}=P4080Trace
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 2\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:DDR\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Acquisition\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Program\ Trace\:Mark\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 1\ Access\ Type=Any
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:Event\ Out\ 4\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 1\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:Event\ Out\ 4\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 1\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:Core\ 6\:Instruction\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 2\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 2\ Access\ Type=Any
Trace\ Target\ -\ Expert\:Core\ 1\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 3\:Program\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ B\:Source\ ID\ Masked\ Compare\ Value=0x0
Trace\ Target\ -\ Expert\:Core\ 7\:Instruction\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 7\:Instruction\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Counter\ Value=0
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:Event\ Out\ 2\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 2\ Link=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Event\ Condition\ 1\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 14\:Core\ Group=0
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 11\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP14=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Captured\ Value=0
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 5\:Watchpoint\ Trace\:WMSK_WP10=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 1\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 8\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 4\:Instruction\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP7=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP6=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP4=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP3=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP2=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:EVO0MSK_WP1=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Counter\ Value=0
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ A\:Compare\ Address\ High=0x0
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:Event\ Out\ 1\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:Ocean\:Port\ 1\:Verbose\ Trace=false
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Acquisition\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ C\:Type\ Masked\ Compare\ Value=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP14=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP13=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 0\:Watchpoint\ Trace\:WMSK_WP10=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ B\:Compare\ Source\ ID\ High=PCI-Express 1
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Event\ Condition\ 5\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 2\:Instruction\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Enable=false
Trace\ Target\ -\ Expert\:Ocean\:Port\ 0\:Verbose\ Trace=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:NXC\:Timestamp\ Enable\ Mask\ DDR2=false
Trace\ Target\ -\ Expert\:NXC\:Timestamp\ Enable\ Mask\ DDR1=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ B\:Compare\ Source\ ID\ Low=PCI-Express 1
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Timestamps\:Enable=true
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 7\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP14=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 6\:Watchpoint\ Trace\:WMSK_WP10=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:Event\ Out\ 3\ Trigger=Disabled
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ C\:Type\ Masked\ Compare\ Value=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 4\:Core\ Group=0
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 2\ Access\ Type=Any
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP6=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP4=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP3=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP2=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:EVO0MSK_WP1=false
Trace\ Target\ -\ Expert\:Core\ 0\:Instruction\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 2\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Instruction\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP9=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP6=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:Event\ Out\ 1\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP4=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Counter\ Value=0
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP3=false
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP2=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 9\:Core\ Group=0
Trace\ Target\ -\ Expert\:Core\ 4\:Watchpoint\ Trace\:WMSK_WP1=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 2\ Link=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:Event\ Out\ 1\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Acquisition\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Instruction\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Input=Clock
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:Core\ 3\:Program\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 2\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 7\:Core\ 7=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 7\:Core\ 6=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 7\:Core\ 5=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Counter\ Value=0
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 7\:Core\ 4=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 7\:Core\ 3=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 7\:Core\ 2=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 7\:Core\ 1=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 7\:Core\ 0=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ C\:Type\ Exact\ Match\ Value\ 1=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ C\:Type\ Exact\ Match\ Value\ 0=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 2\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP6=false
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP4=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Captured\ Value=0
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP3=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP2=false
Trace\ Target\ -\ Expert\:Core\ 3\:Watchpoint\ Trace\:WMSK_WP1=false
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP14=false
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP13=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Compare\ Value=0
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP10=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Input=Clock
Trace\ Target\ -\ Expert\:Core\ 1\:Program\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Captured\ Value=0
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Counter\ Value=0
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Event\ Condition\ 2\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Event\ Out\ Control\:Event\ Out\ 3\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 28\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ A\:Mode=Range
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 2\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP8=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Compare\ Value=0
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP6=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP4=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP3=false
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 1\ Link=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP2=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP1=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Ownership\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Instruction\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Timestamps\:Enable=true
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ A\:Compare\ Address\ Low/Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 0\:Instruction\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 0\:Instruction\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Input=Clock
Trace\ Target\ -\ Expert\:Core\ 3\:Instruction\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:DDR\ 1\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Instruction\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ B\:Source\ ID\ Masked\ Compare\ Value=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 0\:Ownership\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP14=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Compare\ Value=0
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP12=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:EVO0MSK_WP10=false
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Misc\:Enable\ Hard\ Sync=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ B\:Source\ ID\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Captured\ Value=0
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 14\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ C\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Captured\ Value=0
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP14=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP13=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 0\:Event\ Out\ Control\:EVO0MSK_WP10=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 1\ Access\ Type=Any
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 10\:Core\ Group=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Instruction\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Counter\ Value=0
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 12\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:Ocean\:Port\ 0\:Trace\ Source=CHB Outbound
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Comparator\ A\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 15\:Core\ Group=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:EPU\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 1\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:Event\ Out\ 4\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 2\:Instruction\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 11\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ B\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 17\:Compare\ Value=0
Trace\ Target\ -\ Expert\:Core\ 5\:Instruction\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Instruction\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:Core\ 1\:Instruction\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 30\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 31\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Acquisition\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:Event\ Out\ 2\ Trigger=Disabled
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:OCDI\ 1\:Filter\ Signal=Hit Generator 1 Event Condition 1
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ C\:Enable=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 10\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 1\ Link=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 2\ Access\ Type=Any
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 1\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 16\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 7\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 4\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:OCDI\ 0\:Filter\ Signal=Hit Generator 1 Event Condition 1
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Address\ Compare\:Address\ 1\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ A\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 3\:Timestamps\:Enable=true
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 0\:Core\ Group=0
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 1\ Link=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Program\ Trace\:Mark\ Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ B\:Compare\ Source\ ID\ Low=PCI-Express 1
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Event\ Condition\ 3\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Compare\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP14=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP13=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP10=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP8=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 2\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP7=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Event\ Condition\ 3\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP6=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP5=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP4=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP3=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP2=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:EVO0MSK_WP1=false
Trace\ Target\ -\ Expert\:DDR\ 1\:Verbose\ Trace=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:Event\ Out\ 4\ Trigger=Disabled
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 5\:Core\ Group=0
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 15\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 7\:Program\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Compare\ Value=0
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 0\:Core\ 7=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 0\:Core\ 6=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 0\:Core\ 5=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 0\:Core\ 4=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 0\:Core\ 3=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 0\:Core\ 2=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 0\:Core\ 1=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 0\:Core\ 0=false
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Event\ Condition\ 1\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 1\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 1\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Program\ Trace\:Mark\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 26\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:DDR\ 0\:Verbose\ Trace=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 0\:Program\ Trace\:Mark\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 2\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 3\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 5\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 23\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 3\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 1\:Event\ Out\ Control\:Event\ Out\ 3\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 4\:Instruction\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Address\ 1\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 2\:Program\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 7\:Instruction\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 18\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 1\ Privilege\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:Event\ Out\ 1\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 21\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ B\:Compare\ Source\ ID\ High=PCI-Express 1
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 3\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 2\ Access\ Type=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:Core\ 6\:Data\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 4\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Captured\ Value=0
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 13\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:SCU\ Counter\ Event=Overflow
Trace\ Target\ -\ Expert\:Core\ 0\:Instruction\ Address\ Compare\:Mode=Exact
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:SCU\ 5\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 24\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 0\:Program\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Event\ Out\ Control\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Captured\ Value=0
Trace\ Target\ -\ Expert\:Core\ 6\:Ownership\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 2\ Address\ Range\ Size=1 byte
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Trace\:End\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 1\ Access\ Type=Any
Trace\ Target\ -\ Expert\:Core\ 5\:Instruction\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Program\ Trace\:Enable=true
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Local\ Counter\ Event\:Select=Overflow
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 2\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 2\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 19\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 3\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Address\ 1\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 6\:Counter\ Value=0
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 2\ Link=false
Trace\ Target\ -\ Expert\:Core\ 1\:Ownership\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Timestamps\:Enable=true
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 6\:Input\ 0\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 20\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Event\ Out\ Control\:Event\ Out\ 3\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Data\ Address\ Compare\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 6\:Event\ Out\ Control\:Event\ Out\ 3\ Trigger=Disabled
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP14=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP13=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 2\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP12=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP11=false
Trace\ Target\ -\ Expert\:Core\ 2\:Event\ Out\ Control\:EVO0MSK_WP10=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 1\:Data\ Address\ Compare\:Address\ 1\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 8\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:Counter\ 22\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 27\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Source=DDR0
Trace\ Target\ -\ Expert\:Core\ 3\:Program\ Trace\:Enable=true
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Trace\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 1\:Necessary=false
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 5\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 9\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Local\ Counter\ Event\:Counter\ Reset\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 3\:Instruction\ Address\ Compare\:Address\ 2\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Counter\ Value=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 3\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 15\:Input=Clock
Trace\ Probe\ -\ DDR\:Buffer\:Address=0x8000000
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Captured\ Value=0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 5\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 5\:Program\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:SCU\ 12\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:SCU\ 15\:Input\ 2\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 11\:Core\ Group=0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 3\:Invert=false
_ProfileNameKey_{170272F1-E6C9-4762-A890-56A8E2B77978}=NPC Buffer (eight_cores_test-core05)
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 1\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 11\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Comparator\ A\:Compare\ Address\ Low/Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 1\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 1\ Access\ Type=Any
Trace\ Target\ -\ Expert\:EPU\:Counter\ 2\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:NXC\:Filter\ Control\:Immediate\ Filter\:OCDI\ 1\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 0\:Input\ 1\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 1\:Instruction\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 1\:Instruction\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 7\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 14\:Input=Clock
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 9\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 12\:Local\ Counter\ Event\:Watchpoint\ Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP9=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP6=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 0\:Necessary=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 0\:Primary\ Mux\ Input=0
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP4=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 25\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP3=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP2=false
Trace\ Target\ -\ Expert\:Core\ 4\:Event\ Out\ Control\:EVO0MSK_WP1=false
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 2=0x0
Trace\ Target\ -\ Expert\:Core\ 2\:Data\ Address\ Compare\:Address\ 1=0x0
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 1\:Event\ Condition\ 4\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Edge\ Detect\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 10\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Trace\:Start\ Trigger=Disabled
Trace\ Target\ -\ Expert\:RCPM\:Core\ Group\ 3\:Enable=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 2\:Comparator\ C\:Type\ Masked\ Compare\ Value=0x0
Trace\ Target\ -\ Expert\:Core\ 3\:Data\ Address\ Compare\:Address\ 1\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP9=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 4\:Counter\ Value=0
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP8=false
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP7=false
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP6=false
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP5=false
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP4=false
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP3=false
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP2=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 13\:Input=Clock
Trace\ Target\ -\ Expert\:Ocean\:Trace\ Enable=false
Trace\ Target\ -\ Expert\:Core\ 7\:Watchpoint\ Trace\:WMSK_WP1=false
Trace\ Target\ -\ Expert\:NXC\:Hit\ Generator\ 3\:Event\ Condition\ 4\:Hit\ Generator\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Primary\ Mux\ Input=0
Trace\ Probe\ -\ NPC\:Buffer\:Wrap\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 8\:Input\ 1\:Invert=false
Trace\ Target\ -\ Expert\:Core\ 5\:Program\ Trace\:Enable=true
Trace\ Target\ -\ Expert\:EPU\:Counter\ 3\:Local\ Counter\ Event\:Interrupt\ Request\ Enable=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 1\:Passive\ Action\ Mask=0x0
Trace\ Target\ -\ Expert\:EPU\:SCU\ 9\:Input\ 3\:Enable=false
Trace\ Target\ -\ Expert\:Core\ 0\:Data\ Address\ Compare\:Instruction/Data\ Address\ Compare\ 1\ Link=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 13\:Input\ 0\:Invert=false
Trace\ Target\ -\ Expert\:RCPM\:EPU\ Event\ 7\:Enable=false
Trace\ Target\ -\ Expert\:EPU\:SCU\ 11\:Input\ 0\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:EPU\:Counter\ 7\:Local\ Counter\ Event\:Counter\ Freeze\ Enable=false
Trace\ Target\ -\ Expert\:EPU\:Counter\ 29\:Input=Clock
Trace\ Target\ -\ Expert\:EPU\:SCU\ 14\:Input\ 1\:Input\ Source=CoreNet Reference Event [1]
Trace\ Target\ -\ Expert\:Core\ 4\:Data\ Address\ Compare\:Address\ 1\ Address\ Space\ Filter=Any
Trace\ Target\ -\ Expert\:Core\ 7\:Data\ Address\ Compare\:Address\ 2\ Privilege\ Filter=Any
