###############################################################################
#
# IAR ANSI C/C++ Compiler V7.40.2.8542/W32 for ARM        12/Oct/2018  15:54:15
# Copyright 1999-2015 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_iwdg.c
#    Command line =  
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_iwdg.c
#        -D IAR_ARM_CM4 -D USE_STDPERIPH_DRIVER -D STM32F40_41xxx -D
#        HAVE_CONFIG_H -D SD_SPI_MODE -D USE_FULL_ASSERT -D DEVICE_2 -D TFT -D
#        STENDBUY_NOT_USE -D SCREEN_NOT_ROTATE -D USE_ADS1292R -D DISPLAY_GPIO
#        -D BUFFERED_TRANSFER -D LCD_TRACE -lCN
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\KP02_DEVICE_2\List\ -o
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\KP02_DEVICE_2\Obj\
#        --no_unroll --no_inline --no_tbaa --no_scheduling --debug
#        --endian=little --cpu=Cortex-M4F -e --fpu=VFPv4_sp --dlib_config
#        "D:\Program Files (x86)\IAR Systems\Embedded Workbench
#        7.2\arm\INC\c\DLib_Config_Normal.h" -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\ -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\FatFs\ -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\FreeRTOS\Source\include\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\FreeRTOS\Source\portable\IAR\ARM_CM3\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\CMSIS\CM4\CoreSupport\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\CMSIS\CM4\DeviceSupport\STM32F4xx\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F4xx_StdPeriph_Driver\inc\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F10x_Speex_Lib\include\speex\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F10x_Speex_Lib\include\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F10x_Speex_Lib\libspeex\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F10x_Speex_Lib\STM32\include\speex\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F10x_Speex_Lib\STM32\include\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F10x_Speex_Lib\STM32\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F10x_Speex_Lib\STM32\libspeex\
#        -I
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F10x_Speex_Lib\STM32\libspeex\iar\
#        -I D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Fonts\ -Om --ec++
#    List file    =  
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\KP02_DEVICE_2\List\stm32f4xx_iwdg.lst
#    Object file  =  
#        D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\KP02_DEVICE_2\Obj\stm32f4xx_iwdg.o
#
###############################################################################

D:\WORK\Firmware_LastRelease\_7.0.95\MainMCU\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_iwdg.c
      1          /**
      2            ******************************************************************************
      3            * @file    stm32f4xx_iwdg.c
      4            * @author  MCD Application Team
      5            * @version V1.3.0
      6            * @date    08-November-2013
      7            * @brief   This file provides firmware functions to manage the following 
      8            *          functionalities of the Independent watchdog (IWDG) peripheral:           
      9            *           + Prescaler and Counter configuration
     10            *           + IWDG activation
     11            *           + Flag management
     12            *
     13              @verbatim    
     14           ===============================================================================
     15                                    ##### IWDG features #####
     16           ===============================================================================
     17              [..]  
     18                The IWDG can be started by either software or hardware (configurable
     19                through option byte).
     20                        
     21                The IWDG is clocked by its own dedicated low-speed clock (LSI) and
     22                thus stays active even if the main clock fails.
     23                Once the IWDG is started, the LSI is forced ON and cannot be disabled
     24                (LSI cannot be disabled too), and the counter starts counting down from 
     25                the reset value of 0xFFF. When it reaches the end of count value (0x000)
     26                a system reset is generated.
     27                The IWDG counter should be reloaded at regular intervals to prevent
     28                an MCU reset.
     29                                       
     30                The IWDG is implemented in the VDD voltage domain that is still functional
     31                in STOP and STANDBY mode (IWDG reset can wake-up from STANDBY).          
     32                        
     33                IWDGRST flag in RCC_CSR register can be used to inform when a IWDG
     34                reset occurs.
     35                        
     36                Min-max timeout value @32KHz (LSI): ~125us / ~32.7s
     37                The IWDG timeout may vary due to LSI frequency dispersion. STM32F4xx
     38                devices provide the capability to measure the LSI frequency (LSI clock
     39                connected internally to TIM5 CH4 input capture). The measured value
     40                can be used to have an IWDG timeout with an acceptable accuracy. 
     41                For more information, please refer to the STM32F4xx Reference manual
     42                      
     43                               ##### How to use this driver #####
     44           ===============================================================================
     45              [..]
     46                (#) Enable write access to IWDG_PR and IWDG_RLR registers using
     47                    IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable) function
     48                           
     49                (#) Configure the IWDG prescaler using IWDG_SetPrescaler() function
     50                        
     51                (#) Configure the IWDG counter value using IWDG_SetReload() function.
     52                    This value will be loaded in the IWDG counter each time the counter
     53                    is reloaded, then the IWDG will start counting down from this value.
     54                        
     55                (#) Start the IWDG using IWDG_Enable() function, when the IWDG is used
     56                    in software mode (no need to enable the LSI, it will be enabled
     57                    by hardware)
     58                         
     59                (#) Then the application program must reload the IWDG counter at regular
     60                    intervals during normal operation to prevent an MCU reset, using
     61                    IWDG_ReloadCounter() function.      
     62                      
     63              @endverbatim    
     64            ******************************************************************************
     65            * @attention
     66            *
     67            * <h2><center>&copy; COPYRIGHT 2013 STMicroelectronics</center></h2>
     68            *
     69            * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
     70            * You may not use this file except in compliance with the License.
     71            * You may obtain a copy of the License at:
     72            *
     73            *        http://www.st.com/software_license_agreement_liberty_v2
     74            *
     75            * Unless required by applicable law or agreed to in writing, software 
     76            * distributed under the License is distributed on an "AS IS" BASIS, 
     77            * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
     78            * See the License for the specific language governing permissions and
     79            * limitations under the License.
     80            *
     81            ******************************************************************************
     82            */
     83          
     84          /* Includes ------------------------------------------------------------------*/
     85          #include "stm32f4xx_iwdg.h"
     86          
     87          /** @addtogroup STM32F4xx_StdPeriph_Driver
     88            * @{
     89            */
     90          
     91          /** @defgroup IWDG 
     92            * @brief IWDG driver modules
     93            * @{
     94            */ 
     95          
     96          /* Private typedef -----------------------------------------------------------*/
     97          /* Private define ------------------------------------------------------------*/
     98          
     99          /* KR register bit mask */
    100          #define KR_KEY_RELOAD    ((uint16_t)0xAAAA)
    101          #define KR_KEY_ENABLE    ((uint16_t)0xCCCC)
    102          
    103          /* Private macro -------------------------------------------------------------*/
    104          /* Private variables ---------------------------------------------------------*/
    105          /* Private function prototypes -----------------------------------------------*/
    106          /* Private functions ---------------------------------------------------------*/
    107          
    108          /** @defgroup IWDG_Private_Functions
    109            * @{
    110            */
    111          
    112          /** @defgroup IWDG_Group1 Prescaler and Counter configuration functions
    113           *  @brief   Prescaler and Counter configuration functions
    114           *
    115          @verbatim   
    116           ===============================================================================
    117                        ##### Prescaler and Counter configuration functions #####
    118           ===============================================================================  
    119          
    120          @endverbatim
    121            * @{
    122            */
    123          
    124          /**
    125            * @brief  Enables or disables write access to IWDG_PR and IWDG_RLR registers.
    126            * @param  IWDG_WriteAccess: new state of write access to IWDG_PR and IWDG_RLR registers.
    127            *          This parameter can be one of the following values:
    128            *            @arg IWDG_WriteAccess_Enable: Enable write access to IWDG_PR and IWDG_RLR registers
    129            *            @arg IWDG_WriteAccess_Disable: Disable write access to IWDG_PR and IWDG_RLR registers
    130            * @retval None
    131            */

   \                                 In section .text, align 2, keep-with-next
    132          void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
    133          {
   \                     IWDG_WriteAccessCmd: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x4604             MOV      R4,R0
    134            /* Check the parameters */
    135            assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
   \   00000004   0xF245 0x5055      MOVW     R0,#+21845
   \   00000008   0x4284             CMP      R4,R0
   \   0000000A   0xD006             BEQ.N    ??IWDG_WriteAccessCmd_0
   \   0000000C   0x2C00             CMP      R4,#+0
   \   0000000E   0xD004             BEQ.N    ??IWDG_WriteAccessCmd_0
   \   00000010   0x2187             MOVS     R1,#+135
   \   00000012   0x.... 0x....      ADR.W    R0,?_0
   \   00000016   0x.... 0x....      BL       assert_failed
    136            IWDG->KR = IWDG_WriteAccess;
   \                     ??IWDG_WriteAccessCmd_0: (+1)
   \   0000001A   0x....             LDR.N    R0,??DataTable6  ;; 0x40003000
   \   0000001C   0x6004             STR      R4,[R0, #+0]
    137          }
   \   0000001E   0xBD10             POP      {R4,PC}          ;; return
    138          
    139          /**
    140            * @brief  Sets IWDG Prescaler value.
    141            * @param  IWDG_Prescaler: specifies the IWDG Prescaler value.
    142            *          This parameter can be one of the following values:
    143            *            @arg IWDG_Prescaler_4: IWDG prescaler set to 4
    144            *            @arg IWDG_Prescaler_8: IWDG prescaler set to 8
    145            *            @arg IWDG_Prescaler_16: IWDG prescaler set to 16
    146            *            @arg IWDG_Prescaler_32: IWDG prescaler set to 32
    147            *            @arg IWDG_Prescaler_64: IWDG prescaler set to 64
    148            *            @arg IWDG_Prescaler_128: IWDG prescaler set to 128
    149            *            @arg IWDG_Prescaler_256: IWDG prescaler set to 256
    150            * @retval None
    151            */

   \                                 In section .text, align 2, keep-with-next
    152          void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
    153          {
   \                     IWDG_SetPrescaler: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x0004             MOVS     R4,R0
    154            /* Check the parameters */
    155            assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
   \   00000004   0xD010             BEQ.N    ??IWDG_SetPrescaler_0
   \   00000006   0x2801             CMP      R0,#+1
   \   00000008   0xD00E             BEQ.N    ??IWDG_SetPrescaler_0
   \   0000000A   0x2802             CMP      R0,#+2
   \   0000000C   0xD00C             BEQ.N    ??IWDG_SetPrescaler_0
   \   0000000E   0x2803             CMP      R0,#+3
   \   00000010   0xD00A             BEQ.N    ??IWDG_SetPrescaler_0
   \   00000012   0x2804             CMP      R0,#+4
   \   00000014   0xD008             BEQ.N    ??IWDG_SetPrescaler_0
   \   00000016   0x2805             CMP      R0,#+5
   \   00000018   0xD006             BEQ.N    ??IWDG_SetPrescaler_0
   \   0000001A   0x2806             CMP      R0,#+6
   \   0000001C   0xD004             BEQ.N    ??IWDG_SetPrescaler_0
   \   0000001E   0x219B             MOVS     R1,#+155
   \   00000020   0x.... 0x....      ADR.W    R0,?_0
   \   00000024   0x.... 0x....      BL       assert_failed
    156            IWDG->PR = IWDG_Prescaler;
   \                     ??IWDG_SetPrescaler_0: (+1)
   \   00000028   0x....             LDR.N    R0,??DataTable6_1  ;; 0x40003004
   \   0000002A   0x6004             STR      R4,[R0, #+0]
    157          }
   \   0000002C   0xBD10             POP      {R4,PC}          ;; return
    158          
    159          /**
    160            * @brief  Sets IWDG Reload value.
    161            * @param  Reload: specifies the IWDG Reload value.
    162            *          This parameter must be a number between 0 and 0x0FFF.
    163            * @retval None
    164            */

   \                                 In section .text, align 2, keep-with-next
    165          void IWDG_SetReload(uint16_t Reload)
    166          {
   \                     IWDG_SetReload: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x4604             MOV      R4,R0
    167            /* Check the parameters */
    168            assert_param(IS_IWDG_RELOAD(Reload));
   \   00000004   0xF5B4 0x5F80      CMP      R4,#+4096
   \   00000008   0xDB04             BLT.N    ??IWDG_SetReload_0
   \   0000000A   0x21A8             MOVS     R1,#+168
   \   0000000C   0x.... 0x....      ADR.W    R0,?_0
   \   00000010   0x.... 0x....      BL       assert_failed
    169            IWDG->RLR = Reload;
   \                     ??IWDG_SetReload_0: (+1)
   \   00000014   0x....             LDR.N    R0,??DataTable6_2  ;; 0x40003008
   \   00000016   0x6004             STR      R4,[R0, #+0]
    170          }
   \   00000018   0xBD10             POP      {R4,PC}          ;; return
    171          
    172          /**
    173            * @brief  Reloads IWDG counter with value defined in the reload register
    174            *         (write access to IWDG_PR and IWDG_RLR registers disabled).
    175            * @param  None
    176            * @retval None
    177            */

   \                                 In section .text, align 2, keep-with-next
    178          void IWDG_ReloadCounter(void)
    179          {
    180            IWDG->KR = KR_KEY_RELOAD;
   \                     IWDG_ReloadCounter: (+1)
   \   00000000   0xF64A 0x20AA      MOVW     R0,#+43690
   \   00000004   0x....             LDR.N    R1,??DataTable6  ;; 0x40003000
   \   00000006   0x6008             STR      R0,[R1, #+0]
    181          }
   \   00000008   0x4770             BX       LR               ;; return
    182          
    183          /**
    184            * @}
    185            */
    186          
    187          /** @defgroup IWDG_Group2 IWDG activation function
    188           *  @brief   IWDG activation function 
    189           *
    190          @verbatim   
    191           ===============================================================================
    192                              ##### IWDG activation function #####
    193           ===============================================================================  
    194          
    195          @endverbatim
    196            * @{
    197            */
    198          
    199          /**
    200            * @brief  Enables IWDG (write access to IWDG_PR and IWDG_RLR registers disabled).
    201            * @param  None
    202            * @retval None
    203            */

   \                                 In section .text, align 2, keep-with-next
    204          void IWDG_Enable(void)
    205          {
    206            IWDG->KR = KR_KEY_ENABLE;
   \                     IWDG_Enable: (+1)
   \   00000000   0xF64C 0x40CC      MOVW     R0,#+52428
   \   00000004   0x....             LDR.N    R1,??DataTable6  ;; 0x40003000
   \   00000006   0x6008             STR      R0,[R1, #+0]
    207          }
   \   00000008   0x4770             BX       LR               ;; return
    208          
    209          /**
    210            * @}
    211            */
    212          
    213          /** @defgroup IWDG_Group3 Flag management function 
    214           *  @brief  Flag management function  
    215           *
    216          @verbatim   
    217           ===============================================================================
    218                              ##### Flag management function #####
    219           ===============================================================================  
    220          
    221          @endverbatim
    222            * @{
    223            */
    224          
    225          /**
    226            * @brief  Checks whether the specified IWDG flag is set or not.
    227            * @param  IWDG_FLAG: specifies the flag to check.
    228            *          This parameter can be one of the following values:
    229            *            @arg IWDG_FLAG_PVU: Prescaler Value Update on going
    230            *            @arg IWDG_FLAG_RVU: Reload Value Update on going
    231            * @retval The new state of IWDG_FLAG (SET or RESET).
    232            */

   \                                 In section .text, align 2, keep-with-next
    233          FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
    234          {
   \                     IWDG_GetFlagStatus: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x4604             MOV      R4,R0
    235            FlagStatus bitstatus = RESET;
   \   00000004   0x2500             MOVS     R5,#+0
    236            /* Check the parameters */
    237            assert_param(IS_IWDG_FLAG(IWDG_FLAG));
   \   00000006   0x2801             CMP      R0,#+1
   \   00000008   0xD006             BEQ.N    ??IWDG_GetFlagStatus_0
   \   0000000A   0x2802             CMP      R0,#+2
   \   0000000C   0xD004             BEQ.N    ??IWDG_GetFlagStatus_0
   \   0000000E   0x21ED             MOVS     R1,#+237
   \   00000010   0x.... 0x....      ADR.W    R0,?_0
   \   00000014   0x.... 0x....      BL       assert_failed
    238            if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
   \                     ??IWDG_GetFlagStatus_0: (+1)
   \   00000018   0x....             LDR.N    R0,??DataTable6_3  ;; 0x4000300c
   \   0000001A   0x6800             LDR      R0,[R0, #+0]
   \   0000001C   0x4220             TST      R0,R4
   \   0000001E   0xD000             BEQ.N    ??IWDG_GetFlagStatus_1
    239            {
    240              bitstatus = SET;
   \   00000020   0x2501             MOVS     R5,#+1
    241            }
    242            else
    243            {
    244              bitstatus = RESET;
    245            }
    246            /* Return the flag status */
    247            return bitstatus;
   \                     ??IWDG_GetFlagStatus_1: (+1)
   \   00000022   0x4628             MOV      R0,R5
   \   00000024   0xBD32             POP      {R1,R4,R5,PC}    ;; return
    248          }

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable6:
   \   00000000   0x40003000         DC32     0x40003000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable6_1:
   \   00000000   0x40003004         DC32     0x40003004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable6_2:
   \   00000000   0x40003008         DC32     0x40003008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable6_3:
   \   00000000   0x4000300C         DC32     0x4000300c

   \                                 In section .text, align 4, keep-with-next
   \                     ?_0:
   \   00000000   0x44 0x3A          DC8 44H, 3AH, 5CH, 57H, 4FH, 52H, 4BH, 5CH
   \              0x5C 0x57    
   \              0x4F 0x52    
   \              0x4B 0x5C    
   \   00000008   0x46 0x69          DC8 46H, 69H, 72H, 6DH, 77H, 61H, 72H, 65H
   \              0x72 0x6D    
   \              0x77 0x61    
   \              0x72 0x65    
   \   00000010   0x5F 0x4C          DC8 5FH, 4CH, 61H, 73H, 74H, 52H, 65H, 6CH
   \              0x61 0x73    
   \              0x74 0x52    
   \              0x65 0x6C    
   \   00000018   0x65 0x61          DC8 65H, 61H, 73H, 65H, 5CH, 5FH, 37H, 2EH
   \              0x73 0x65    
   \              0x5C 0x5F    
   \              0x37 0x2E    
   \   00000020   0x30 0x2E          DC8 30H, 2EH, 39H, 35H, 5CH, 4DH, 61H, 69H
   \              0x39 0x35    
   \              0x5C 0x4D    
   \              0x61 0x69    
   \   00000028   0x6E 0x4D          DC8 6EH, 4DH, 43H, 55H, 5CH, 4CH, 69H, 62H
   \              0x43 0x55    
   \              0x5C 0x4C    
   \              0x69 0x62    
   \   00000030   0x72 0x61          DC8 72H, 61H, 72H, 69H, 65H, 73H, 5CH, 53H
   \              0x72 0x69    
   \              0x65 0x73    
   \              0x5C 0x53    
   \   00000038   0x54 0x4D          DC8 54H, 4DH, 33H, 32H, 46H, 34H, 78H, 78H
   \              0x33 0x32    
   \              0x46 0x34    
   \              0x78 0x78    
   \   00000040   0x5F 0x53          DC8 5FH, 53H, 74H, 64H, 50H, 65H, 72H, 69H
   \              0x74 0x64    
   \              0x50 0x65    
   \              0x72 0x69    
   \   00000048   0x70 0x68          DC8 70H, 68H, 5FH, 44H, 72H, 69H, 76H, 65H
   \              0x5F 0x44    
   \              0x72 0x69    
   \              0x76 0x65    
   \   00000050   0x72 0x5C          DC8 72H, 5CH, 73H, 72H, 63H, 5CH, 73H, 74H
   \              0x73 0x72    
   \              0x63 0x5C    
   \              0x73 0x74    
   \   00000058   0x6D 0x33          DC8 6DH, 33H, 32H, 66H, 34H, 78H, 78H, 5FH
   \              0x32 0x66    
   \              0x34 0x78    
   \              0x78 0x5F    
   \   00000060   0x69 0x77          DC8 69H, 77H, 64H, 67H, 2EH, 63H, 0
   \              0x64 0x67    
   \              0x2E 0x63    
   \              0x00         
   \   00000067   0x00               DC8 0
    249          
    250          /**
    251            * @}
    252            */
    253          
    254          /**
    255            * @}
    256            */
    257          
    258          /**
    259            * @}
    260            */
    261          
    262          /**
    263            * @}
    264            */
    265          
    266          /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   IWDG_Enable
      16   IWDG_GetFlagStatus
        16   -> assert_failed
       0   IWDG_ReloadCounter
       8   IWDG_SetPrescaler
         8   -> assert_failed
       8   IWDG_SetReload
         8   -> assert_failed
       8   IWDG_WriteAccessCmd
         8   -> assert_failed


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable6
       4  ??DataTable6_1
       4  ??DataTable6_2
       4  ??DataTable6_3
     104  ?_0
      10  IWDG_Enable
      38  IWDG_GetFlagStatus
      10  IWDG_ReloadCounter
      46  IWDG_SetPrescaler
      26  IWDG_SetReload
      32  IWDG_WriteAccessCmd

 
 282 bytes in section .text
 
 282 bytes of CODE memory

Errors: none
Warnings: none
