// Seed: 1207716156
module module_0;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output supply0 id_2,
    input wor id_3,
    output supply0 id_4,
    output wand id_5,
    output supply0 id_6
);
  real id_8;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_5;
  module_0();
  assign id_5 = 1;
  id_6(
      id_1, (id_2), id_2 - 1, id_3, 1'b0
  );
endmodule
