# Copyright 2026 Google LLC
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles, RisingEdge, FallingEdge, with_timeout
from coralnpu_test_utils.TileLinkULInterface import (
    TileLinkULInterface,
    create_a_channel_req,
)

# --- Constants ---
SPI_MASTER_BASE = 0x40020000
SPI_REG_STATUS = SPI_MASTER_BASE + 0x00
SPI_REG_CONTROL = SPI_MASTER_BASE + 0x04
SPI_REG_TXDATA = SPI_MASTER_BASE + 0x08
SPI_REG_RXDATA = SPI_MASTER_BASE + 0x0C
SPI_REG_CSID = SPI_MASTER_BASE + 0x10
SPI_REG_CSMODE = SPI_MASTER_BASE + 0x14

# Port Indices (Calculated based on SoCChiselConfig.scala order)
# rvv_core: 0-4
# spi2tlul: 5-8
# spi_master:
PORT_SPIM_SCLK = 18
PORT_SPIM_CSB = 19
PORT_SPIM_MOSI = 20
PORT_SPIM_MISO = 21
PORT_SPIM_CLK_I = 22


async def setup_dut(dut):
    """Common setup logic."""
    # Start the main clock
    clock = Clock(dut.io_clk_i, 10, "ns")
    cocotb.start_soon(clock.start())

    # Start the asynchronous test clock (host)
    test_clock = Clock(dut.io_async_ports_hosts_clocks_0, 20, "ns")
    cocotb.start_soon(test_clock.start())

    # Start the SPI Master peripheral clock
    # This clock drives the SPI logic in the SpiMaster module
    spim_clock = Clock(dut.io_external_ports_22, 100, "ns")  # Slower clock
    cocotb.start_soon(spim_clock.start())

    # Reset the DUT
    dut.io_rst_ni.value = 0
    dut.io_async_ports_hosts_resets_0.value = 1
    await ClockCycles(dut.io_clk_i, 5)
    dut.io_rst_ni.value = 1
    dut.io_async_ports_hosts_resets_0.value = 0
    await ClockCycles(dut.io_clk_i, 20)

    return clock


@cocotb.test()
async def test_spi_master_basic_tx(dut):
    """Tests basic transmission from the SpiMaster."""
    await setup_dut(dut)

    # Instantiate a TL-UL host to drive transactions
    host_if = TileLinkULInterface(
        dut,
        host_if_name="io_external_hosts_ports_0",
        clock_name="io_async_ports_hosts_clocks_0",
        reset_name="io_async_ports_hosts_resets_0",
        width=32,
    )
    await host_if.init()

    # Log initial states
    dut._log.info(f"Initial CSB: {dut.io_external_ports_19.value}")

    # 1. Enable SPI Master
    # Div = 2 (approx), CPOL=0, CPHA=0, Enable=1
    # Control register: Div(15:8), CPHA(2), CPOL(1), Enable(0)
    # 0x0201 -> Div=2, Enable=1
    ctrl_val = (2 << 8) | 1
    dut._log.info(f"Enabling SPI Master with CONTROL=0x{ctrl_val:X}")
    write_txn = create_a_channel_req(
        address=SPI_REG_CONTROL, data=ctrl_val, mask=0xF, width=host_if.width
    )
    await host_if.host_put(write_txn)
    resp = await host_if.host_get_response()
    dut._log.info(f"Response: {resp}")
    assert resp["error"] == 0

    # 2. Assert CSID 0 and Auto Mode
    write_txn = create_a_channel_req(
        address=SPI_REG_CSID, data=0, mask=0xF, width=host_if.width
    )
    await host_if.host_put(write_txn)
    await host_if.host_get_response()

    write_txn = create_a_channel_req(
        address=SPI_REG_CSMODE, data=0, mask=0xF, width=host_if.width
    )  # Auto
    await host_if.host_put(write_txn)
    await host_if.host_get_response()

    # 3. Write Data to TX FIFO
    test_byte = 0xA5  # 10100101
    dut._log.info(f"Writing 0x{test_byte:X} to TXDATA")
    write_txn = create_a_channel_req(
        address=SPI_REG_TXDATA, data=test_byte, mask=0xF, width=host_if.width
    )
    await host_if.host_put(write_txn)
    resp = await host_if.host_get_response()
    assert resp["error"] == 0

    # 4. Monitor SPI Signals
    # Wait for CSB to go Low
    dut._log.info(f"Current CSB: {dut.io_external_ports_19.value}")
    if dut.io_external_ports_19.value == 1:
        dut._log.info("Waiting for CSB low...")
        timeout_ns = 5000
        try:
            await with_timeout(FallingEdge(dut.io_external_ports_19), timeout_ns, "ns")
            dut._log.info("CSB went low!")
        except Exception as e:
            dut._log.error(
                f"CSB did not go low within {timeout_ns}ns. Current CSB: {dut.io_external_ports_19.value}"
            )
            raise e
    else:
        dut._log.info("CSB is already low!")

    # Verify MOSI data
    # CPOL=0, CPHA=0: Data valid on rising edge, changed on falling edge (or setup before first rising)
    # Sample on Rising Edge of SCLK
    received_val = 0
    for i in range(8):
        await RisingEdge(dut.io_external_ports_18)  # SCLK Rising
        bit = int(dut.io_external_ports_20.value)  # MOSI
        received_val = (received_val << 1) | bit
        dut._log.info(f"Bit {7 - i}: {bit}")

    dut._log.info(f"Received Value: 0x{received_val:X}")
    assert received_val == test_byte, (
        f"Expected 0x{test_byte:X}, got 0x{received_val:X}"
    )

    # Wait for CSB to go High
    await RisingEdge(dut.io_external_ports_19)
    dut._log.info("CSB went high. Transaction complete.")
