# CPU_5stage_pipeline
Digital design contest at EDABK Lab   
<span style="font-size: 120 px;">**Overview:**</span>

Description: This project implements and optimizes the IBEX core with a 5-stage pipeline.

<span style="font-size: 120 px;">**Features**</span>  
-Design Metrics: The pipeline architecture includes 5 stages: Instruction Fetch, Instruction Decode, Instruction Execute, Instruction Memory, and Instruction Writeback.

-Verification Method: Constrained-random verification + Assertion + Expected value comparison .

-Synthesis: Synthesizing to netlist and measuring power consumption.

<span style="font-size: 120 px;">**Tools and management:**</span>
![tool](https://github.com/user-attachments/assets/d610d5db-680e-4bda-8018-32bfecdb8615)

<span style="font-size: 120 px;">**Architecture:**</span>


![github2](https://github.com/user-attachments/assets/cca8d703-f45d-44c4-bafb-9533e0a033e7)

<span style="font-size: 120 px;">**Verification Environment:**</span>

![github1](https://github.com/user-attachments/assets/3b6e3688-43a3-472e-a07f-fe402143d447)

<span style="font-size: 120 px;">**Result of testcase:**</span>

![github3](https://github.com/user-attachments/assets/028978a9-d3ae-4c86-b894-0c01caeef0e9)

<span style="font-size: 120 px;">**Result of code coverage:**</span>

![github4](https://github.com/user-attachments/assets/1b3c9524-9112-44cf-8db2-f6b93f377aa4)
