verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8b3d" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0_1/sim/design_1_util_vector_logic_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
