
---------- Begin Simulation Statistics ----------
final_tick                                  226698000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 323235                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684908                       # Number of bytes of host memory used
host_op_rate                                   346811                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.83                       # Real time elapsed on the host
host_tick_rate                              273590495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      267790                       # Number of instructions simulated
sim_ops                                        287363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000227                       # Number of seconds simulated
sim_ticks                                   226698000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.792847                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   18188                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                28071                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1587                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             27696                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                913                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1439                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              526                       # Number of indirect misses.
system.cpu.branchPred.lookups                   34747                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2395                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          176                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      267790                       # Number of instructions committed
system.cpu.committedOps                        287363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.693103                       # CPI: cycles per instruction
system.cpu.discardedOps                          4634                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             163600                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72979                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            22453                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          100138                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.590632                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           453396                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  183105     63.72%     63.72% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1064      0.37%     64.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                  72438     25.21%     89.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 30756     10.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   287363                       # Class of committed instruction
system.cpu.tickCycles                          353258                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   115                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3058                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    226698000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1658                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1340                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                58                       # Transaction distribution
system.membus.trans_dist::ReadExResp               58                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1569                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            89                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       186176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         9472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  195648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1716                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.014569                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.119854                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1691     98.54%     98.54% # Request fanout histogram
system.membus.snoop_fanout::1                      25      1.46%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1716                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8781000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7979750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy             790500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    226698000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         100416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       100416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         442950533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41500146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             484450679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    442950533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        442950533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         282314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               282314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         282314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        442950533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41500146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            484732993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000386249250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                197                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1716                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1331                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1716                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1331                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1089                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                5                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4644750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15726000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7859.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26609.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      480                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     175                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1716                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1331                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    351.555556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.834519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.601915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           30     20.83%     20.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           35     24.31%     45.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     18.06%     63.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17     11.81%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      5.56%     80.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      3.47%     84.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      4.86%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.08%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      9.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          144                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.769231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.807105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.160447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              3     23.08%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             5     38.46%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3     23.08%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.145622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.554700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12     92.31%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      7.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  37824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   72000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   13440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  109824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                85184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       166.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    484.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    375.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     226684500                       # Total gap between requests
system.mem_ctrls.avgGap                      74395.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        28416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 125347378.450625941157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41500145.568112641573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59285922.240160919726                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1331                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11755250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      3970750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4629256750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      7492.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27011.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3478029.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               328440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               170775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1620780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             328860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         24076800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         66777120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          111127335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.199891                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    173400250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     45757750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               714000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               375705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2598960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             767340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         22976700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         67703520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          112960785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.287523                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    175716250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     43441750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       226698000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    226698000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        69265                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            69265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        69265                       # number of overall hits
system.cpu.icache.overall_hits::total           69265                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1569                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1569                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1569                       # number of overall misses
system.cpu.icache.overall_misses::total          1569                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52599500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52599500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52599500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52599500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        70834                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        70834                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        70834                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        70834                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022150                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022150                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022150                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022150                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33524.219248                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33524.219248                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33524.219248                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33524.219248                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1340                       # number of writebacks
system.cpu.icache.writebacks::total              1340                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1569                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1569                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1569                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1569                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51030500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51030500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51030500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51030500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022150                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022150                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022150                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022150                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32524.219248                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32524.219248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32524.219248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32524.219248                       # average overall mshr miss latency
system.cpu.icache.replacements                   1340                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        69265                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           69265                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1569                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1569                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52599500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52599500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        70834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        70834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33524.219248                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33524.219248                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51030500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51030500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32524.219248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32524.219248                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    226698000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           217.841547                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               70834                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1569                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.145953                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   217.841547                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            143237                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           143237                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    226698000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    226698000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    226698000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       101200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           101200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       101222                       # number of overall hits
system.cpu.dcache.overall_hits::total          101222                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          183                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            183                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          192                       # number of overall misses
system.cpu.dcache.overall_misses::total           192                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10743500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10743500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10743500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10743500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       101383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       101383                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       101414                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       101414                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001805                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001805                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001893                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001893                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58707.650273                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58707.650273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55955.729167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55955.729167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           45                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           45                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          145                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8120000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8120000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8560000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8560000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001361                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001361                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58840.579710                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58840.579710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59034.482759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59034.482759                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           89                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            89                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5259000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5259000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001240                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001240                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59089.887640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59089.887640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4672000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4672000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        58400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        58400                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        29506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          29506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           94                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           94                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5484500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5484500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        29600                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        29600                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58345.744681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58345.744681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           58                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3448000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3448000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59448.275862                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59448.275862                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.290323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.290323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       440000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       440000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.225806                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.225806                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 62857.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 62857.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          417                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          417                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       108000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       108000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004773                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004773                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004773                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004773                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        53000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          419                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          419                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          419                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          419                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    226698000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           128.100460                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              102205                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               147                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            695.272109                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.100460                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.125098                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.125098                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.141602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            204651                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           204651                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    226698000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    226698000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

-----------------------------------------------------------------------

