/*
 * Copyright (c) 2021-2022 International Innovation Center of Tsinghua University, Shanghai
 * Ventus is licensed under Mulan PSL v2.
 * You can use this software according to the terms and conditions of the Mulan PSL v2.
 * You may obtain a copy of Mulan PSL v2 at:
 *          http://license.coscl.org.cn/MulanPSL2
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
 * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
 * MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
 * See the Mulan PSL v2 for more details. */

package L2cache

import chisel3._
import chisel3.util._
import chisel3.internal.sourceinfo.SourceInfo
import freechips.rocketchip.tilelink._
import TLPermissions._
import TLMessages._
import MetaData._

class ScheduleRequest(params:InclusiveCacheParameters_lite) extends Bundle 
{
  val a = Decoupled(new FullRequest(params)) 
  val d = Decoupled(new DirectoryResult_lite(params))
  val data =Output(UInt(params.data_bits.W))
  val dir = Decoupled(new DirectoryWrite_lite(params))

}
class  Status(params:InclusiveCacheParameters_lite)extends  DirectoryResult_lite(params)
{

}
class Merge_meta(params:InclusiveCacheParameters_lite) extends Bundle{
  val mask =UInt(params.mask_bits.W)
  val data =UInt(params.data_bits.W)
  val opcode =UInt(params.op_bits.W)
  val put =UInt(params.putBits.W)
  val source=UInt(params.source_bits.W)
}

class MSHR (params:InclusiveCacheParameters_lite)extends Module {
  val io = IO(new Bundle {
    val allocate = Flipped(Valid(new Status(params)))
    //   val cancel_pending = Input(Bool())
    val status = Output(new Status(params))
    val valid = Input(Bool())
    val mshr_wait = Input(Bool())
    val mixed = Input(Bool())
    val schedule = new ScheduleRequest(params)
    val merge = Flipped(Valid(new Merge_meta(params)))
    val sinkd = Flipped(Valid(new SinkDResponse(params)))

  })
  val mixed_reg = RegInit(false.B)
  val data_reg = RegInit(0.U(params.data_bits.W))
  val request = RegInit(0.U.asTypeOf(new Status(params)))

  val full_mask = FillInterleaved(params.micro.writeBytes * 8, io.merge.bits.mask)
  val merge_data = (io.merge.bits.data & full_mask) | (data_reg & (~full_mask).asUInt())


  val sche_a_valid = RegInit(false.B)
  val sche_dir_valid = RegInit(false.B)
  val sink_d_reg = RegInit(false.B)
  io.status := request
  when(io.allocate.valid) {
    request := io.allocate.bits
    sink_d_reg := false.B


  }
  //  when(io.allocate.valid){
  //    pending_reg := io.allocate.bits.pending
  //    pending_index_reg := io.allocate.bits.pending_index
  //  }.elsewhen(io.cancel_pending){
  //    pending_reg :=false.B
  //    pending_index_reg := 0.U
  //  }

  when(io.allocate.valid) {
    data_reg := io.allocate.bits.data
  }.elsewhen(io.merge.valid) {
    data_reg := merge_data
  }.elsewhen(io.sinkd.valid){
    data_reg := io.sinkd.bits.data
  }

  io.schedule.d.valid := io.valid && sink_d_reg //为了使得最后全弹出来才拉低，需要知道这个MSHR是否还有效
  io.schedule.d.bits := request
  io.schedule.d.bits.hit := false.B
  io.schedule.d.bits.dirty := false.B
  io.schedule.d.bits.data := data_reg

  io.schedule.data :=data_reg

  io.schedule.a.valid := sche_a_valid && !io.mshr_wait
  io.schedule.a.bits.set := request.set
  io.schedule.a.bits.opcode := Get
  io.schedule.a.bits.tag := request.tag
  io.schedule.a.bits.l2cidx := request.l2cidx
  io.schedule.a.bits.param := request.param
  io.schedule.a.bits.put := request.put
  io.schedule.a.bits.offset := request.offset
  io.schedule.a.bits.source := request.source
  io.schedule.a.bits.data := request.data
  io.schedule.a.bits.size := request.size
  io.schedule.a.bits.mask := ~(0.U(params.mask_bits.W))
  io.schedule.a.bits.spike_info.foreach{ _ := request.spike_info.getOrElse(0.U) }
  when(io.schedule.a.fire()) {
    sche_a_valid := false.B
  }.elsewhen(io.allocate.valid) {
    sche_a_valid := true.B
  }.otherwise {
    sche_a_valid := sche_a_valid
  }
  when(io.allocate.valid){
    sche_dir_valid :=false.B
  }.elsewhen(io.schedule.dir.fire()) {
    sche_dir_valid := false.B
  }.elsewhen(io.mixed){
    sche_dir_valid:=false.B
  }.elsewhen(io.sinkd.valid && !(io.mixed||mixed_reg)){
    sche_dir_valid:=true.B
  }


  when(io.allocate.valid) {
    mixed_reg:=false.B
  }.elsewhen(io.mixed){
    mixed_reg:=true.B
  } //this MSHR has read miss and write miss

  io.schedule.dir.valid:=sche_dir_valid && (request.opcode===Get)// one write miss should not write directory
  io.schedule.dir.bits.set:=request.set
  io.schedule.dir.bits.data.tag:=request.tag
  io.schedule.dir.bits.way:=request.way
//  io.schedule.dir.bits.is_writemiss:= (request.opcode===PutFullData) ||(request.opcode===PutPartialData)




  when (io.sinkd.valid ) {

    sink_d_reg :=true.B

  }


}
