Timing Report Max Delay Analysis

SmartTime Version v12.1
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Thu Aug 29 21:18:26 2019


Design: creative
Family: IGLOO2
Die: M2GL025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_C0_0/FCCC_C0_0/GL0
Period (ns):                8.737
Frequency (MHz):            114.456
Required Period (ns):       8.333
Required Frequency (MHz):   120.005
External Setup (ns):        N/A
Max Clock-To-Out (ns):      12.386

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_C0_0/FCCC_C0_0/GL0

SET Register to Register

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[5]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_113:EN
  Delay (ns):              8.378
  Slack (ns):             -0.404
  Arrival (ns):           12.909
  Required (ns):          12.505
  Setup (ns):              0.363
  Minimum Period (ns):     8.737

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[5]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[18]:EN
  Delay (ns):              8.317
  Slack (ns):             -0.352
  Arrival (ns):           12.848
  Required (ns):          12.496
  Setup (ns):              0.363
  Minimum Period (ns):     8.685

Path 3
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[5]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[19]:EN
  Delay (ns):              8.317
  Slack (ns):             -0.352
  Arrival (ns):           12.848
  Required (ns):          12.496
  Setup (ns):              0.363
  Minimum Period (ns):     8.685

Path 4
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[0]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[1]
  Delay (ns):              8.661
  Slack (ns):             -0.302
  Arrival (ns):           13.201
  Required (ns):          12.899
  Setup (ns):              0.118
  Minimum Period (ns):     8.635

Path 5
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[0]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[1]
  Delay (ns):              8.648
  Slack (ns):             -0.288
  Arrival (ns):           13.188
  Required (ns):          12.900
  Setup (ns):              0.118
  Minimum Period (ns):     8.621


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[5]:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_113:EN
  data required time                                 12.505
  data arrival time                          -       12.909
  slack                                              -0.404
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.439          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.567                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB22:An (f)
               +     0.372          cell: ADLIB:RGB
  3.939                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB22:YR (r)
               +     0.592          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB22_rgbr_net_1
  4.531                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[5]:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.658                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[5]:Q (f)
               +     0.756          net: Rattlesnake_0/current_state[5]
  5.414                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIH293[14]:C (f)
               +     0.117          cell: ADLIB:CFG3
  5.531                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIH293[14]:Y (r)
               +     0.267          net: Rattlesnake_0/un1_current_state_13_0_a2_1
  5.798                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_tr33_0_o3_RNID6IB:B (r)
               +     0.186          cell: ADLIB:CFG4
  5.984                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_tr33_0_o3_RNID6IB:Y (r)
               +     1.221          net: Rattlesnake_0/un1_current_state_10
  7.205                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.un1_current_state_1_i_a2_RNIGROL:B (r)
               +     0.118          cell: ADLIB:CFG3
  7.323                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.un1_current_state_1_i_a2_RNIGROL:Y (f)
               +     1.018          net: Rattlesnake_0/data_access_enable_iv_i_i_a2_0
  8.341                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_o2_2_1_RNI7E9T:C (f)
               +     0.102          cell: ADLIB:CFG4
  8.443                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_o2_2_1_RNI7E9T:Y (f)
               +     0.763          net: Rattlesnake_0/data_access_enable
  9.206                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_data_access_i.exception_alignment:C (f)
               +     0.102          cell: ADLIB:CFG4
  9.308                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_data_access_i.exception_alignment:Y (f)
               +     1.401          net: Rattlesnake_0/exception_alignment
  10.709                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_fast_0:D (f)
               +     0.193          cell: ADLIB:CFG4
  10.902                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_fast_0:Y (f)
               +     2.007          net: Rattlesnake_0/un1_exception_alignment_7_fast_0
  12.909                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_113:EN (f)
                                    
  12.909                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.333                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  8.333                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  10.947                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  11.252                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  11.461                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YEn (f)
               +     0.447          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn_GEast
  11.908                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:An (f)
               +     0.372          cell: ADLIB:RGB
  12.280                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:YL (r)
               +     0.588          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23_rgbl_net_1
  12.868                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_113:CLK (r)
               -     0.363          Library setup time: ADLIB:SLE
  12.505                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_113:EN
                                    
  12.505                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_GREEN
  Delay (ns):              7.865
  Arrival (ns):           12.386
  Clock to Out (ns):      12.386

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_RED
  Delay (ns):              7.125
  Arrival (ns):           11.646
  Clock to Out (ns):      11.646

Path 3
  From: Rattlesnake_0/TXD_Z:CLK
  To:   TXD
  Delay (ns):              5.135
  Arrival (ns):            9.675
  Clock to Out (ns):       9.675


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                                    N/C
  data arrival time                          -       12.386
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.454          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.582                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB40:An (f)
               +     0.372          cell: ADLIB:RGB
  3.954                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB40:YR (r)
               +     0.567          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB40_rgbr_net_1
  4.521                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  4.623                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:Q (r)
               +     2.750          net: LED_RED_c
  7.373                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:A (r)
               +     0.157          cell: ADLIB:CFG1
  7.530                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:Y (f)
               +     1.273          net: LED_GREEN_c
  8.803                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.388          cell: ADLIB:IOOUTFF_BYPASS
  9.191                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.367          net: LED_GREEN_obuf/U0/DOUT
  9.558                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.828          cell: ADLIB:IOPAD_TRI
  12.386                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  12.386                       LED_GREEN (f)
                                    
  12.386                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_128[12]:ALn
  Delay (ns):              3.717
  Slack (ns):              4.179
  Arrival (ns):            8.257
  Required (ns):          12.436
  Recovery (ns):           0.415
  Minimum Period (ns):     4.154
  Skew (ns):               0.022

Path 2
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_128[1]:ALn
  Delay (ns):              3.717
  Slack (ns):              4.179
  Arrival (ns):            8.257
  Required (ns):          12.436
  Recovery (ns):           0.415
  Minimum Period (ns):     4.154
  Skew (ns):               0.022

Path 3
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[1]:ALn
  Delay (ns):              3.717
  Slack (ns):              4.179
  Arrival (ns):            8.257
  Required (ns):          12.436
  Recovery (ns):           0.415
  Minimum Period (ns):     4.154
  Skew (ns):               0.022

Path 4
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_32[11]:ALn
  Delay (ns):              3.717
  Slack (ns):              4.179
  Arrival (ns):            8.257
  Required (ns):          12.436
  Recovery (ns):           0.415
  Minimum Period (ns):     4.154
  Skew (ns):               0.022

Path 5
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_64[0]:ALn
  Delay (ns):              3.717
  Slack (ns):              4.179
  Arrival (ns):            8.257
  Required (ns):          12.436
  Recovery (ns):           0.415
  Minimum Period (ns):     4.154
  Skew (ns):               0.022


Expanded Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_128[12]:ALn
  data required time                                 12.436
  data arrival time                          -        8.257
  slack                                               4.179
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.441          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.569                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.372          cell: ADLIB:RGB
  3.941                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.599          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  4.540                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.667                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     0.382          net: Rattlesnake_0/cpu_reset
  5.049                        Rattlesnake_0/un1_reset_n_i:A (f)
               +     0.117          cell: ADLIB:CFG2
  5.166                        Rattlesnake_0/un1_reset_n_i:Y (r)
               +     1.204          net: Rattlesnake_0/N_6035
  6.370                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:An (f)
               +     0.440          cell: ADLIB:GBM
  6.810                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:YWn (f)
               +     0.441          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_YWn
  7.251                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB10:An (f)
               +     0.372          cell: ADLIB:RGB
  7.623                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB10:YR (r)
               +     0.634          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB10_rgbr_net_1
  8.257                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_128[12]:ALn (r)
                                    
  8.257                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.333                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  8.333                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  10.947                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  11.252                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  11.461                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.440          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.901                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB12:An (f)
               +     0.372          cell: ADLIB:RGB
  12.273                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB12:YR (r)
               +     0.578          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB12_rgbr_net_1
  12.851                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_128[12]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  12.436                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_128[12]:ALn
                                    
  12.436                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

