vendor_name = ModelSim
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Waveform5.vwf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fibonacci_test.hex
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/reg8.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/prog1.hex
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux8_4.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux8_4.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/pll1.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/pll1.v
source_file = 1, Inputs.vwf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom2.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom2.v
source_file = 1, microinstruction_rom.hex
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/reg16.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/testbench.bdf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Waveform.vwf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/shifter.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/carry_block.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Waveform4.vwf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block_1.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.hex
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Waveform6.vwf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block2.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/mux_tsc.tdf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_joi1.tdf
design_name = uc1
instance = comp, \MWout~output , MWout~output, uc1, 1
instance = comp, \MRout~output , MRout~output, uc1, 1
instance = comp, \APOSMUX[15]~output , APOSMUX[15]~output, uc1, 1
instance = comp, \APOSMUX[14]~output , APOSMUX[14]~output, uc1, 1
instance = comp, \APOSMUX[13]~output , APOSMUX[13]~output, uc1, 1
instance = comp, \APOSMUX[12]~output , APOSMUX[12]~output, uc1, 1
instance = comp, \APOSMUX[11]~output , APOSMUX[11]~output, uc1, 1
instance = comp, \APOSMUX[10]~output , APOSMUX[10]~output, uc1, 1
instance = comp, \APOSMUX[9]~output , APOSMUX[9]~output, uc1, 1
instance = comp, \APOSMUX[8]~output , APOSMUX[8]~output, uc1, 1
instance = comp, \APOSMUX[7]~output , APOSMUX[7]~output, uc1, 1
instance = comp, \APOSMUX[6]~output , APOSMUX[6]~output, uc1, 1
instance = comp, \APOSMUX[5]~output , APOSMUX[5]~output, uc1, 1
instance = comp, \APOSMUX[4]~output , APOSMUX[4]~output, uc1, 1
instance = comp, \APOSMUX[3]~output , APOSMUX[3]~output, uc1, 1
instance = comp, \APOSMUX[2]~output , APOSMUX[2]~output, uc1, 1
instance = comp, \APOSMUX[1]~output , APOSMUX[1]~output, uc1, 1
instance = comp, \APOSMUX[0]~output , APOSMUX[0]~output, uc1, 1
instance = comp, \Bout[15]~output , Bout[15]~output, uc1, 1
instance = comp, \Bout[14]~output , Bout[14]~output, uc1, 1
instance = comp, \Bout[13]~output , Bout[13]~output, uc1, 1
instance = comp, \Bout[12]~output , Bout[12]~output, uc1, 1
instance = comp, \Bout[11]~output , Bout[11]~output, uc1, 1
instance = comp, \Bout[10]~output , Bout[10]~output, uc1, 1
instance = comp, \Bout[9]~output , Bout[9]~output, uc1, 1
instance = comp, \Bout[8]~output , Bout[8]~output, uc1, 1
instance = comp, \Bout[7]~output , Bout[7]~output, uc1, 1
instance = comp, \Bout[6]~output , Bout[6]~output, uc1, 1
instance = comp, \Bout[5]~output , Bout[5]~output, uc1, 1
instance = comp, \Bout[4]~output , Bout[4]~output, uc1, 1
instance = comp, \Bout[3]~output , Bout[3]~output, uc1, 1
instance = comp, \Bout[2]~output , Bout[2]~output, uc1, 1
instance = comp, \Bout[1]~output , Bout[1]~output, uc1, 1
instance = comp, \Bout[0]~output , Bout[0]~output, uc1, 1
instance = comp, \COUT[15]~output , COUT[15]~output, uc1, 1
instance = comp, \COUT[14]~output , COUT[14]~output, uc1, 1
instance = comp, \COUT[13]~output , COUT[13]~output, uc1, 1
instance = comp, \COUT[12]~output , COUT[12]~output, uc1, 1
instance = comp, \COUT[11]~output , COUT[11]~output, uc1, 1
instance = comp, \COUT[10]~output , COUT[10]~output, uc1, 1
instance = comp, \COUT[9]~output , COUT[9]~output, uc1, 1
instance = comp, \COUT[8]~output , COUT[8]~output, uc1, 1
instance = comp, \COUT[7]~output , COUT[7]~output, uc1, 1
instance = comp, \COUT[6]~output , COUT[6]~output, uc1, 1
instance = comp, \COUT[5]~output , COUT[5]~output, uc1, 1
instance = comp, \COUT[4]~output , COUT[4]~output, uc1, 1
instance = comp, \COUT[3]~output , COUT[3]~output, uc1, 1
instance = comp, \COUT[2]~output , COUT[2]~output, uc1, 1
instance = comp, \COUT[1]~output , COUT[1]~output, uc1, 1
instance = comp, \COUT[0]~output , COUT[0]~output, uc1, 1
instance = comp, \DataOut[15]~output , DataOut[15]~output, uc1, 1
instance = comp, \DataOut[14]~output , DataOut[14]~output, uc1, 1
instance = comp, \DataOut[13]~output , DataOut[13]~output, uc1, 1
instance = comp, \DataOut[12]~output , DataOut[12]~output, uc1, 1
instance = comp, \DataOut[11]~output , DataOut[11]~output, uc1, 1
instance = comp, \DataOut[10]~output , DataOut[10]~output, uc1, 1
instance = comp, \DataOut[9]~output , DataOut[9]~output, uc1, 1
instance = comp, \DataOut[8]~output , DataOut[8]~output, uc1, 1
instance = comp, \DataOut[7]~output , DataOut[7]~output, uc1, 1
instance = comp, \DataOut[6]~output , DataOut[6]~output, uc1, 1
instance = comp, \DataOut[5]~output , DataOut[5]~output, uc1, 1
instance = comp, \DataOut[4]~output , DataOut[4]~output, uc1, 1
instance = comp, \DataOut[3]~output , DataOut[3]~output, uc1, 1
instance = comp, \DataOut[2]~output , DataOut[2]~output, uc1, 1
instance = comp, \DataOut[1]~output , DataOut[1]~output, uc1, 1
instance = comp, \DataOut[0]~output , DataOut[0]~output, uc1, 1
instance = comp, \Kout[15]~output , Kout[15]~output, uc1, 1
instance = comp, \Kout[14]~output , Kout[14]~output, uc1, 1
instance = comp, \Kout[13]~output , Kout[13]~output, uc1, 1
instance = comp, \Kout[12]~output , Kout[12]~output, uc1, 1
instance = comp, \Kout[11]~output , Kout[11]~output, uc1, 1
instance = comp, \Kout[10]~output , Kout[10]~output, uc1, 1
instance = comp, \Kout[9]~output , Kout[9]~output, uc1, 1
instance = comp, \Kout[8]~output , Kout[8]~output, uc1, 1
instance = comp, \Kout[7]~output , Kout[7]~output, uc1, 1
instance = comp, \Kout[6]~output , Kout[6]~output, uc1, 1
instance = comp, \Kout[5]~output , Kout[5]~output, uc1, 1
instance = comp, \Kout[4]~output , Kout[4]~output, uc1, 1
instance = comp, \Kout[3]~output , Kout[3]~output, uc1, 1
instance = comp, \Kout[2]~output , Kout[2]~output, uc1, 1
instance = comp, \Kout[1]~output , Kout[1]~output, uc1, 1
instance = comp, \Kout[0]~output , Kout[0]~output, uc1, 1
instance = comp, \OPCODE_out[15]~output , OPCODE_out[15]~output, uc1, 1
instance = comp, \OPCODE_out[14]~output , OPCODE_out[14]~output, uc1, 1
instance = comp, \OPCODE_out[13]~output , OPCODE_out[13]~output, uc1, 1
instance = comp, \OPCODE_out[12]~output , OPCODE_out[12]~output, uc1, 1
instance = comp, \OPCODE_out[11]~output , OPCODE_out[11]~output, uc1, 1
instance = comp, \OPCODE_out[10]~output , OPCODE_out[10]~output, uc1, 1
instance = comp, \OPCODE_out[9]~output , OPCODE_out[9]~output, uc1, 1
instance = comp, \OPCODE_out[8]~output , OPCODE_out[8]~output, uc1, 1
instance = comp, \OPCODE_out[7]~output , OPCODE_out[7]~output, uc1, 1
instance = comp, \OPCODE_out[6]~output , OPCODE_out[6]~output, uc1, 1
instance = comp, \OPCODE_out[5]~output , OPCODE_out[5]~output, uc1, 1
instance = comp, \OPCODE_out[4]~output , OPCODE_out[4]~output, uc1, 1
instance = comp, \OPCODE_out[3]~output , OPCODE_out[3]~output, uc1, 1
instance = comp, \OPCODE_out[2]~output , OPCODE_out[2]~output, uc1, 1
instance = comp, \OPCODE_out[1]~output , OPCODE_out[1]~output, uc1, 1
instance = comp, \OPCODE_out[0]~output , OPCODE_out[0]~output, uc1, 1
instance = comp, \SEL_REG_out[5]~output , SEL_REG_out[5]~output, uc1, 1
instance = comp, \SEL_REG_out[4]~output , SEL_REG_out[4]~output, uc1, 1
instance = comp, \SEL_REG_out[3]~output , SEL_REG_out[3]~output, uc1, 1
instance = comp, \SEL_REG_out[2]~output , SEL_REG_out[2]~output, uc1, 1
instance = comp, \SEL_REG_out[1]~output , SEL_REG_out[1]~output, uc1, 1
instance = comp, \SEL_REG_out[0]~output , SEL_REG_out[0]~output, uc1, 1
instance = comp, \WR_out[15]~output , WR_out[15]~output, uc1, 1
instance = comp, \WR_out[14]~output , WR_out[14]~output, uc1, 1
instance = comp, \WR_out[13]~output , WR_out[13]~output, uc1, 1
instance = comp, \WR_out[12]~output , WR_out[12]~output, uc1, 1
instance = comp, \WR_out[11]~output , WR_out[11]~output, uc1, 1
instance = comp, \WR_out[10]~output , WR_out[10]~output, uc1, 1
instance = comp, \WR_out[9]~output , WR_out[9]~output, uc1, 1
instance = comp, \WR_out[8]~output , WR_out[8]~output, uc1, 1
instance = comp, \WR_out[7]~output , WR_out[7]~output, uc1, 1
instance = comp, \WR_out[6]~output , WR_out[6]~output, uc1, 1
instance = comp, \WR_out[5]~output , WR_out[5]~output, uc1, 1
instance = comp, \WR_out[4]~output , WR_out[4]~output, uc1, 1
instance = comp, \WR_out[3]~output , WR_out[3]~output, uc1, 1
instance = comp, \WR_out[2]~output , WR_out[2]~output, uc1, 1
instance = comp, \WR_out[1]~output , WR_out[1]~output, uc1, 1
instance = comp, \WR_out[0]~output , WR_out[0]~output, uc1, 1
instance = comp, \clk_mem~input , clk_mem~input, uc1, 1
instance = comp, \clk_mem~inputclkctrl , clk_mem~inputclkctrl, uc1, 1
instance = comp, \clk_pc~input , clk_pc~input, uc1, 1
instance = comp, \clk_pc~inputclkctrl , clk_pc~inputclkctrl, uc1, 1
instance = comp, \inst4|PC[0]~8 , inst4|PC[0]~8, uc1, 1
instance = comp, \inst4|PC[1]~10 , inst4|PC[1]~10, uc1, 1
instance = comp, \inst4|PC[2]~12 , inst4|PC[2]~12, uc1, 1
instance = comp, \inst4|PC[3]~14 , inst4|PC[3]~14, uc1, 1
instance = comp, \inst4|PC[4]~16 , inst4|PC[4]~16, uc1, 1
instance = comp, \inst4|PC[5]~18 , inst4|PC[5]~18, uc1, 1
instance = comp, \inst4|PC[6]~20 , inst4|PC[6]~20, uc1, 1
instance = comp, \inst4|PC[7]~22 , inst4|PC[7]~22, uc1, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0 , inst|altsyncram_component|auto_generated|ram_block1a0, uc1, 1
instance = comp, \nRST~input , nRST~input, uc1, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a3 , inst|altsyncram_component|auto_generated|ram_block1a3, uc1, 1
instance = comp, \inst1|WideOr16~0 , inst1|WideOr16~0, uc1, 1
instance = comp, \inst1|WideOr7~5 , inst1|WideOr7~5, uc1, 1
instance = comp, \inst1|WideOr24~0 , inst1|WideOr24~0, uc1, 1
instance = comp, \inst1|WideOr24~1 , inst1|WideOr24~1, uc1, 1
instance = comp, \inst1|WideOr0~1 , inst1|WideOr0~1, uc1, 1
instance = comp, \inst1|WideOr0~0 , inst1|WideOr0~0, uc1, 1
instance = comp, \inst1|WideOr0~2 , inst1|WideOr0~2, uc1, 1
instance = comp, \inst1|WideOr0~3 , inst1|WideOr0~3, uc1, 1
instance = comp, \inst1|WideOr19~2 , inst1|WideOr19~2, uc1, 1
instance = comp, \inst1|WideOr0~4 , inst1|WideOr0~4, uc1, 1
instance = comp, \inst1|WideOr0~5 , inst1|WideOr0~5, uc1, 1
instance = comp, \inst1|Type[6] , inst1|Type[6], uc1, 1
instance = comp, \clk_reg~input , clk_reg~input, uc1, 1
instance = comp, \clk_reg~inputclkctrl , clk_reg~inputclkctrl, uc1, 1
instance = comp, \inst1|WideOr12~0 , inst1|WideOr12~0, uc1, 1
instance = comp, \inst1|MR , inst1|MR, uc1, 1
instance = comp, \inst1|ALUC~0 , inst1|ALUC~0, uc1, 1
instance = comp, \inst1|ALUC~1 , inst1|ALUC~1, uc1, 1
instance = comp, \inst1|ALUC[3] , inst1|ALUC[3], uc1, 1
instance = comp, \inst1|WideOr7~2 , inst1|WideOr7~2, uc1, 1
instance = comp, \inst1|WideOr7~3 , inst1|WideOr7~3, uc1, 1
instance = comp, \inst1|WideOr7~1 , inst1|WideOr7~1, uc1, 1
instance = comp, \inst1|WideOr7~4 , inst1|WideOr7~4, uc1, 1
instance = comp, \inst1|WideOr7~6 , inst1|WideOr7~6, uc1, 1
instance = comp, \inst1|ALUC[0] , inst1|ALUC[0], uc1, 1
instance = comp, \inst1|WideOr19~3 , inst1|WideOr19~3, uc1, 1
instance = comp, \inst1|Selector16~2 , inst1|Selector16~2, uc1, 1
instance = comp, \inst1|Sel_C[1] , inst1|Sel_C[1], uc1, 1
instance = comp, \inst1|Selector18~2 , inst1|Selector18~2, uc1, 1
instance = comp, \inst1|Sel_C[3] , inst1|Sel_C[3], uc1, 1
instance = comp, \inst1|Selector19~2 , inst1|Selector19~2, uc1, 1
instance = comp, \inst1|Sel_C[4] , inst1|Sel_C[4], uc1, 1
instance = comp, \inst1|WideOr19~4 , inst1|WideOr19~4, uc1, 1
instance = comp, \inst1|Sel_C[5] , inst1|Sel_C[5], uc1, 1
instance = comp, \inst1|Selector14~1 , inst1|Selector14~1, uc1, 1
instance = comp, \inst1|Selector14~0 , inst1|Selector14~0, uc1, 1
instance = comp, \inst1|Selector14~2 , inst1|Selector14~2, uc1, 1
instance = comp, \inst1|WideOr7~0 , inst1|WideOr7~0, uc1, 1
instance = comp, \inst1|Selector14~3 , inst1|Selector14~3, uc1, 1
instance = comp, \inst1|Sel_C[0] , inst1|Sel_C[0], uc1, 1
instance = comp, \inst1|Selector17~2 , inst1|Selector17~2, uc1, 1
instance = comp, \inst1|Sel_C[2] , inst1|Sel_C[2], uc1, 1
instance = comp, \inst2|Decoder0~6 , inst2|Decoder0~6, uc1, 1
instance = comp, \inst2|Decoder0~7 , inst2|Decoder0~7, uc1, 1
instance = comp, \inst2|r0[0] , inst2|r0[0], uc1, 1
instance = comp, \inst1|WideOr16~2 , inst1|WideOr16~2, uc1, 1
instance = comp, \inst1|WideOr16~3 , inst1|WideOr16~3, uc1, 1
instance = comp, \inst1|WideOr16~1 , inst1|WideOr16~1, uc1, 1
instance = comp, \inst1|WideOr16~4 , inst1|WideOr16~4, uc1, 1
instance = comp, \inst1|WideOr16~5 , inst1|WideOr16~5, uc1, 1
instance = comp, \inst1|Sel_B[1] , inst1|Sel_B[1], uc1, 1
instance = comp, \inst2|block3|Mux0~0 , inst2|block3|Mux0~0, uc1, 1
instance = comp, \inst1|WideOr10~0 , inst1|WideOr10~0, uc1, 1
instance = comp, \inst1|WideOr10~1 , inst1|WideOr10~1, uc1, 1
instance = comp, \inst1|KMux , inst1|KMux, uc1, 1
instance = comp, \clk_k~input , clk_k~input, uc1, 1
instance = comp, \clk_k~inputclkctrl , clk_k~inputclkctrl, uc1, 1
instance = comp, \inst6|k_out[7]~1 , inst6|k_out[7]~1, uc1, 1
instance = comp, \inst6|k_out[0] , inst6|k_out[0], uc1, 1
instance = comp, \inst2|Decoder0~32 , inst2|Decoder0~32, uc1, 1
instance = comp, \inst2|r18[0] , inst2|r18[0], uc1, 1
instance = comp, \inst2|Decoder0~12 , inst2|Decoder0~12, uc1, 1
instance = comp, \inst2|Decoder0~34 , inst2|Decoder0~34, uc1, 1
instance = comp, \inst2|r19[0] , inst2|r19[0], uc1, 1
instance = comp, \inst2|Decoder0~19 , inst2|Decoder0~19, uc1, 1
instance = comp, \inst2|Decoder0~31 , inst2|Decoder0~31, uc1, 1
instance = comp, \inst2|r17[0] , inst2|r17[0], uc1, 1
instance = comp, \inst2|Decoder0~33 , inst2|Decoder0~33, uc1, 1
instance = comp, \inst2|r16[0] , inst2|r16[0], uc1, 1
instance = comp, \inst2|block3|Mux17~12 , inst2|block3|Mux17~12, uc1, 1
instance = comp, \inst2|block3|Mux17~13 , inst2|block3|Mux17~13, uc1, 1
instance = comp, \inst2|block3|Mux29~1 , inst2|block3|Mux29~1, uc1, 1
instance = comp, \inst2|block3|Mux29~0 , inst2|block3|Mux29~0, uc1, 1
instance = comp, \inst2|Decoder0~8 , inst2|Decoder0~8, uc1, 1
instance = comp, \inst2|Decoder0~11 , inst2|Decoder0~11, uc1, 1
instance = comp, \inst2|Decoder0~11clkctrl , inst2|Decoder0~11clkctrl, uc1, 1
instance = comp, \inst2|r20[0] , inst2|r20[0], uc1, 1
instance = comp, \inst2|Decoder0~9 , inst2|Decoder0~9, uc1, 1
instance = comp, \inst2|r22[0] , inst2|r22[0], uc1, 1
instance = comp, \inst2|block3|Mux17~10 , inst2|block3|Mux17~10, uc1, 1
instance = comp, \inst2|Decoder0~39 , inst2|Decoder0~39, uc1, 1
instance = comp, \inst2|r23[0] , inst2|r23[0], uc1, 1
instance = comp, \inst2|Decoder0~10 , inst2|Decoder0~10, uc1, 1
instance = comp, \inst2|Decoder0~10clkctrl , inst2|Decoder0~10clkctrl, uc1, 1
instance = comp, \inst2|r21[0] , inst2|r21[0], uc1, 1
instance = comp, \inst2|block3|Mux17~11 , inst2|block3|Mux17~11, uc1, 1
instance = comp, \inst2|block3|Mux17~14 , inst2|block3|Mux17~14, uc1, 1
instance = comp, \inst2|Decoder0~37 , inst2|Decoder0~37, uc1, 1
instance = comp, \inst2|r24[0] , inst2|r24[0], uc1, 1
instance = comp, \inst2|Decoder0~35 , inst2|Decoder0~35, uc1, 1
instance = comp, \inst2|r26[0] , inst2|r26[0], uc1, 1
instance = comp, \inst2|block3|Mux17~15 , inst2|block3|Mux17~15, uc1, 1
instance = comp, \inst2|Decoder0~38 , inst2|Decoder0~38, uc1, 1
instance = comp, \inst2|r27[0] , inst2|r27[0], uc1, 1
instance = comp, \inst2|Decoder0~36 , inst2|Decoder0~36, uc1, 1
instance = comp, \inst2|r25[0] , inst2|r25[0], uc1, 1
instance = comp, \inst2|block3|Mux17~16 , inst2|block3|Mux17~16, uc1, 1
instance = comp, \inst2|Decoder0~26 , inst2|Decoder0~26, uc1, 1
instance = comp, \inst2|Decoder0~26clkctrl , inst2|Decoder0~26clkctrl, uc1, 1
instance = comp, \inst2|r7[0] , inst2|r7[0], uc1, 1
instance = comp, \inst2|Decoder0~27 , inst2|Decoder0~27, uc1, 1
instance = comp, \inst2|Decoder0~28 , inst2|Decoder0~28, uc1, 1
instance = comp, \inst2|r11[0] , inst2|r11[0], uc1, 1
instance = comp, \inst2|Decoder0~29 , inst2|Decoder0~29, uc1, 1
instance = comp, \inst2|r3[0] , inst2|r3[0], uc1, 1
instance = comp, \inst2|block3|Mux17~7 , inst2|block3|Mux17~7, uc1, 1
instance = comp, \inst2|Decoder0~16 , inst2|Decoder0~16, uc1, 1
instance = comp, \inst2|Decoder0~30 , inst2|Decoder0~30, uc1, 1
instance = comp, \inst2|r15[0] , inst2|r15[0], uc1, 1
instance = comp, \inst2|block3|Mux17~8 , inst2|block3|Mux17~8, uc1, 1
instance = comp, \inst2|Decoder0~20 , inst2|Decoder0~20, uc1, 1
instance = comp, \inst2|Decoder0~20clkctrl , inst2|Decoder0~20clkctrl, uc1, 1
instance = comp, \inst2|r9[0] , inst2|r9[0], uc1, 1
instance = comp, \inst2|Decoder0~21 , inst2|Decoder0~21, uc1, 1
instance = comp, \inst2|Decoder0~21clkctrl , inst2|Decoder0~21clkctrl, uc1, 1
instance = comp, \inst2|r1[0] , inst2|r1[0], uc1, 1
instance = comp, \inst2|block3|Mux17~0 , inst2|block3|Mux17~0, uc1, 1
instance = comp, \inst2|Decoder0~18 , inst2|Decoder0~18, uc1, 1
instance = comp, \inst2|Decoder0~18clkctrl , inst2|Decoder0~18clkctrl, uc1, 1
instance = comp, \inst2|r5[0] , inst2|r5[0], uc1, 1
instance = comp, \inst2|Decoder0~22 , inst2|Decoder0~22, uc1, 1
instance = comp, \inst2|Decoder0~22clkctrl , inst2|Decoder0~22clkctrl, uc1, 1
instance = comp, \inst2|r13[0] , inst2|r13[0], uc1, 1
instance = comp, \inst2|block3|Mux17~1 , inst2|block3|Mux17~1, uc1, 1
instance = comp, \inst2|Decoder0~24 , inst2|Decoder0~24, uc1, 1
instance = comp, \inst2|Decoder0~24clkctrl , inst2|Decoder0~24clkctrl, uc1, 1
instance = comp, \inst2|r4[0] , inst2|r4[0], uc1, 1
instance = comp, \inst2|block3|Mux17~4 , inst2|block3|Mux17~4, uc1, 1
instance = comp, \inst2|Decoder0~25 , inst2|Decoder0~25, uc1, 1
instance = comp, \inst2|Decoder0~25clkctrl , inst2|Decoder0~25clkctrl, uc1, 1
instance = comp, \inst2|r12[0] , inst2|r12[0], uc1, 1
instance = comp, \inst2|Decoder0~23 , inst2|Decoder0~23, uc1, 1
instance = comp, \inst2|Decoder0~23clkctrl , inst2|Decoder0~23clkctrl, uc1, 1
instance = comp, \inst2|r8[0] , inst2|r8[0], uc1, 1
instance = comp, \inst2|block3|Mux17~5 , inst2|block3|Mux17~5, uc1, 1
instance = comp, \inst2|Decoder0~17 , inst2|Decoder0~17, uc1, 1
instance = comp, \inst2|Decoder0~17clkctrl , inst2|Decoder0~17clkctrl, uc1, 1
instance = comp, \inst2|r14[0] , inst2|r14[0], uc1, 1
instance = comp, \inst2|Decoder0~14 , inst2|Decoder0~14, uc1, 1
instance = comp, \inst2|Decoder0~14clkctrl , inst2|Decoder0~14clkctrl, uc1, 1
instance = comp, \inst2|r6[0] , inst2|r6[0], uc1, 1
instance = comp, \inst2|Decoder0~15 , inst2|Decoder0~15, uc1, 1
instance = comp, \inst2|Decoder0~15clkctrl , inst2|Decoder0~15clkctrl, uc1, 1
instance = comp, \inst2|r2[0] , inst2|r2[0], uc1, 1
instance = comp, \inst2|block3|Mux17~2 , inst2|block3|Mux17~2, uc1, 1
instance = comp, \inst2|Decoder0~13 , inst2|Decoder0~13, uc1, 1
instance = comp, \inst2|Decoder0~13clkctrl , inst2|Decoder0~13clkctrl, uc1, 1
instance = comp, \inst2|r10[0] , inst2|r10[0], uc1, 1
instance = comp, \inst2|block3|Mux17~3 , inst2|block3|Mux17~3, uc1, 1
instance = comp, \inst2|block3|Mux17~6 , inst2|block3|Mux17~6, uc1, 1
instance = comp, \inst2|block3|Mux17~9 , inst2|block3|Mux17~9, uc1, 1
instance = comp, \inst2|block3|Mux17~17 , inst2|block3|Mux17~17, uc1, 1
instance = comp, \inst2|block3|Mux33~0 , inst2|block3|Mux33~0, uc1, 1
instance = comp, \inst2|block3|Mux33~0clkctrl , inst2|block3|Mux33~0clkctrl, uc1, 1
instance = comp, \inst2|block3|Data_A[0] , inst2|block3|Data_A[0], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[0]~15 , inst3|LPM_MUX_component|auto_generated|result_node[0]~15, uc1, 1
instance = comp, \inst5|Add0~0 , inst5|Add0~0, uc1, 1
instance = comp, \inst1|WideOr3~4 , inst1|WideOr3~4, uc1, 1
instance = comp, \inst1|WideOr3~5 , inst1|WideOr3~5, uc1, 1
instance = comp, \inst1|WideOr3~0 , inst1|WideOr3~0, uc1, 1
instance = comp, \inst1|WideOr3~1 , inst1|WideOr3~1, uc1, 1
instance = comp, \inst1|WideOr3~2 , inst1|WideOr3~2, uc1, 1
instance = comp, \inst1|WideOr3~3 , inst1|WideOr3~3, uc1, 1
instance = comp, \inst1|ALUC[2] , inst1|ALUC[2], uc1, 1
instance = comp, \inst1|WideOr5~1 , inst1|WideOr5~1, uc1, 1
instance = comp, \inst1|WideOr5~0 , inst1|WideOr5~0, uc1, 1
instance = comp, \inst1|WideOr5~2 , inst1|WideOr5~2, uc1, 1
instance = comp, \inst1|ALUC[1] , inst1|ALUC[1], uc1, 1
instance = comp, \inst8|WideOr0~0 , inst8|WideOr0~0, uc1, 1
instance = comp, \inst2|r0[15] , inst2|r0[15], uc1, 1
instance = comp, \inst2|Decoder0~4 , inst2|Decoder0~4, uc1, 1
instance = comp, \inst2|Decoder0~5 , inst2|Decoder0~5, uc1, 1
instance = comp, \inst2|Working_register[15] , inst2|Working_register[15], uc1, 1
instance = comp, \inst2|block3|Mux15~0 , inst2|block3|Mux15~0, uc1, 1
instance = comp, \inst5|Mux15~3 , inst5|Mux15~3, uc1, 1
instance = comp, \inst1|WideOr14~0 , inst1|WideOr14~0, uc1, 1
instance = comp, \inst1|Dadd[0] , inst1|Dadd[0], uc1, 1
instance = comp, \inst1|Dadd[1] , inst1|Dadd[1], uc1, 1
instance = comp, \inst1|Dadd[2] , inst1|Dadd[2], uc1, 1
instance = comp, \inst1|Dadd[3] , inst1|Dadd[3], uc1, 1
instance = comp, \inst1|Dadd[4] , inst1|Dadd[4], uc1, 1
instance = comp, \inst1|Dadd[5] , inst1|Dadd[5], uc1, 1
instance = comp, \inst1|Dadd[6] , inst1|Dadd[6], uc1, 1
instance = comp, \inst1|Dadd[7] , inst1|Dadd[7], uc1, 1
instance = comp, \inst1|Dadd[8] , inst1|Dadd[8], uc1, 1
instance = comp, \inst1|Dadd[9] , inst1|Dadd[9], uc1, 1
instance = comp, \inst2|r26[12] , inst2|r26[12], uc1, 1
instance = comp, \inst2|r24[12] , inst2|r24[12], uc1, 1
instance = comp, \inst2|block3|Mux29~17 , inst2|block3|Mux29~17, uc1, 1
instance = comp, \inst2|r25[12] , inst2|r25[12], uc1, 1
instance = comp, \inst2|r27[12] , inst2|r27[12], uc1, 1
instance = comp, \inst2|block3|Mux29~18 , inst2|block3|Mux29~18, uc1, 1
instance = comp, \inst2|r23[12] , inst2|r23[12], uc1, 1
instance = comp, \inst2|r20[12] , inst2|r20[12], uc1, 1
instance = comp, \inst2|r22[12] , inst2|r22[12], uc1, 1
instance = comp, \inst2|block3|Mux29~12 , inst2|block3|Mux29~12, uc1, 1
instance = comp, \inst2|r21[12] , inst2|r21[12], uc1, 1
instance = comp, \inst2|block3|Mux29~13 , inst2|block3|Mux29~13, uc1, 1
instance = comp, \inst2|r18[12] , inst2|r18[12], uc1, 1
instance = comp, \inst2|r17[12] , inst2|r17[12], uc1, 1
instance = comp, \inst2|r16[12] , inst2|r16[12], uc1, 1
instance = comp, \inst2|block3|Mux29~14 , inst2|block3|Mux29~14, uc1, 1
instance = comp, \inst2|r19[12] , inst2|r19[12], uc1, 1
instance = comp, \inst2|block3|Mux29~15 , inst2|block3|Mux29~15, uc1, 1
instance = comp, \inst2|block3|Mux29~16 , inst2|block3|Mux29~16, uc1, 1
instance = comp, \inst2|r5[12] , inst2|r5[12], uc1, 1
instance = comp, \inst2|r1[12] , inst2|r1[12], uc1, 1
instance = comp, \inst2|r9[12] , inst2|r9[12], uc1, 1
instance = comp, \inst2|block3|Mux29~2 , inst2|block3|Mux29~2, uc1, 1
instance = comp, \inst2|r13[12] , inst2|r13[12], uc1, 1
instance = comp, \inst2|block3|Mux29~3 , inst2|block3|Mux29~3, uc1, 1
instance = comp, \inst2|r14[12] , inst2|r14[12], uc1, 1
instance = comp, \inst2|r6[12] , inst2|r6[12], uc1, 1
instance = comp, \inst2|r2[12] , inst2|r2[12], uc1, 1
instance = comp, \inst2|block3|Mux29~4 , inst2|block3|Mux29~4, uc1, 1
instance = comp, \inst2|r10[12] , inst2|r10[12], uc1, 1
instance = comp, \inst2|block3|Mux29~5 , inst2|block3|Mux29~5, uc1, 1
instance = comp, \inst2|r12[12] , inst2|r12[12], uc1, 1
instance = comp, \inst2|r8[12] , inst2|r8[12], uc1, 1
instance = comp, \inst2|r4[12] , inst2|r4[12], uc1, 1
instance = comp, \inst2|r0[12] , inst2|r0[12], uc1, 1
instance = comp, \inst2|block3|Mux29~6 , inst2|block3|Mux29~6, uc1, 1
instance = comp, \inst2|block3|Mux29~7 , inst2|block3|Mux29~7, uc1, 1
instance = comp, \inst2|block3|Mux29~8 , inst2|block3|Mux29~8, uc1, 1
instance = comp, \inst2|r11[12] , inst2|r11[12], uc1, 1
instance = comp, \inst2|r3[12] , inst2|r3[12], uc1, 1
instance = comp, \inst2|block3|Mux29~9 , inst2|block3|Mux29~9, uc1, 1
instance = comp, \inst2|r15[12] , inst2|r15[12], uc1, 1
instance = comp, \inst2|r7[12] , inst2|r7[12], uc1, 1
instance = comp, \inst2|block3|Mux29~10 , inst2|block3|Mux29~10, uc1, 1
instance = comp, \inst2|block3|Mux29~11 , inst2|block3|Mux29~11, uc1, 1
instance = comp, \inst2|block3|Mux29~19 , inst2|block3|Mux29~19, uc1, 1
instance = comp, \inst2|block3|Data_A[12] , inst2|block3|Data_A[12], uc1, 1
instance = comp, \inst6|k_out[14]~0 , inst6|k_out[14]~0, uc1, 1
instance = comp, \inst6|k_out[12] , inst6|k_out[12], uc1, 1
instance = comp, \inst2|block3|Mux12~0 , inst2|block3|Mux12~0, uc1, 1
instance = comp, \inst5|Mux12~14 , inst5|Mux12~14, uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[12]~3 , inst3|LPM_MUX_component|auto_generated|result_node[12]~3, uc1, 1
instance = comp, \inst2|r0[11] , inst2|r0[11], uc1, 1
instance = comp, \inst2|block3|Mux11~0 , inst2|block3|Mux11~0, uc1, 1
instance = comp, \inst2|r16[11] , inst2|r16[11], uc1, 1
instance = comp, \inst2|r18[11] , inst2|r18[11], uc1, 1
instance = comp, \inst2|block3|Mux28~12 , inst2|block3|Mux28~12, uc1, 1
instance = comp, \inst2|r17[11] , inst2|r17[11], uc1, 1
instance = comp, \inst2|r19[11] , inst2|r19[11], uc1, 1
instance = comp, \inst2|block3|Mux28~13 , inst2|block3|Mux28~13, uc1, 1
instance = comp, \inst2|r4[11] , inst2|r4[11], uc1, 1
instance = comp, \inst2|block3|Mux28~6 , inst2|block3|Mux28~6, uc1, 1
instance = comp, \inst2|r8[11] , inst2|r8[11], uc1, 1
instance = comp, \inst2|r12[11] , inst2|r12[11], uc1, 1
instance = comp, \inst2|block3|Mux28~7 , inst2|block3|Mux28~7, uc1, 1
instance = comp, \inst2|r1[11] , inst2|r1[11], uc1, 1
instance = comp, \inst2|r9[11] , inst2|r9[11], uc1, 1
instance = comp, \inst2|block3|Mux28~4 , inst2|block3|Mux28~4, uc1, 1
instance = comp, \inst2|r13[11] , inst2|r13[11], uc1, 1
instance = comp, \inst2|r5[11] , inst2|r5[11], uc1, 1
instance = comp, \inst2|block3|Mux28~5 , inst2|block3|Mux28~5, uc1, 1
instance = comp, \inst2|block3|Mux28~8 , inst2|block3|Mux28~8, uc1, 1
instance = comp, \inst2|r11[11] , inst2|r11[11], uc1, 1
instance = comp, \inst2|r3[11] , inst2|r3[11], uc1, 1
instance = comp, \inst2|block3|Mux28~9 , inst2|block3|Mux28~9, uc1, 1
instance = comp, \inst2|r7[11] , inst2|r7[11], uc1, 1
instance = comp, \inst2|r15[11] , inst2|r15[11], uc1, 1
instance = comp, \inst2|block3|Mux28~10 , inst2|block3|Mux28~10, uc1, 1
instance = comp, \inst2|r2[11] , inst2|r2[11], uc1, 1
instance = comp, \inst2|r6[11] , inst2|r6[11], uc1, 1
instance = comp, \inst2|block3|Mux28~2 , inst2|block3|Mux28~2, uc1, 1
instance = comp, \inst2|r14[11] , inst2|r14[11], uc1, 1
instance = comp, \inst2|r10[11] , inst2|r10[11], uc1, 1
instance = comp, \inst2|block3|Mux28~3 , inst2|block3|Mux28~3, uc1, 1
instance = comp, \inst2|block3|Mux28~11 , inst2|block3|Mux28~11, uc1, 1
instance = comp, \inst2|block3|Mux28~14 , inst2|block3|Mux28~14, uc1, 1
instance = comp, \inst2|r27[11] , inst2|r27[11], uc1, 1
instance = comp, \inst2|r24[11] , inst2|r24[11], uc1, 1
instance = comp, \inst2|r25[11] , inst2|r25[11], uc1, 1
instance = comp, \inst2|block3|Mux28~15 , inst2|block3|Mux28~15, uc1, 1
instance = comp, \inst2|r26[11] , inst2|r26[11], uc1, 1
instance = comp, \inst2|block3|Mux28~16 , inst2|block3|Mux28~16, uc1, 1
instance = comp, \inst2|r20[11] , inst2|r20[11], uc1, 1
instance = comp, \inst2|r21[11] , inst2|r21[11], uc1, 1
instance = comp, \inst2|block3|Mux28~0 , inst2|block3|Mux28~0, uc1, 1
instance = comp, \inst2|r23[11] , inst2|r23[11], uc1, 1
instance = comp, \inst2|r22[11] , inst2|r22[11], uc1, 1
instance = comp, \inst2|block3|Mux28~1 , inst2|block3|Mux28~1, uc1, 1
instance = comp, \inst2|block3|Mux28~17 , inst2|block3|Mux28~17, uc1, 1
instance = comp, \inst2|block3|Data_A[11] , inst2|block3|Data_A[11], uc1, 1
instance = comp, \inst6|k_out[11] , inst6|k_out[11], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[11]~4 , inst3|LPM_MUX_component|auto_generated|result_node[11]~4, uc1, 1
instance = comp, \inst6|k_out[10] , inst6|k_out[10], uc1, 1
instance = comp, \inst2|r1[10] , inst2|r1[10], uc1, 1
instance = comp, \inst2|r9[10] , inst2|r9[10], uc1, 1
instance = comp, \inst2|block3|Mux27~0 , inst2|block3|Mux27~0, uc1, 1
instance = comp, \inst2|r13[10] , inst2|r13[10], uc1, 1
instance = comp, \inst2|r5[10] , inst2|r5[10], uc1, 1
instance = comp, \inst2|block3|Mux27~1 , inst2|block3|Mux27~1, uc1, 1
instance = comp, \inst2|r2[10] , inst2|r2[10], uc1, 1
instance = comp, \inst2|r6[10] , inst2|r6[10], uc1, 1
instance = comp, \inst2|block3|Mux27~2 , inst2|block3|Mux27~2, uc1, 1
instance = comp, \inst2|r10[10] , inst2|r10[10], uc1, 1
instance = comp, \inst2|r14[10] , inst2|r14[10], uc1, 1
instance = comp, \inst2|block3|Mux27~3 , inst2|block3|Mux27~3, uc1, 1
instance = comp, \inst2|r0[10] , inst2|r0[10], uc1, 1
instance = comp, \inst2|r4[10] , inst2|r4[10], uc1, 1
instance = comp, \inst2|block3|Mux27~4 , inst2|block3|Mux27~4, uc1, 1
instance = comp, \inst2|r12[10] , inst2|r12[10], uc1, 1
instance = comp, \inst2|r8[10] , inst2|r8[10], uc1, 1
instance = comp, \inst2|block3|Mux27~5 , inst2|block3|Mux27~5, uc1, 1
instance = comp, \inst2|block3|Mux27~6 , inst2|block3|Mux27~6, uc1, 1
instance = comp, \inst2|r3[10] , inst2|r3[10], uc1, 1
instance = comp, \inst2|r11[10] , inst2|r11[10], uc1, 1
instance = comp, \inst2|block3|Mux27~7 , inst2|block3|Mux27~7, uc1, 1
instance = comp, \inst2|r15[10] , inst2|r15[10], uc1, 1
instance = comp, \inst2|r7[10] , inst2|r7[10], uc1, 1
instance = comp, \inst2|block3|Mux27~8 , inst2|block3|Mux27~8, uc1, 1
instance = comp, \inst2|block3|Mux27~9 , inst2|block3|Mux27~9, uc1, 1
instance = comp, \inst2|r27[10] , inst2|r27[10], uc1, 1
instance = comp, \inst2|r26[10] , inst2|r26[10], uc1, 1
instance = comp, \inst2|r24[10] , inst2|r24[10], uc1, 1
instance = comp, \inst2|block3|Mux27~15 , inst2|block3|Mux27~15, uc1, 1
instance = comp, \inst2|r25[10] , inst2|r25[10], uc1, 1
instance = comp, \inst2|block3|Mux27~16 , inst2|block3|Mux27~16, uc1, 1
instance = comp, \inst2|r17[10] , inst2|r17[10], uc1, 1
instance = comp, \inst2|r16[10] , inst2|r16[10], uc1, 1
instance = comp, \inst2|block3|Mux27~12 , inst2|block3|Mux27~12, uc1, 1
instance = comp, \inst2|r18[10] , inst2|r18[10], uc1, 1
instance = comp, \inst2|r19[10] , inst2|r19[10], uc1, 1
instance = comp, \inst2|block3|Mux27~13 , inst2|block3|Mux27~13, uc1, 1
instance = comp, \inst2|r21[10] , inst2|r21[10], uc1, 1
instance = comp, \inst2|r20[10] , inst2|r20[10], uc1, 1
instance = comp, \inst2|r22[10] , inst2|r22[10], uc1, 1
instance = comp, \inst2|block3|Mux27~10 , inst2|block3|Mux27~10, uc1, 1
instance = comp, \inst2|r23[10] , inst2|r23[10], uc1, 1
instance = comp, \inst2|block3|Mux27~11 , inst2|block3|Mux27~11, uc1, 1
instance = comp, \inst2|block3|Mux27~14 , inst2|block3|Mux27~14, uc1, 1
instance = comp, \inst2|block3|Mux27~17 , inst2|block3|Mux27~17, uc1, 1
instance = comp, \inst2|block3|Data_A[10] , inst2|block3|Data_A[10], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[10]~5 , inst3|LPM_MUX_component|auto_generated|result_node[10]~5, uc1, 1
instance = comp, \inst2|block3|Mux10~0 , inst2|block3|Mux10~0, uc1, 1
instance = comp, \inst2|r0[9] , inst2|r0[9], uc1, 1
instance = comp, \inst2|block3|Mux9~0 , inst2|block3|Mux9~0, uc1, 1
instance = comp, \inst2|r15[9] , inst2|r15[9], uc1, 1
instance = comp, \inst2|r3[9] , inst2|r3[9], uc1, 1
instance = comp, \inst2|r11[9] , inst2|r11[9], uc1, 1
instance = comp, \inst2|block3|Mux26~9 , inst2|block3|Mux26~9, uc1, 1
instance = comp, \inst2|r7[9] , inst2|r7[9], uc1, 1
instance = comp, \inst2|block3|Mux26~10 , inst2|block3|Mux26~10, uc1, 1
instance = comp, \inst2|r9[9] , inst2|r9[9], uc1, 1
instance = comp, \inst2|r1[9] , inst2|r1[9], uc1, 1
instance = comp, \inst2|block3|Mux26~4 , inst2|block3|Mux26~4, uc1, 1
instance = comp, \inst2|r13[9] , inst2|r13[9], uc1, 1
instance = comp, \inst2|r5[9] , inst2|r5[9], uc1, 1
instance = comp, \inst2|block3|Mux26~5 , inst2|block3|Mux26~5, uc1, 1
instance = comp, \inst2|r12[9] , inst2|r12[9], uc1, 1
instance = comp, \inst2|r4[9] , inst2|r4[9], uc1, 1
instance = comp, \inst2|block3|Mux26~6 , inst2|block3|Mux26~6, uc1, 1
instance = comp, \inst2|r8[9] , inst2|r8[9], uc1, 1
instance = comp, \inst2|block3|Mux26~7 , inst2|block3|Mux26~7, uc1, 1
instance = comp, \inst2|block3|Mux26~8 , inst2|block3|Mux26~8, uc1, 1
instance = comp, \inst2|r6[9] , inst2|r6[9], uc1, 1
instance = comp, \inst2|r2[9] , inst2|r2[9], uc1, 1
instance = comp, \inst2|block3|Mux26~2 , inst2|block3|Mux26~2, uc1, 1
instance = comp, \inst2|r10[9] , inst2|r10[9], uc1, 1
instance = comp, \inst2|r14[9] , inst2|r14[9], uc1, 1
instance = comp, \inst2|block3|Mux26~3 , inst2|block3|Mux26~3, uc1, 1
instance = comp, \inst2|block3|Mux26~11 , inst2|block3|Mux26~11, uc1, 1
instance = comp, \inst2|r19[9] , inst2|r19[9], uc1, 1
instance = comp, \inst2|r16[9] , inst2|r16[9], uc1, 1
instance = comp, \inst2|r18[9] , inst2|r18[9], uc1, 1
instance = comp, \inst2|block3|Mux26~12 , inst2|block3|Mux26~12, uc1, 1
instance = comp, \inst2|r17[9] , inst2|r17[9], uc1, 1
instance = comp, \inst2|block3|Mux26~13 , inst2|block3|Mux26~13, uc1, 1
instance = comp, \inst2|block3|Mux26~14 , inst2|block3|Mux26~14, uc1, 1
instance = comp, \inst2|r23[9] , inst2|r23[9], uc1, 1
instance = comp, \inst2|r20[9] , inst2|r20[9], uc1, 1
instance = comp, \inst2|r21[9] , inst2|r21[9], uc1, 1
instance = comp, \inst2|block3|Mux26~0 , inst2|block3|Mux26~0, uc1, 1
instance = comp, \inst2|r22[9] , inst2|r22[9], uc1, 1
instance = comp, \inst2|block3|Mux26~1 , inst2|block3|Mux26~1, uc1, 1
instance = comp, \inst2|r26[9] , inst2|r26[9], uc1, 1
instance = comp, \inst2|r24[9] , inst2|r24[9], uc1, 1
instance = comp, \inst2|r25[9] , inst2|r25[9], uc1, 1
instance = comp, \inst2|block3|Mux26~15 , inst2|block3|Mux26~15, uc1, 1
instance = comp, \inst2|r27[9] , inst2|r27[9], uc1, 1
instance = comp, \inst2|block3|Mux26~16 , inst2|block3|Mux26~16, uc1, 1
instance = comp, \inst2|block3|Mux26~17 , inst2|block3|Mux26~17, uc1, 1
instance = comp, \inst2|block3|Data_A[9] , inst2|block3|Data_A[9], uc1, 1
instance = comp, \inst6|k_out[9] , inst6|k_out[9], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[9]~6 , inst3|LPM_MUX_component|auto_generated|result_node[9]~6, uc1, 1
instance = comp, \inst2|r0[8] , inst2|r0[8], uc1, 1
instance = comp, \inst2|block3|Mux8~0 , inst2|block3|Mux8~0, uc1, 1
instance = comp, \inst2|r18[8] , inst2|r18[8], uc1, 1
instance = comp, \inst2|r19[8] , inst2|r19[8], uc1, 1
instance = comp, \inst2|r16[8] , inst2|r16[8], uc1, 1
instance = comp, \inst2|r17[8] , inst2|r17[8], uc1, 1
instance = comp, \inst2|block3|Mux25~12 , inst2|block3|Mux25~12, uc1, 1
instance = comp, \inst2|block3|Mux25~13 , inst2|block3|Mux25~13, uc1, 1
instance = comp, \inst2|r23[8] , inst2|r23[8], uc1, 1
instance = comp, \inst2|r20[8] , inst2|r20[8], uc1, 1
instance = comp, \inst2|r22[8] , inst2|r22[8], uc1, 1
instance = comp, \inst2|block3|Mux25~10 , inst2|block3|Mux25~10, uc1, 1
instance = comp, \inst2|r21[8] , inst2|r21[8], uc1, 1
instance = comp, \inst2|block3|Mux25~11 , inst2|block3|Mux25~11, uc1, 1
instance = comp, \inst2|block3|Mux25~14 , inst2|block3|Mux25~14, uc1, 1
instance = comp, \inst2|r10[8] , inst2|r10[8], uc1, 1
instance = comp, \inst2|r6[8] , inst2|r6[8], uc1, 1
instance = comp, \inst2|r2[8] , inst2|r2[8], uc1, 1
instance = comp, \inst2|block3|Mux25~2 , inst2|block3|Mux25~2, uc1, 1
instance = comp, \inst2|r14[8] , inst2|r14[8], uc1, 1
instance = comp, \inst2|block3|Mux25~3 , inst2|block3|Mux25~3, uc1, 1
instance = comp, \inst2|r4[8] , inst2|r4[8], uc1, 1
instance = comp, \inst2|block3|Mux25~4 , inst2|block3|Mux25~4, uc1, 1
instance = comp, \inst2|r8[8] , inst2|r8[8], uc1, 1
instance = comp, \inst2|r12[8] , inst2|r12[8], uc1, 1
instance = comp, \inst2|block3|Mux25~5 , inst2|block3|Mux25~5, uc1, 1
instance = comp, \inst2|block3|Mux25~6 , inst2|block3|Mux25~6, uc1, 1
instance = comp, \inst2|r5[8] , inst2|r5[8], uc1, 1
instance = comp, \inst2|r1[8] , inst2|r1[8], uc1, 1
instance = comp, \inst2|r9[8] , inst2|r9[8], uc1, 1
instance = comp, \inst2|block3|Mux25~0 , inst2|block3|Mux25~0, uc1, 1
instance = comp, \inst2|r13[8] , inst2|r13[8], uc1, 1
instance = comp, \inst2|block3|Mux25~1 , inst2|block3|Mux25~1, uc1, 1
instance = comp, \inst2|r15[8] , inst2|r15[8], uc1, 1
instance = comp, \inst2|r11[8] , inst2|r11[8], uc1, 1
instance = comp, \inst2|r3[8] , inst2|r3[8], uc1, 1
instance = comp, \inst2|block3|Mux25~7 , inst2|block3|Mux25~7, uc1, 1
instance = comp, \inst2|r7[8] , inst2|r7[8], uc1, 1
instance = comp, \inst2|block3|Mux25~8 , inst2|block3|Mux25~8, uc1, 1
instance = comp, \inst2|block3|Mux25~9 , inst2|block3|Mux25~9, uc1, 1
instance = comp, \inst2|r27[8] , inst2|r27[8], uc1, 1
instance = comp, \inst2|r24[8] , inst2|r24[8], uc1, 1
instance = comp, \inst2|r26[8] , inst2|r26[8], uc1, 1
instance = comp, \inst2|block3|Mux25~15 , inst2|block3|Mux25~15, uc1, 1
instance = comp, \inst2|r25[8] , inst2|r25[8], uc1, 1
instance = comp, \inst2|block3|Mux25~16 , inst2|block3|Mux25~16, uc1, 1
instance = comp, \inst2|block3|Mux25~17 , inst2|block3|Mux25~17, uc1, 1
instance = comp, \inst2|block3|Data_A[8] , inst2|block3|Data_A[8], uc1, 1
instance = comp, \inst6|k_out[8] , inst6|k_out[8], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[8]~7 , inst3|LPM_MUX_component|auto_generated|result_node[8]~7, uc1, 1
instance = comp, \inst2|r20[7] , inst2|r20[7], uc1, 1
instance = comp, \inst2|r21[7] , inst2|r21[7], uc1, 1
instance = comp, \inst2|block3|Mux24~0 , inst2|block3|Mux24~0, uc1, 1
instance = comp, \inst2|r23[7] , inst2|r23[7], uc1, 1
instance = comp, \inst2|r22[7] , inst2|r22[7], uc1, 1
instance = comp, \inst2|block3|Mux24~1 , inst2|block3|Mux24~1, uc1, 1
instance = comp, \inst2|r4[7] , inst2|r4[7], uc1, 1
instance = comp, \inst2|r0[7] , inst2|r0[7], uc1, 1
instance = comp, \inst2|block3|Mux24~6 , inst2|block3|Mux24~6, uc1, 1
instance = comp, \inst2|r8[7] , inst2|r8[7], uc1, 1
instance = comp, \inst2|r12[7] , inst2|r12[7], uc1, 1
instance = comp, \inst2|block3|Mux24~7 , inst2|block3|Mux24~7, uc1, 1
instance = comp, \inst2|r9[7] , inst2|r9[7], uc1, 1
instance = comp, \inst2|r1[7] , inst2|r1[7], uc1, 1
instance = comp, \inst2|block3|Mux24~4 , inst2|block3|Mux24~4, uc1, 1
instance = comp, \inst2|r5[7] , inst2|r5[7], uc1, 1
instance = comp, \inst2|r13[7] , inst2|r13[7], uc1, 1
instance = comp, \inst2|block3|Mux24~5 , inst2|block3|Mux24~5, uc1, 1
instance = comp, \inst2|block3|Mux24~8 , inst2|block3|Mux24~8, uc1, 1
instance = comp, \inst2|r3[7] , inst2|r3[7], uc1, 1
instance = comp, \inst2|r11[7] , inst2|r11[7], uc1, 1
instance = comp, \inst2|block3|Mux24~9 , inst2|block3|Mux24~9, uc1, 1
instance = comp, \inst2|r15[7] , inst2|r15[7], uc1, 1
instance = comp, \inst2|r7[7] , inst2|r7[7], uc1, 1
instance = comp, \inst2|block3|Mux24~10 , inst2|block3|Mux24~10, uc1, 1
instance = comp, \inst2|r14[7] , inst2|r14[7], uc1, 1
instance = comp, \inst2|r10[7] , inst2|r10[7], uc1, 1
instance = comp, \inst2|r6[7] , inst2|r6[7], uc1, 1
instance = comp, \inst2|r2[7] , inst2|r2[7], uc1, 1
instance = comp, \inst2|block3|Mux24~2 , inst2|block3|Mux24~2, uc1, 1
instance = comp, \inst2|block3|Mux24~3 , inst2|block3|Mux24~3, uc1, 1
instance = comp, \inst2|block3|Mux24~11 , inst2|block3|Mux24~11, uc1, 1
instance = comp, \inst2|r19[7] , inst2|r19[7], uc1, 1
instance = comp, \inst2|r18[7] , inst2|r18[7], uc1, 1
instance = comp, \inst2|r16[7] , inst2|r16[7], uc1, 1
instance = comp, \inst2|block3|Mux24~12 , inst2|block3|Mux24~12, uc1, 1
instance = comp, \inst2|r17[7] , inst2|r17[7], uc1, 1
instance = comp, \inst2|block3|Mux24~13 , inst2|block3|Mux24~13, uc1, 1
instance = comp, \inst2|block3|Mux24~14 , inst2|block3|Mux24~14, uc1, 1
instance = comp, \inst2|r25[7] , inst2|r25[7], uc1, 1
instance = comp, \inst2|r24[7] , inst2|r24[7], uc1, 1
instance = comp, \inst2|block3|Mux24~15 , inst2|block3|Mux24~15, uc1, 1
instance = comp, \inst2|r27[7] , inst2|r27[7], uc1, 1
instance = comp, \inst2|r26[7] , inst2|r26[7], uc1, 1
instance = comp, \inst2|block3|Mux24~16 , inst2|block3|Mux24~16, uc1, 1
instance = comp, \inst2|block3|Mux24~17 , inst2|block3|Mux24~17, uc1, 1
instance = comp, \inst2|block3|Data_A[7] , inst2|block3|Data_A[7], uc1, 1
instance = comp, \inst6|k_out[7] , inst6|k_out[7], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[7]~8 , inst3|LPM_MUX_component|auto_generated|result_node[7]~8, uc1, 1
instance = comp, \inst2|block3|Mux7~0 , inst2|block3|Mux7~0, uc1, 1
instance = comp, \inst5|Mux16~0 , inst5|Mux16~0, uc1, 1
instance = comp, \inst5|Mux16~0clkctrl , inst5|Mux16~0clkctrl, uc1, 1
instance = comp, \inst2|Working_register[6] , inst2|Working_register[6], uc1, 1
instance = comp, \inst2|r0[6] , inst2|r0[6], uc1, 1
instance = comp, \inst2|block3|Mux6~0 , inst2|block3|Mux6~0, uc1, 1
instance = comp, \inst5|Mux6~2 , inst5|Mux6~2, uc1, 1
instance = comp, \inst6|k_out[5] , inst6|k_out[5], uc1, 1
instance = comp, \inst2|r0[1] , inst2|r0[1], uc1, 1
instance = comp, \inst2|block3|Mux1~0 , inst2|block3|Mux1~0, uc1, 1
instance = comp, \inst6|k_out[1] , inst6|k_out[1], uc1, 1
instance = comp, \inst2|r25[1] , inst2|r25[1], uc1, 1
instance = comp, \inst2|r24[1] , inst2|r24[1], uc1, 1
instance = comp, \inst2|block3|Mux18~15 , inst2|block3|Mux18~15, uc1, 1
instance = comp, \inst2|r27[1] , inst2|r27[1], uc1, 1
instance = comp, \inst2|r26[1] , inst2|r26[1], uc1, 1
instance = comp, \inst2|block3|Mux18~16 , inst2|block3|Mux18~16, uc1, 1
instance = comp, \inst2|r23[1] , inst2|r23[1], uc1, 1
instance = comp, \inst2|r22[1] , inst2|r22[1], uc1, 1
instance = comp, \inst2|r20[1] , inst2|r20[1], uc1, 1
instance = comp, \inst2|r21[1] , inst2|r21[1], uc1, 1
instance = comp, \inst2|block3|Mux18~0 , inst2|block3|Mux18~0, uc1, 1
instance = comp, \inst2|block3|Mux18~1 , inst2|block3|Mux18~1, uc1, 1
instance = comp, \inst2|r16[1] , inst2|r16[1], uc1, 1
instance = comp, \inst2|r18[1] , inst2|r18[1], uc1, 1
instance = comp, \inst2|block3|Mux18~12 , inst2|block3|Mux18~12, uc1, 1
instance = comp, \inst2|r19[1] , inst2|r19[1], uc1, 1
instance = comp, \inst2|r17[1] , inst2|r17[1], uc1, 1
instance = comp, \inst2|block3|Mux18~13 , inst2|block3|Mux18~13, uc1, 1
instance = comp, \inst2|r13[1] , inst2|r13[1], uc1, 1
instance = comp, \inst2|r1[1] , inst2|r1[1], uc1, 1
instance = comp, \inst2|r9[1] , inst2|r9[1], uc1, 1
instance = comp, \inst2|block3|Mux18~4 , inst2|block3|Mux18~4, uc1, 1
instance = comp, \inst2|r5[1] , inst2|r5[1], uc1, 1
instance = comp, \inst2|block3|Mux18~5 , inst2|block3|Mux18~5, uc1, 1
instance = comp, \inst2|r8[1] , inst2|r8[1], uc1, 1
instance = comp, \inst2|r12[1] , inst2|r12[1], uc1, 1
instance = comp, \inst2|r4[1] , inst2|r4[1], uc1, 1
instance = comp, \inst2|block3|Mux18~6 , inst2|block3|Mux18~6, uc1, 1
instance = comp, \inst2|block3|Mux18~7 , inst2|block3|Mux18~7, uc1, 1
instance = comp, \inst2|block3|Mux18~8 , inst2|block3|Mux18~8, uc1, 1
instance = comp, \inst2|r14[1] , inst2|r14[1], uc1, 1
instance = comp, \inst2|r10[1] , inst2|r10[1], uc1, 1
instance = comp, \inst2|r6[1] , inst2|r6[1], uc1, 1
instance = comp, \inst2|r2[1] , inst2|r2[1], uc1, 1
instance = comp, \inst2|block3|Mux18~2 , inst2|block3|Mux18~2, uc1, 1
instance = comp, \inst2|block3|Mux18~3 , inst2|block3|Mux18~3, uc1, 1
instance = comp, \inst2|r3[1] , inst2|r3[1], uc1, 1
instance = comp, \inst2|r11[1] , inst2|r11[1], uc1, 1
instance = comp, \inst2|block3|Mux18~9 , inst2|block3|Mux18~9, uc1, 1
instance = comp, \inst2|r7[1] , inst2|r7[1], uc1, 1
instance = comp, \inst2|r15[1] , inst2|r15[1], uc1, 1
instance = comp, \inst2|block3|Mux18~10 , inst2|block3|Mux18~10, uc1, 1
instance = comp, \inst2|block3|Mux18~11 , inst2|block3|Mux18~11, uc1, 1
instance = comp, \inst2|block3|Mux18~14 , inst2|block3|Mux18~14, uc1, 1
instance = comp, \inst2|block3|Mux18~17 , inst2|block3|Mux18~17, uc1, 1
instance = comp, \inst2|block3|Data_A[1] , inst2|block3|Data_A[1], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[1]~14 , inst3|LPM_MUX_component|auto_generated|result_node[1]~14, uc1, 1
instance = comp, \inst5|Add0~2 , inst5|Add0~2, uc1, 1
instance = comp, \inst5|z~68 , inst5|z~68, uc1, 1
instance = comp, \inst5|Mux1~2 , inst5|Mux1~2, uc1, 1
instance = comp, \inst5|z~69 , inst5|z~69, uc1, 1
instance = comp, \inst5|Add1~0 , inst5|Add1~0, uc1, 1
instance = comp, \inst5|Add1~2 , inst5|Add1~2, uc1, 1
instance = comp, \inst5|Mux1~3 , inst5|Mux1~3, uc1, 1
instance = comp, \inst5|Mux1~0 , inst5|Mux1~0, uc1, 1
instance = comp, \inst5|Mux1~1 , inst5|Mux1~1, uc1, 1
instance = comp, \inst5|Mux15~5 , inst5|Mux15~5, uc1, 1
instance = comp, \inst5|Mux15~2 , inst5|Mux15~2, uc1, 1
instance = comp, \inst5|Mux1~4 , inst5|Mux1~4, uc1, 1
instance = comp, \inst5|z[1] , inst5|z[1], uc1, 1
instance = comp, \inst6|k_out[3] , inst6|k_out[3], uc1, 1
instance = comp, \inst2|r25[3] , inst2|r25[3], uc1, 1
instance = comp, \inst2|r24[3] , inst2|r24[3], uc1, 1
instance = comp, \inst2|block3|Mux20~15 , inst2|block3|Mux20~15, uc1, 1
instance = comp, \inst2|r27[3] , inst2|r27[3], uc1, 1
instance = comp, \inst2|r26[3] , inst2|r26[3], uc1, 1
instance = comp, \inst2|block3|Mux20~16 , inst2|block3|Mux20~16, uc1, 1
instance = comp, \inst2|r23[3] , inst2|r23[3], uc1, 1
instance = comp, \inst2|r20[3] , inst2|r20[3], uc1, 1
instance = comp, \inst2|r21[3] , inst2|r21[3], uc1, 1
instance = comp, \inst2|block3|Mux20~0 , inst2|block3|Mux20~0, uc1, 1
instance = comp, \inst2|r22[3] , inst2|r22[3], uc1, 1
instance = comp, \inst2|block3|Mux20~1 , inst2|block3|Mux20~1, uc1, 1
instance = comp, \inst2|r18[3] , inst2|r18[3], uc1, 1
instance = comp, \inst2|r16[3] , inst2|r16[3], uc1, 1
instance = comp, \inst2|block3|Mux20~12 , inst2|block3|Mux20~12, uc1, 1
instance = comp, \inst2|r17[3] , inst2|r17[3], uc1, 1
instance = comp, \inst2|r19[3] , inst2|r19[3], uc1, 1
instance = comp, \inst2|block3|Mux20~13 , inst2|block3|Mux20~13, uc1, 1
instance = comp, \inst2|r5[3] , inst2|r5[3], uc1, 1
instance = comp, \inst2|r1[3] , inst2|r1[3], uc1, 1
instance = comp, \inst2|r9[3] , inst2|r9[3], uc1, 1
instance = comp, \inst2|block3|Mux20~4 , inst2|block3|Mux20~4, uc1, 1
instance = comp, \inst2|r13[3] , inst2|r13[3], uc1, 1
instance = comp, \inst2|block3|Mux20~5 , inst2|block3|Mux20~5, uc1, 1
instance = comp, \inst2|r8[3] , inst2|r8[3], uc1, 1
instance = comp, \inst2|r12[3] , inst2|r12[3], uc1, 1
instance = comp, \inst2|r4[3] , inst2|r4[3], uc1, 1
instance = comp, \inst2|r0[3] , inst2|r0[3], uc1, 1
instance = comp, \inst2|block3|Mux20~6 , inst2|block3|Mux20~6, uc1, 1
instance = comp, \inst2|block3|Mux20~7 , inst2|block3|Mux20~7, uc1, 1
instance = comp, \inst2|block3|Mux20~8 , inst2|block3|Mux20~8, uc1, 1
instance = comp, \inst2|r3[3] , inst2|r3[3], uc1, 1
instance = comp, \inst2|r11[3] , inst2|r11[3], uc1, 1
instance = comp, \inst2|block3|Mux20~9 , inst2|block3|Mux20~9, uc1, 1
instance = comp, \inst2|r15[3] , inst2|r15[3], uc1, 1
instance = comp, \inst2|r7[3] , inst2|r7[3], uc1, 1
instance = comp, \inst2|block3|Mux20~10 , inst2|block3|Mux20~10, uc1, 1
instance = comp, \inst2|r6[3] , inst2|r6[3], uc1, 1
instance = comp, \inst2|r2[3] , inst2|r2[3], uc1, 1
instance = comp, \inst2|block3|Mux20~2 , inst2|block3|Mux20~2, uc1, 1
instance = comp, \inst2|r14[3] , inst2|r14[3], uc1, 1
instance = comp, \inst2|r10[3] , inst2|r10[3], uc1, 1
instance = comp, \inst2|block3|Mux20~3 , inst2|block3|Mux20~3, uc1, 1
instance = comp, \inst2|block3|Mux20~11 , inst2|block3|Mux20~11, uc1, 1
instance = comp, \inst2|block3|Mux20~14 , inst2|block3|Mux20~14, uc1, 1
instance = comp, \inst2|block3|Mux20~17 , inst2|block3|Mux20~17, uc1, 1
instance = comp, \inst2|block3|Data_A[3] , inst2|block3|Data_A[3], uc1, 1
instance = comp, \inst2|block3|Mux3~0 , inst2|block3|Mux3~0, uc1, 1
instance = comp, \inst5|Mux3~14 , inst5|Mux3~14, uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[3]~12 , inst3|LPM_MUX_component|auto_generated|result_node[3]~12, uc1, 1
instance = comp, \inst2|r0[2] , inst2|r0[2], uc1, 1
instance = comp, \inst2|block3|Mux2~0 , inst2|block3|Mux2~0, uc1, 1
instance = comp, \inst2|r9[2] , inst2|r9[2], uc1, 1
instance = comp, \inst2|r1[2] , inst2|r1[2], uc1, 1
instance = comp, \inst2|block3|Mux19~0 , inst2|block3|Mux19~0, uc1, 1
instance = comp, \inst2|r5[2] , inst2|r5[2], uc1, 1
instance = comp, \inst2|r13[2] , inst2|r13[2], uc1, 1
instance = comp, \inst2|block3|Mux19~1 , inst2|block3|Mux19~1, uc1, 1
instance = comp, \inst2|r14[2] , inst2|r14[2], uc1, 1
instance = comp, \inst2|r2[2] , inst2|r2[2], uc1, 1
instance = comp, \inst2|r6[2] , inst2|r6[2], uc1, 1
instance = comp, \inst2|block3|Mux19~2 , inst2|block3|Mux19~2, uc1, 1
instance = comp, \inst2|r10[2] , inst2|r10[2], uc1, 1
instance = comp, \inst2|block3|Mux19~3 , inst2|block3|Mux19~3, uc1, 1
instance = comp, \inst2|r4[2] , inst2|r4[2], uc1, 1
instance = comp, \inst2|block3|Mux19~4 , inst2|block3|Mux19~4, uc1, 1
instance = comp, \inst2|r12[2] , inst2|r12[2], uc1, 1
instance = comp, \inst2|r8[2] , inst2|r8[2], uc1, 1
instance = comp, \inst2|block3|Mux19~5 , inst2|block3|Mux19~5, uc1, 1
instance = comp, \inst2|block3|Mux19~6 , inst2|block3|Mux19~6, uc1, 1
instance = comp, \inst2|r3[2] , inst2|r3[2], uc1, 1
instance = comp, \inst2|r11[2] , inst2|r11[2], uc1, 1
instance = comp, \inst2|block3|Mux19~7 , inst2|block3|Mux19~7, uc1, 1
instance = comp, \inst2|r15[2] , inst2|r15[2], uc1, 1
instance = comp, \inst2|r7[2] , inst2|r7[2], uc1, 1
instance = comp, \inst2|block3|Mux19~8 , inst2|block3|Mux19~8, uc1, 1
instance = comp, \inst2|block3|Mux19~9 , inst2|block3|Mux19~9, uc1, 1
instance = comp, \inst2|r16[2] , inst2|r16[2], uc1, 1
instance = comp, \inst2|r17[2] , inst2|r17[2], uc1, 1
instance = comp, \inst2|block3|Mux19~12 , inst2|block3|Mux19~12, uc1, 1
instance = comp, \inst2|r19[2] , inst2|r19[2], uc1, 1
instance = comp, \inst2|r18[2] , inst2|r18[2], uc1, 1
instance = comp, \inst2|block3|Mux19~13 , inst2|block3|Mux19~13, uc1, 1
instance = comp, \inst2|r23[2] , inst2|r23[2], uc1, 1
instance = comp, \inst2|r21[2] , inst2|r21[2], uc1, 1
instance = comp, \inst2|r20[2] , inst2|r20[2], uc1, 1
instance = comp, \inst2|r22[2] , inst2|r22[2], uc1, 1
instance = comp, \inst2|block3|Mux19~10 , inst2|block3|Mux19~10, uc1, 1
instance = comp, \inst2|block3|Mux19~11 , inst2|block3|Mux19~11, uc1, 1
instance = comp, \inst2|block3|Mux19~14 , inst2|block3|Mux19~14, uc1, 1
instance = comp, \inst2|r24[2] , inst2|r24[2], uc1, 1
instance = comp, \inst2|r26[2] , inst2|r26[2], uc1, 1
instance = comp, \inst2|block3|Mux19~15 , inst2|block3|Mux19~15, uc1, 1
instance = comp, \inst2|r27[2] , inst2|r27[2], uc1, 1
instance = comp, \inst2|r25[2] , inst2|r25[2], uc1, 1
instance = comp, \inst2|block3|Mux19~16 , inst2|block3|Mux19~16, uc1, 1
instance = comp, \inst2|block3|Mux19~17 , inst2|block3|Mux19~17, uc1, 1
instance = comp, \inst2|block3|Data_A[2] , inst2|block3|Data_A[2], uc1, 1
instance = comp, \inst6|k_out[2] , inst6|k_out[2], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[2]~13 , inst3|LPM_MUX_component|auto_generated|result_node[2]~13, uc1, 1
instance = comp, \inst5|Add0~4 , inst5|Add0~4, uc1, 1
instance = comp, \inst5|Add0~6 , inst5|Add0~6, uc1, 1
instance = comp, \inst5|Mux3~13 , inst5|Mux3~13, uc1, 1
instance = comp, \inst5|Mux3~10 , inst5|Mux3~10, uc1, 1
instance = comp, \inst5|Add1~4 , inst5|Add1~4, uc1, 1
instance = comp, \inst5|Add1~6 , inst5|Add1~6, uc1, 1
instance = comp, \inst5|Mux3~11 , inst5|Mux3~11, uc1, 1
instance = comp, \inst5|Mux3~8 , inst5|Mux3~8, uc1, 1
instance = comp, \inst5|Mux3~9 , inst5|Mux3~9, uc1, 1
instance = comp, \inst5|Mux3~12 , inst5|Mux3~12, uc1, 1
instance = comp, \inst5|z[3] , inst5|z[3], uc1, 1
instance = comp, \inst2|Working_register[5] , inst2|Working_register[5], uc1, 1
instance = comp, \inst12|altsyncram_component|auto_generated|ram_block1a0 , inst12|altsyncram_component|auto_generated|ram_block1a0, uc1, 1
instance = comp, \inst6|k_out[4] , inst6|k_out[4], uc1, 1
instance = comp, \inst2|r18[4] , inst2|r18[4], uc1, 1
instance = comp, \inst2|r19[4] , inst2|r19[4], uc1, 1
instance = comp, \inst2|r17[4] , inst2|r17[4], uc1, 1
instance = comp, \inst2|r16[4] , inst2|r16[4], uc1, 1
instance = comp, \inst2|block3|Mux21~12 , inst2|block3|Mux21~12, uc1, 1
instance = comp, \inst2|block3|Mux21~13 , inst2|block3|Mux21~13, uc1, 1
instance = comp, \inst2|r23[4] , inst2|r23[4], uc1, 1
instance = comp, \inst2|r22[4] , inst2|r22[4], uc1, 1
instance = comp, \inst2|r20[4] , inst2|r20[4], uc1, 1
instance = comp, \inst2|block3|Mux21~10 , inst2|block3|Mux21~10, uc1, 1
instance = comp, \inst2|r21[4] , inst2|r21[4], uc1, 1
instance = comp, \inst2|block3|Mux21~11 , inst2|block3|Mux21~11, uc1, 1
instance = comp, \inst2|block3|Mux21~14 , inst2|block3|Mux21~14, uc1, 1
instance = comp, \inst2|r5[4] , inst2|r5[4], uc1, 1
instance = comp, \inst2|r13[4] , inst2|r13[4], uc1, 1
instance = comp, \inst2|r9[4] , inst2|r9[4], uc1, 1
instance = comp, \inst2|r1[4] , inst2|r1[4], uc1, 1
instance = comp, \inst2|block3|Mux21~0 , inst2|block3|Mux21~0, uc1, 1
instance = comp, \inst2|block3|Mux21~1 , inst2|block3|Mux21~1, uc1, 1
instance = comp, \inst2|r14[4] , inst2|r14[4], uc1, 1
instance = comp, \inst2|r2[4] , inst2|r2[4], uc1, 1
instance = comp, \inst2|r6[4] , inst2|r6[4], uc1, 1
instance = comp, \inst2|block3|Mux21~2 , inst2|block3|Mux21~2, uc1, 1
instance = comp, \inst2|r10[4] , inst2|r10[4], uc1, 1
instance = comp, \inst2|block3|Mux21~3 , inst2|block3|Mux21~3, uc1, 1
instance = comp, \inst2|r8[4] , inst2|r8[4], uc1, 1
instance = comp, \inst2|r12[4] , inst2|r12[4], uc1, 1
instance = comp, \inst2|r0[4] , inst2|r0[4], uc1, 1
instance = comp, \inst2|r4[4] , inst2|r4[4], uc1, 1
instance = comp, \inst2|block3|Mux21~4 , inst2|block3|Mux21~4, uc1, 1
instance = comp, \inst2|block3|Mux21~5 , inst2|block3|Mux21~5, uc1, 1
instance = comp, \inst2|block3|Mux21~6 , inst2|block3|Mux21~6, uc1, 1
instance = comp, \inst2|r11[4] , inst2|r11[4], uc1, 1
instance = comp, \inst2|r3[4] , inst2|r3[4], uc1, 1
instance = comp, \inst2|block3|Mux21~7 , inst2|block3|Mux21~7, uc1, 1
instance = comp, \inst2|r7[4] , inst2|r7[4], uc1, 1
instance = comp, \inst2|r15[4] , inst2|r15[4], uc1, 1
instance = comp, \inst2|block3|Mux21~8 , inst2|block3|Mux21~8, uc1, 1
instance = comp, \inst2|block3|Mux21~9 , inst2|block3|Mux21~9, uc1, 1
instance = comp, \inst2|r26[4] , inst2|r26[4], uc1, 1
instance = comp, \inst2|r24[4] , inst2|r24[4], uc1, 1
instance = comp, \inst2|block3|Mux21~15 , inst2|block3|Mux21~15, uc1, 1
instance = comp, \inst2|r27[4] , inst2|r27[4], uc1, 1
instance = comp, \inst2|r25[4] , inst2|r25[4], uc1, 1
instance = comp, \inst2|block3|Mux21~16 , inst2|block3|Mux21~16, uc1, 1
instance = comp, \inst2|block3|Mux21~17 , inst2|block3|Mux21~17, uc1, 1
instance = comp, \inst2|block3|Data_A[4] , inst2|block3|Data_A[4], uc1, 1
instance = comp, \inst2|block3|Mux4~0 , inst2|block3|Mux4~0, uc1, 1
instance = comp, \inst5|z~65 , inst5|z~65, uc1, 1
instance = comp, \inst5|z~64 , inst5|z~64, uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[4]~11 , inst3|LPM_MUX_component|auto_generated|result_node[4]~11, uc1, 1
instance = comp, \inst5|Add0~8 , inst5|Add0~8, uc1, 1
instance = comp, \inst5|Mux4~2 , inst5|Mux4~2, uc1, 1
instance = comp, \inst5|Add1~8 , inst5|Add1~8, uc1, 1
instance = comp, \inst5|Mux4~3 , inst5|Mux4~3, uc1, 1
instance = comp, \inst5|Mux4~0 , inst5|Mux4~0, uc1, 1
instance = comp, \inst5|Mux4~1 , inst5|Mux4~1, uc1, 1
instance = comp, \inst5|Mux4~4 , inst5|Mux4~4, uc1, 1
instance = comp, \inst5|z[4] , inst5|z[4], uc1, 1
instance = comp, \inst2|block2|DATA~11 , inst2|block2|DATA~11, uc1, 1
instance = comp, \inst2|block2|DATA[4] , inst2|block2|DATA[4], uc1, 1
instance = comp, \inst2|Working_register[4] , inst2|Working_register[4], uc1, 1
instance = comp, \inst2|block2|DATA~12 , inst2|block2|DATA~12, uc1, 1
instance = comp, \inst2|block2|DATA[3] , inst2|block2|DATA[3], uc1, 1
instance = comp, \inst2|Working_register[3] , inst2|Working_register[3], uc1, 1
instance = comp, \inst5|z~66 , inst5|z~66, uc1, 1
instance = comp, \inst5|Mux2~2 , inst5|Mux2~2, uc1, 1
instance = comp, \inst5|z~67 , inst5|z~67, uc1, 1
instance = comp, \inst5|Mux2~3 , inst5|Mux2~3, uc1, 1
instance = comp, \inst5|Mux2~0 , inst5|Mux2~0, uc1, 1
instance = comp, \inst5|Mux2~1 , inst5|Mux2~1, uc1, 1
instance = comp, \inst5|Mux2~4 , inst5|Mux2~4, uc1, 1
instance = comp, \inst5|z[2] , inst5|z[2], uc1, 1
instance = comp, \inst2|block2|DATA~13 , inst2|block2|DATA~13, uc1, 1
instance = comp, \inst2|block2|DATA[2] , inst2|block2|DATA[2], uc1, 1
instance = comp, \inst2|Working_register[2] , inst2|Working_register[2], uc1, 1
instance = comp, \inst2|block2|DATA~14 , inst2|block2|DATA~14, uc1, 1
instance = comp, \inst2|block2|DATA[1] , inst2|block2|DATA[1], uc1, 1
instance = comp, \inst2|Working_register[1] , inst2|Working_register[1], uc1, 1
instance = comp, \inst2|r0[5] , inst2|r0[5], uc1, 1
instance = comp, \inst2|block3|Mux5~0 , inst2|block3|Mux5~0, uc1, 1
instance = comp, \inst5|Mux5~0 , inst5|Mux5~0, uc1, 1
instance = comp, \inst5|Mux5~1 , inst5|Mux5~1, uc1, 1
instance = comp, \inst5|z~62 , inst5|z~62, uc1, 1
instance = comp, \inst5|Add0~10 , inst5|Add0~10, uc1, 1
instance = comp, \inst5|Mux5~2 , inst5|Mux5~2, uc1, 1
instance = comp, \inst5|Add1~10 , inst5|Add1~10, uc1, 1
instance = comp, \inst5|z~63 , inst5|z~63, uc1, 1
instance = comp, \inst5|Mux5~3 , inst5|Mux5~3, uc1, 1
instance = comp, \inst5|Mux5~4 , inst5|Mux5~4, uc1, 1
instance = comp, \inst5|z[5] , inst5|z[5], uc1, 1
instance = comp, \inst2|block2|DATA~10 , inst2|block2|DATA~10, uc1, 1
instance = comp, \inst2|block2|DATA[5] , inst2|block2|DATA[5], uc1, 1
instance = comp, \inst2|r23[5] , inst2|r23[5], uc1, 1
instance = comp, \inst2|r20[5] , inst2|r20[5], uc1, 1
instance = comp, \inst2|r21[5] , inst2|r21[5], uc1, 1
instance = comp, \inst2|block3|Mux22~0 , inst2|block3|Mux22~0, uc1, 1
instance = comp, \inst2|r22[5] , inst2|r22[5], uc1, 1
instance = comp, \inst2|block3|Mux22~1 , inst2|block3|Mux22~1, uc1, 1
instance = comp, \inst2|r9[5] , inst2|r9[5], uc1, 1
instance = comp, \inst2|r1[5] , inst2|r1[5], uc1, 1
instance = comp, \inst2|block3|Mux22~4 , inst2|block3|Mux22~4, uc1, 1
instance = comp, \inst2|r13[5] , inst2|r13[5], uc1, 1
instance = comp, \inst2|r5[5] , inst2|r5[5], uc1, 1
instance = comp, \inst2|block3|Mux22~5 , inst2|block3|Mux22~5, uc1, 1
instance = comp, \inst2|r4[5] , inst2|r4[5], uc1, 1
instance = comp, \inst2|block3|Mux22~6 , inst2|block3|Mux22~6, uc1, 1
instance = comp, \inst2|r8[5] , inst2|r8[5], uc1, 1
instance = comp, \inst2|r12[5] , inst2|r12[5], uc1, 1
instance = comp, \inst2|block3|Mux22~7 , inst2|block3|Mux22~7, uc1, 1
instance = comp, \inst2|block3|Mux22~8 , inst2|block3|Mux22~8, uc1, 1
instance = comp, \inst2|r3[5] , inst2|r3[5], uc1, 1
instance = comp, \inst2|r11[5] , inst2|r11[5], uc1, 1
instance = comp, \inst2|block3|Mux22~9 , inst2|block3|Mux22~9, uc1, 1
instance = comp, \inst2|r15[5] , inst2|r15[5], uc1, 1
instance = comp, \inst2|r7[5] , inst2|r7[5], uc1, 1
instance = comp, \inst2|block3|Mux22~10 , inst2|block3|Mux22~10, uc1, 1
instance = comp, \inst2|r10[5] , inst2|r10[5], uc1, 1
instance = comp, \inst2|r6[5] , inst2|r6[5], uc1, 1
instance = comp, \inst2|r2[5] , inst2|r2[5], uc1, 1
instance = comp, \inst2|block3|Mux22~2 , inst2|block3|Mux22~2, uc1, 1
instance = comp, \inst2|r14[5] , inst2|r14[5], uc1, 1
instance = comp, \inst2|block3|Mux22~3 , inst2|block3|Mux22~3, uc1, 1
instance = comp, \inst2|block3|Mux22~11 , inst2|block3|Mux22~11, uc1, 1
instance = comp, \inst2|r19[5] , inst2|r19[5], uc1, 1
instance = comp, \inst2|r18[5] , inst2|r18[5], uc1, 1
instance = comp, \inst2|r16[5] , inst2|r16[5], uc1, 1
instance = comp, \inst2|block3|Mux22~12 , inst2|block3|Mux22~12, uc1, 1
instance = comp, \inst2|r17[5] , inst2|r17[5], uc1, 1
instance = comp, \inst2|block3|Mux22~13 , inst2|block3|Mux22~13, uc1, 1
instance = comp, \inst2|block3|Mux22~14 , inst2|block3|Mux22~14, uc1, 1
instance = comp, \inst2|r27[5] , inst2|r27[5], uc1, 1
instance = comp, \inst2|r24[5] , inst2|r24[5], uc1, 1
instance = comp, \inst2|r25[5] , inst2|r25[5], uc1, 1
instance = comp, \inst2|block3|Mux22~15 , inst2|block3|Mux22~15, uc1, 1
instance = comp, \inst2|r26[5] , inst2|r26[5], uc1, 1
instance = comp, \inst2|block3|Mux22~16 , inst2|block3|Mux22~16, uc1, 1
instance = comp, \inst2|block3|Mux22~17 , inst2|block3|Mux22~17, uc1, 1
instance = comp, \inst2|block3|Data_A[5] , inst2|block3|Data_A[5], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[5]~10 , inst3|LPM_MUX_component|auto_generated|result_node[5]~10, uc1, 1
instance = comp, \inst5|Add0~12 , inst5|Add0~12, uc1, 1
instance = comp, \inst5|Add1~12 , inst5|Add1~12, uc1, 1
instance = comp, \inst5|Mux6~3 , inst5|Mux6~3, uc1, 1
instance = comp, \inst5|Mux6~0 , inst5|Mux6~0, uc1, 1
instance = comp, \inst5|Mux6~1 , inst5|Mux6~1, uc1, 1
instance = comp, \inst5|Mux6~4 , inst5|Mux6~4, uc1, 1
instance = comp, \inst5|z[6] , inst5|z[6], uc1, 1
instance = comp, \inst2|block2|DATA~9 , inst2|block2|DATA~9, uc1, 1
instance = comp, \inst2|block2|DATA[6] , inst2|block2|DATA[6], uc1, 1
instance = comp, \inst2|r25[6] , inst2|r25[6], uc1, 1
instance = comp, \inst2|r27[6] , inst2|r27[6], uc1, 1
instance = comp, \inst2|r24[6] , inst2|r24[6], uc1, 1
instance = comp, \inst2|r26[6] , inst2|r26[6], uc1, 1
instance = comp, \inst2|block3|Mux23~15 , inst2|block3|Mux23~15, uc1, 1
instance = comp, \inst2|block3|Mux23~16 , inst2|block3|Mux23~16, uc1, 1
instance = comp, \inst2|r9[6] , inst2|r9[6], uc1, 1
instance = comp, \inst2|r1[6] , inst2|r1[6], uc1, 1
instance = comp, \inst2|block3|Mux23~0 , inst2|block3|Mux23~0, uc1, 1
instance = comp, \inst2|r5[6] , inst2|r5[6], uc1, 1
instance = comp, \inst2|r13[6] , inst2|r13[6], uc1, 1
instance = comp, \inst2|block3|Mux23~1 , inst2|block3|Mux23~1, uc1, 1
instance = comp, \inst2|r4[6] , inst2|r4[6], uc1, 1
instance = comp, \inst2|block3|Mux23~4 , inst2|block3|Mux23~4, uc1, 1
instance = comp, \inst2|r8[6] , inst2|r8[6], uc1, 1
instance = comp, \inst2|r12[6] , inst2|r12[6], uc1, 1
instance = comp, \inst2|block3|Mux23~5 , inst2|block3|Mux23~5, uc1, 1
instance = comp, \inst2|r10[6] , inst2|r10[6], uc1, 1
instance = comp, \inst2|r14[6] , inst2|r14[6], uc1, 1
instance = comp, \inst2|r6[6] , inst2|r6[6], uc1, 1
instance = comp, \inst2|r2[6] , inst2|r2[6], uc1, 1
instance = comp, \inst2|block3|Mux23~2 , inst2|block3|Mux23~2, uc1, 1
instance = comp, \inst2|block3|Mux23~3 , inst2|block3|Mux23~3, uc1, 1
instance = comp, \inst2|block3|Mux23~6 , inst2|block3|Mux23~6, uc1, 1
instance = comp, \inst2|r11[6] , inst2|r11[6], uc1, 1
instance = comp, \inst2|r3[6] , inst2|r3[6], uc1, 1
instance = comp, \inst2|block3|Mux23~7 , inst2|block3|Mux23~7, uc1, 1
instance = comp, \inst2|r15[6] , inst2|r15[6], uc1, 1
instance = comp, \inst2|r7[6] , inst2|r7[6], uc1, 1
instance = comp, \inst2|block3|Mux23~8 , inst2|block3|Mux23~8, uc1, 1
instance = comp, \inst2|block3|Mux23~9 , inst2|block3|Mux23~9, uc1, 1
instance = comp, \inst2|r18[6] , inst2|r18[6], uc1, 1
instance = comp, \inst2|r16[6] , inst2|r16[6], uc1, 1
instance = comp, \inst2|r17[6] , inst2|r17[6], uc1, 1
instance = comp, \inst2|block3|Mux23~12 , inst2|block3|Mux23~12, uc1, 1
instance = comp, \inst2|r19[6] , inst2|r19[6], uc1, 1
instance = comp, \inst2|block3|Mux23~13 , inst2|block3|Mux23~13, uc1, 1
instance = comp, \inst2|r20[6] , inst2|r20[6], uc1, 1
instance = comp, \inst2|r22[6] , inst2|r22[6], uc1, 1
instance = comp, \inst2|block3|Mux23~10 , inst2|block3|Mux23~10, uc1, 1
instance = comp, \inst2|r23[6] , inst2|r23[6], uc1, 1
instance = comp, \inst2|r21[6] , inst2|r21[6], uc1, 1
instance = comp, \inst2|block3|Mux23~11 , inst2|block3|Mux23~11, uc1, 1
instance = comp, \inst2|block3|Mux23~14 , inst2|block3|Mux23~14, uc1, 1
instance = comp, \inst2|block3|Mux23~17 , inst2|block3|Mux23~17, uc1, 1
instance = comp, \inst2|block3|Data_A[6] , inst2|block3|Data_A[6], uc1, 1
instance = comp, \inst6|k_out[6]~feeder , inst6|k_out[6]~feeder, uc1, 1
instance = comp, \inst6|k_out[6] , inst6|k_out[6], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[6]~9 , inst3|LPM_MUX_component|auto_generated|result_node[6]~9, uc1, 1
instance = comp, \inst5|Add0~14 , inst5|Add0~14, uc1, 1
instance = comp, \inst5|Add0~16 , inst5|Add0~16, uc1, 1
instance = comp, \inst5|Add0~18 , inst5|Add0~18, uc1, 1
instance = comp, \inst5|Add0~20 , inst5|Add0~20, uc1, 1
instance = comp, \inst5|Add0~22 , inst5|Add0~22, uc1, 1
instance = comp, \inst5|Add0~24 , inst5|Add0~24, uc1, 1
instance = comp, \inst5|Mux12~13 , inst5|Mux12~13, uc1, 1
instance = comp, \inst5|Mux12~10 , inst5|Mux12~10, uc1, 1
instance = comp, \inst5|Add1~14 , inst5|Add1~14, uc1, 1
instance = comp, \inst5|Add1~16 , inst5|Add1~16, uc1, 1
instance = comp, \inst5|Add1~18 , inst5|Add1~18, uc1, 1
instance = comp, \inst5|Add1~20 , inst5|Add1~20, uc1, 1
instance = comp, \inst5|Add1~22 , inst5|Add1~22, uc1, 1
instance = comp, \inst5|Add1~24 , inst5|Add1~24, uc1, 1
instance = comp, \inst5|Mux12~11 , inst5|Mux12~11, uc1, 1
instance = comp, \inst5|Mux12~8 , inst5|Mux12~8, uc1, 1
instance = comp, \inst5|Mux12~9 , inst5|Mux12~9, uc1, 1
instance = comp, \inst5|Mux12~12 , inst5|Mux12~12, uc1, 1
instance = comp, \inst5|z[12] , inst5|z[12], uc1, 1
instance = comp, \inst2|r24[13] , inst2|r24[13], uc1, 1
instance = comp, \inst2|r25[13] , inst2|r25[13], uc1, 1
instance = comp, \inst2|block3|Mux30~15 , inst2|block3|Mux30~15, uc1, 1
instance = comp, \inst2|r26[13] , inst2|r26[13], uc1, 1
instance = comp, \inst2|r27[13] , inst2|r27[13], uc1, 1
instance = comp, \inst2|block3|Mux30~16 , inst2|block3|Mux30~16, uc1, 1
instance = comp, \inst2|r13[13] , inst2|r13[13], uc1, 1
instance = comp, \inst2|r9[13] , inst2|r9[13], uc1, 1
instance = comp, \inst2|r1[13] , inst2|r1[13], uc1, 1
instance = comp, \inst2|block3|Mux30~4 , inst2|block3|Mux30~4, uc1, 1
instance = comp, \inst2|r5[13] , inst2|r5[13], uc1, 1
instance = comp, \inst2|block3|Mux30~5 , inst2|block3|Mux30~5, uc1, 1
instance = comp, \inst2|r8[13] , inst2|r8[13], uc1, 1
instance = comp, \inst2|r0[13] , inst2|r0[13], uc1, 1
instance = comp, \inst2|r4[13] , inst2|r4[13], uc1, 1
instance = comp, \inst2|block3|Mux30~6 , inst2|block3|Mux30~6, uc1, 1
instance = comp, \inst2|r12[13] , inst2|r12[13], uc1, 1
instance = comp, \inst2|block3|Mux30~7 , inst2|block3|Mux30~7, uc1, 1
instance = comp, \inst2|block3|Mux30~8 , inst2|block3|Mux30~8, uc1, 1
instance = comp, \inst2|r10[13] , inst2|r10[13], uc1, 1
instance = comp, \inst2|r6[13] , inst2|r6[13], uc1, 1
instance = comp, \inst2|r2[13] , inst2|r2[13], uc1, 1
instance = comp, \inst2|block3|Mux30~2 , inst2|block3|Mux30~2, uc1, 1
instance = comp, \inst2|r14[13] , inst2|r14[13], uc1, 1
instance = comp, \inst2|block3|Mux30~3 , inst2|block3|Mux30~3, uc1, 1
instance = comp, \inst2|r7[13] , inst2|r7[13], uc1, 1
instance = comp, \inst2|r3[13] , inst2|r3[13], uc1, 1
instance = comp, \inst2|r11[13] , inst2|r11[13], uc1, 1
instance = comp, \inst2|block3|Mux30~9 , inst2|block3|Mux30~9, uc1, 1
instance = comp, \inst2|r15[13] , inst2|r15[13], uc1, 1
instance = comp, \inst2|block3|Mux30~10 , inst2|block3|Mux30~10, uc1, 1
instance = comp, \inst2|block3|Mux30~11 , inst2|block3|Mux30~11, uc1, 1
instance = comp, \inst2|r16[13] , inst2|r16[13], uc1, 1
instance = comp, \inst2|r18[13] , inst2|r18[13], uc1, 1
instance = comp, \inst2|block3|Mux30~12 , inst2|block3|Mux30~12, uc1, 1
instance = comp, \inst2|r19[13] , inst2|r19[13], uc1, 1
instance = comp, \inst2|r17[13] , inst2|r17[13], uc1, 1
instance = comp, \inst2|block3|Mux30~13 , inst2|block3|Mux30~13, uc1, 1
instance = comp, \inst2|block3|Mux30~14 , inst2|block3|Mux30~14, uc1, 1
instance = comp, \inst2|r20[13] , inst2|r20[13], uc1, 1
instance = comp, \inst2|r21[13] , inst2|r21[13], uc1, 1
instance = comp, \inst2|block3|Mux30~0 , inst2|block3|Mux30~0, uc1, 1
instance = comp, \inst2|r22[13] , inst2|r22[13], uc1, 1
instance = comp, \inst2|r23[13] , inst2|r23[13], uc1, 1
instance = comp, \inst2|block3|Mux30~1 , inst2|block3|Mux30~1, uc1, 1
instance = comp, \inst2|block3|Mux30~17 , inst2|block3|Mux30~17, uc1, 1
instance = comp, \inst2|block3|Data_A[13] , inst2|block3|Data_A[13], uc1, 1
instance = comp, \inst6|k_out[13] , inst6|k_out[13], uc1, 1
instance = comp, \inst2|block3|Mux13~0 , inst2|block3|Mux13~0, uc1, 1
instance = comp, \inst5|z~56 , inst5|z~56, uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[13]~2 , inst3|LPM_MUX_component|auto_generated|result_node[13]~2, uc1, 1
instance = comp, \inst5|Add0~26 , inst5|Add0~26, uc1, 1
instance = comp, \inst5|Mux13~2 , inst5|Mux13~2, uc1, 1
instance = comp, \inst5|z~57 , inst5|z~57, uc1, 1
instance = comp, \inst5|Add1~26 , inst5|Add1~26, uc1, 1
instance = comp, \inst5|Mux13~3 , inst5|Mux13~3, uc1, 1
instance = comp, \inst5|Mux13~0 , inst5|Mux13~0, uc1, 1
instance = comp, \inst5|Mux13~1 , inst5|Mux13~1, uc1, 1
instance = comp, \inst5|Mux13~4 , inst5|Mux13~4, uc1, 1
instance = comp, \inst5|z[13] , inst5|z[13], uc1, 1
instance = comp, \inst12|altsyncram_component|auto_generated|ram_block1a7 , inst12|altsyncram_component|auto_generated|ram_block1a7, uc1, 1
instance = comp, \inst2|block2|DATA~2 , inst2|block2|DATA~2, uc1, 1
instance = comp, \inst2|block2|DATA[13] , inst2|block2|DATA[13], uc1, 1
instance = comp, \inst2|Working_register[13] , inst2|Working_register[13], uc1, 1
instance = comp, \inst2|block2|DATA~3 , inst2|block2|DATA~3, uc1, 1
instance = comp, \inst2|block2|DATA[12] , inst2|block2|DATA[12], uc1, 1
instance = comp, \inst2|Working_register[12] , inst2|Working_register[12], uc1, 1
instance = comp, \inst5|z~58 , inst5|z~58, uc1, 1
instance = comp, \inst5|Mux11~2 , inst5|Mux11~2, uc1, 1
instance = comp, \inst5|z~59 , inst5|z~59, uc1, 1
instance = comp, \inst5|Mux11~3 , inst5|Mux11~3, uc1, 1
instance = comp, \inst5|Mux11~0 , inst5|Mux11~0, uc1, 1
instance = comp, \inst5|Mux11~1 , inst5|Mux11~1, uc1, 1
instance = comp, \inst5|Mux11~4 , inst5|Mux11~4, uc1, 1
instance = comp, \inst5|z[11] , inst5|z[11], uc1, 1
instance = comp, \inst2|block2|DATA~4 , inst2|block2|DATA~4, uc1, 1
instance = comp, \inst2|block2|DATA[11] , inst2|block2|DATA[11], uc1, 1
instance = comp, \inst2|Working_register[11] , inst2|Working_register[11], uc1, 1
instance = comp, \inst5|Mux10~13 , inst5|Mux10~13, uc1, 1
instance = comp, \inst5|Mux10~10 , inst5|Mux10~10, uc1, 1
instance = comp, \inst5|Mux10~14 , inst5|Mux10~14, uc1, 1
instance = comp, \inst5|Mux10~11 , inst5|Mux10~11, uc1, 1
instance = comp, \inst5|Mux10~8 , inst5|Mux10~8, uc1, 1
instance = comp, \inst5|Mux10~9 , inst5|Mux10~9, uc1, 1
instance = comp, \inst5|Mux10~12 , inst5|Mux10~12, uc1, 1
instance = comp, \inst5|z[10] , inst5|z[10], uc1, 1
instance = comp, \inst2|block2|DATA~5 , inst2|block2|DATA~5, uc1, 1
instance = comp, \inst2|block2|DATA[10] , inst2|block2|DATA[10], uc1, 1
instance = comp, \inst2|Working_register[10] , inst2|Working_register[10], uc1, 1
instance = comp, \inst5|Mux9~8 , inst5|Mux9~8, uc1, 1
instance = comp, \inst5|Mux9~9 , inst5|Mux9~9, uc1, 1
instance = comp, \inst5|Mux9~14 , inst5|Mux9~14, uc1, 1
instance = comp, \inst5|Mux9~13 , inst5|Mux9~13, uc1, 1
instance = comp, \inst5|Mux9~10 , inst5|Mux9~10, uc1, 1
instance = comp, \inst5|Mux9~11 , inst5|Mux9~11, uc1, 1
instance = comp, \inst5|Mux9~12 , inst5|Mux9~12, uc1, 1
instance = comp, \inst5|z[9] , inst5|z[9], uc1, 1
instance = comp, \inst2|block2|DATA~6 , inst2|block2|DATA~6, uc1, 1
instance = comp, \inst2|block2|DATA[9] , inst2|block2|DATA[9], uc1, 1
instance = comp, \inst2|Working_register[9] , inst2|Working_register[9], uc1, 1
instance = comp, \inst5|Mux8~0 , inst5|Mux8~0, uc1, 1
instance = comp, \inst5|Mux8~1 , inst5|Mux8~1, uc1, 1
instance = comp, \inst5|Mux8~3 , inst5|Mux8~3, uc1, 1
instance = comp, \inst5|Mux8~4 , inst5|Mux8~4, uc1, 1
instance = comp, \inst5|Mux8~2 , inst5|Mux8~2, uc1, 1
instance = comp, \inst5|z[8] , inst5|z[8], uc1, 1
instance = comp, \inst2|block2|DATA~7 , inst2|block2|DATA~7, uc1, 1
instance = comp, \inst2|block2|DATA[8] , inst2|block2|DATA[8], uc1, 1
instance = comp, \inst2|Working_register[8] , inst2|Working_register[8], uc1, 1
instance = comp, \inst5|z~60 , inst5|z~60, uc1, 1
instance = comp, \inst5|Mux7~2 , inst5|Mux7~2, uc1, 1
instance = comp, \inst5|z~61 , inst5|z~61, uc1, 1
instance = comp, \inst5|Mux7~3 , inst5|Mux7~3, uc1, 1
instance = comp, \inst5|Mux7~0 , inst5|Mux7~0, uc1, 1
instance = comp, \inst5|Mux7~1 , inst5|Mux7~1, uc1, 1
instance = comp, \inst5|Mux7~4 , inst5|Mux7~4, uc1, 1
instance = comp, \inst5|z[7] , inst5|z[7], uc1, 1
instance = comp, \inst2|block2|DATA~8 , inst2|block2|DATA~8, uc1, 1
instance = comp, \inst2|block2|DATA[7] , inst2|block2|DATA[7], uc1, 1
instance = comp, \inst2|Working_register[7] , inst2|Working_register[7], uc1, 1
instance = comp, \inst2|r19[14] , inst2|r19[14], uc1, 1
instance = comp, \inst2|r16[14] , inst2|r16[14], uc1, 1
instance = comp, \inst2|r17[14] , inst2|r17[14], uc1, 1
instance = comp, \inst2|block3|Mux31~12 , inst2|block3|Mux31~12, uc1, 1
instance = comp, \inst2|r18[14] , inst2|r18[14], uc1, 1
instance = comp, \inst2|block3|Mux31~13 , inst2|block3|Mux31~13, uc1, 1
instance = comp, \inst2|r23[14] , inst2|r23[14], uc1, 1
instance = comp, \inst2|r20[14] , inst2|r20[14], uc1, 1
instance = comp, \inst2|r22[14] , inst2|r22[14], uc1, 1
instance = comp, \inst2|block3|Mux31~10 , inst2|block3|Mux31~10, uc1, 1
instance = comp, \inst2|r21[14] , inst2|r21[14], uc1, 1
instance = comp, \inst2|block3|Mux31~11 , inst2|block3|Mux31~11, uc1, 1
instance = comp, \inst2|block3|Mux31~14 , inst2|block3|Mux31~14, uc1, 1
instance = comp, \inst2|r5[14] , inst2|r5[14], uc1, 1
instance = comp, \inst2|r9[14] , inst2|r9[14], uc1, 1
instance = comp, \inst2|r1[14] , inst2|r1[14], uc1, 1
instance = comp, \inst2|block3|Mux31~0 , inst2|block3|Mux31~0, uc1, 1
instance = comp, \inst2|r13[14] , inst2|r13[14], uc1, 1
instance = comp, \inst2|block3|Mux31~1 , inst2|block3|Mux31~1, uc1, 1
instance = comp, \inst2|r12[14] , inst2|r12[14], uc1, 1
instance = comp, \inst2|r4[14] , inst2|r4[14], uc1, 1
instance = comp, \inst2|r0[14] , inst2|r0[14], uc1, 1
instance = comp, \inst2|block3|Mux31~4 , inst2|block3|Mux31~4, uc1, 1
instance = comp, \inst2|r8[14] , inst2|r8[14], uc1, 1
instance = comp, \inst2|block3|Mux31~5 , inst2|block3|Mux31~5, uc1, 1
instance = comp, \inst2|r14[14] , inst2|r14[14], uc1, 1
instance = comp, \inst2|r6[14] , inst2|r6[14], uc1, 1
instance = comp, \inst2|r2[14] , inst2|r2[14], uc1, 1
instance = comp, \inst2|block3|Mux31~2 , inst2|block3|Mux31~2, uc1, 1
instance = comp, \inst2|r10[14] , inst2|r10[14], uc1, 1
instance = comp, \inst2|block3|Mux31~3 , inst2|block3|Mux31~3, uc1, 1
instance = comp, \inst2|block3|Mux31~6 , inst2|block3|Mux31~6, uc1, 1
instance = comp, \inst2|r7[14] , inst2|r7[14], uc1, 1
instance = comp, \inst2|r3[14] , inst2|r3[14], uc1, 1
instance = comp, \inst2|r11[14] , inst2|r11[14], uc1, 1
instance = comp, \inst2|block3|Mux31~7 , inst2|block3|Mux31~7, uc1, 1
instance = comp, \inst2|r15[14] , inst2|r15[14], uc1, 1
instance = comp, \inst2|block3|Mux31~8 , inst2|block3|Mux31~8, uc1, 1
instance = comp, \inst2|block3|Mux31~9 , inst2|block3|Mux31~9, uc1, 1
instance = comp, \inst2|r24[14] , inst2|r24[14], uc1, 1
instance = comp, \inst2|r26[14] , inst2|r26[14], uc1, 1
instance = comp, \inst2|block3|Mux31~15 , inst2|block3|Mux31~15, uc1, 1
instance = comp, \inst2|r25[14] , inst2|r25[14], uc1, 1
instance = comp, \inst2|r27[14] , inst2|r27[14], uc1, 1
instance = comp, \inst2|block3|Mux31~16 , inst2|block3|Mux31~16, uc1, 1
instance = comp, \inst2|block3|Mux31~17 , inst2|block3|Mux31~17, uc1, 1
instance = comp, \inst2|block3|Data_A[14] , inst2|block3|Data_A[14], uc1, 1
instance = comp, \inst6|k_out[14] , inst6|k_out[14], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[14]~1 , inst3|LPM_MUX_component|auto_generated|result_node[14]~1, uc1, 1
instance = comp, \inst5|Mux14~2 , inst5|Mux14~2, uc1, 1
instance = comp, \inst5|Add0~28 , inst5|Add0~28, uc1, 1
instance = comp, \inst5|Add1~28 , inst5|Add1~28, uc1, 1
instance = comp, \inst5|Mux14~3 , inst5|Mux14~3, uc1, 1
instance = comp, \inst5|Mux14~0 , inst5|Mux14~0, uc1, 1
instance = comp, \inst5|Mux14~1 , inst5|Mux14~1, uc1, 1
instance = comp, \inst5|Mux14~4 , inst5|Mux14~4, uc1, 1
instance = comp, \inst5|z[14] , inst5|z[14], uc1, 1
instance = comp, \inst2|block2|DATA~1 , inst2|block2|DATA~1, uc1, 1
instance = comp, \inst2|block2|DATA[14] , inst2|block2|DATA[14], uc1, 1
instance = comp, \inst2|Working_register[14] , inst2|Working_register[14], uc1, 1
instance = comp, \inst2|block3|Mux14~0 , inst2|block3|Mux14~0, uc1, 1
instance = comp, \inst5|Add0~30 , inst5|Add0~30, uc1, 1
instance = comp, \inst5|Add1~30 , inst5|Add1~30, uc1, 1
instance = comp, \inst5|Mux15~4 , inst5|Mux15~4, uc1, 1
instance = comp, \inst5|Mux15~0 , inst5|Mux15~0, uc1, 1
instance = comp, \inst5|Mux15~1 , inst5|Mux15~1, uc1, 1
instance = comp, \inst5|Mux15~6 , inst5|Mux15~6, uc1, 1
instance = comp, \inst5|z[15] , inst5|z[15], uc1, 1
instance = comp, \inst2|block2|DATA~0 , inst2|block2|DATA~0, uc1, 1
instance = comp, \inst2|block2|DATA[15] , inst2|block2|DATA[15], uc1, 1
instance = comp, \inst2|r16[15] , inst2|r16[15], uc1, 1
instance = comp, \inst2|r18[15] , inst2|r18[15], uc1, 1
instance = comp, \inst2|block3|Mux32~12 , inst2|block3|Mux32~12, uc1, 1
instance = comp, \inst2|r19[15] , inst2|r19[15], uc1, 1
instance = comp, \inst2|r17[15] , inst2|r17[15], uc1, 1
instance = comp, \inst2|block3|Mux32~13 , inst2|block3|Mux32~13, uc1, 1
instance = comp, \inst2|r6[15] , inst2|r6[15], uc1, 1
instance = comp, \inst2|r2[15] , inst2|r2[15], uc1, 1
instance = comp, \inst2|block3|Mux32~2 , inst2|block3|Mux32~2, uc1, 1
instance = comp, \inst2|r10[15] , inst2|r10[15], uc1, 1
instance = comp, \inst2|r14[15] , inst2|r14[15], uc1, 1
instance = comp, \inst2|block3|Mux32~3 , inst2|block3|Mux32~3, uc1, 1
instance = comp, \inst2|r9[15] , inst2|r9[15], uc1, 1
instance = comp, \inst2|r1[15] , inst2|r1[15], uc1, 1
instance = comp, \inst2|block3|Mux32~4 , inst2|block3|Mux32~4, uc1, 1
instance = comp, \inst2|r5[15] , inst2|r5[15], uc1, 1
instance = comp, \inst2|r13[15] , inst2|r13[15], uc1, 1
instance = comp, \inst2|block3|Mux32~5 , inst2|block3|Mux32~5, uc1, 1
instance = comp, \inst2|r4[15] , inst2|r4[15], uc1, 1
instance = comp, \inst2|block3|Mux32~6 , inst2|block3|Mux32~6, uc1, 1
instance = comp, \inst2|r12[15] , inst2|r12[15], uc1, 1
instance = comp, \inst2|r8[15] , inst2|r8[15], uc1, 1
instance = comp, \inst2|block3|Mux32~7 , inst2|block3|Mux32~7, uc1, 1
instance = comp, \inst2|block3|Mux32~8 , inst2|block3|Mux32~8, uc1, 1
instance = comp, \inst2|r3[15] , inst2|r3[15], uc1, 1
instance = comp, \inst2|r11[15] , inst2|r11[15], uc1, 1
instance = comp, \inst2|block3|Mux32~9 , inst2|block3|Mux32~9, uc1, 1
instance = comp, \inst2|r15[15] , inst2|r15[15], uc1, 1
instance = comp, \inst2|r7[15] , inst2|r7[15], uc1, 1
instance = comp, \inst2|block3|Mux32~10 , inst2|block3|Mux32~10, uc1, 1
instance = comp, \inst2|block3|Mux32~11 , inst2|block3|Mux32~11, uc1, 1
instance = comp, \inst2|block3|Mux32~14 , inst2|block3|Mux32~14, uc1, 1
instance = comp, \inst2|r20[15] , inst2|r20[15], uc1, 1
instance = comp, \inst2|r21[15] , inst2|r21[15], uc1, 1
instance = comp, \inst2|block3|Mux32~0 , inst2|block3|Mux32~0, uc1, 1
instance = comp, \inst2|r23[15] , inst2|r23[15], uc1, 1
instance = comp, \inst2|r22[15] , inst2|r22[15], uc1, 1
instance = comp, \inst2|block3|Mux32~1 , inst2|block3|Mux32~1, uc1, 1
instance = comp, \inst2|r27[15] , inst2|r27[15], uc1, 1
instance = comp, \inst2|r24[15] , inst2|r24[15], uc1, 1
instance = comp, \inst2|r25[15] , inst2|r25[15], uc1, 1
instance = comp, \inst2|block3|Mux32~15 , inst2|block3|Mux32~15, uc1, 1
instance = comp, \inst2|r26[15] , inst2|r26[15], uc1, 1
instance = comp, \inst2|block3|Mux32~16 , inst2|block3|Mux32~16, uc1, 1
instance = comp, \inst2|block3|Mux32~17 , inst2|block3|Mux32~17, uc1, 1
instance = comp, \inst2|block3|Data_A[15] , inst2|block3|Data_A[15], uc1, 1
instance = comp, \inst6|k_out[15] , inst6|k_out[15], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[15]~0 , inst3|LPM_MUX_component|auto_generated|result_node[15]~0, uc1, 1
instance = comp, \inst5|Add0~32 , inst5|Add0~32, uc1, 1
instance = comp, \inst5|Mux17~0 , inst5|Mux17~0, uc1, 1
instance = comp, \inst5|Add1~32 , inst5|Add1~32, uc1, 1
instance = comp, \inst5|Mux17~1 , inst5|Mux17~1, uc1, 1
instance = comp, \inst5|Mux18~0 , inst5|Mux18~0, uc1, 1
instance = comp, \inst5|cy_out , inst5|cy_out, uc1, 1
instance = comp, \inst8|cy~0 , inst8|cy~0, uc1, 1
instance = comp, \inst8|cy , inst8|cy, uc1, 1
instance = comp, \inst5|Mux0~2 , inst5|Mux0~2, uc1, 1
instance = comp, \inst5|Mux0~3 , inst5|Mux0~3, uc1, 1
instance = comp, \inst5|Mux0~5 , inst5|Mux0~5, uc1, 1
instance = comp, \inst5|Mux0~6 , inst5|Mux0~6, uc1, 1
instance = comp, \inst5|Mux0~4 , inst5|Mux0~4, uc1, 1
instance = comp, \inst5|z[0] , inst5|z[0], uc1, 1
instance = comp, \inst2|block2|DATA~15 , inst2|block2|DATA~15, uc1, 1
instance = comp, \inst2|block2|DATA[0] , inst2|block2|DATA[0], uc1, 1
instance = comp, \inst2|Working_register[0] , inst2|Working_register[0], uc1, 1
instance = comp, \inst4|always0~0 , inst4|always0~0, uc1, 1
instance = comp, \inst4|always0~2 , inst4|always0~2, uc1, 1
instance = comp, \inst4|always0~4 , inst4|always0~4, uc1, 1
instance = comp, \inst4|always0~1 , inst4|always0~1, uc1, 1
instance = comp, \inst4|always0~3 , inst4|always0~3, uc1, 1
instance = comp, \inst4|always0~5 , inst4|always0~5, uc1, 1
instance = comp, \inst4|always0~6 , inst4|always0~6, uc1, 1
instance = comp, \inst4|PC[7] , inst4|PC[7], uc1, 1
instance = comp, \inst4|PC[6] , inst4|PC[6], uc1, 1
instance = comp, \inst4|PC[5] , inst4|PC[5], uc1, 1
instance = comp, \inst4|PC[4] , inst4|PC[4], uc1, 1
instance = comp, \inst4|PC[3] , inst4|PC[3], uc1, 1
instance = comp, \inst4|PC[2] , inst4|PC[2], uc1, 1
instance = comp, \inst4|PC[1] , inst4|PC[1], uc1, 1
instance = comp, \inst4|PC[0] , inst4|PC[0], uc1, 1
instance = comp, \inst1|WideOr14~1 , inst1|WideOr14~1, uc1, 1
instance = comp, \inst1|MW , inst1|MW, uc1, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
