#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Mon May 19 15:15:13 2025
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 2)] Analyzing module led_diaplay_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 1)] Analyzing module led_display_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 1)] Analyzing module led_display_selector (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v successfully.
I: Module "led_diaplay_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.585s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 2)] Elaborating module led_diaplay_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 33)] Elaborating instance u_led_display_driver
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 1)] Elaborating module led_display_driver
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 69)] Elaborating instance u_led_display_selector
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 1)] Elaborating module led_display_selector
I: Module instance {led_diaplay_top/u_led_display_driver/u_led_display_selector} parameter value:
    NUM = 32'b00000000000000000000000000001000
    VALID_SIGNAL = 1'b0
    CLK_CYCLE = 32'b00000000000000000001001110001000
Executing : rtl-elaborate successfully. Time elapsed: 0.051s wall, 0.031s user + 0.000s system = 0.031s CPU (61.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.093s wall, 0.078s user + 0.000s system = 0.078s CPU (84.4%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 9)] Latch is generated for signal led_display_seg, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.183s wall, 0.141s user + 0.000s system = 0.141s CPU (77.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.102s wall, 0.047s user + 0.000s system = 0.047s CPU (45.8%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (340.5%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N6_0 (bmsREDOR).
I: Constant propagation done on N6_1 (bmsREDOR).
I: Constant propagation done on N6_2 (bmsREDOR).
I: Constant propagation done on N6_3 (bmsREDOR).
I: Constant propagation done on N6_4 (bmsREDOR).
I: Constant propagation done on N6_5 (bmsREDOR).
I: Constant propagation done on N6_6 (bmsREDOR).
I: Constant propagation done on N6_7 (bmsREDOR).
I: Constant propagation done on N12_0 (bmsREDOR).
I: Constant propagation done on N12_1 (bmsREDOR).
Executing : sdm2adm successfully. Time elapsed: 0.135s wall, 0.094s user + 0.000s system = 0.094s CPU (69.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Mon May 19 15:15:16 2025
Action compile: Peak memory pool usage is 138 MB
