

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_LABEL_CP'
================================================================
* Date:           Tue Dec 17 15:07:15 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.451 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2252|     2252|  22.520 us|  22.520 us|  2252|  2252|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LABEL_CP  |     2250|     2250|         3|          2|          1|  1125|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       70|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|       55|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       55|      194|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln263_fu_132_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln263_fu_126_p2  |      icmp|   0|  0|  11|          11|          11|
    |or_ln268_1_fu_207_p2  |        or|   0|  0|  13|          13|           2|
    |or_ln268_2_fu_217_p2  |        or|   0|  0|  13|          13|           2|
    |or_ln268_fu_165_p2    |        or|   0|  0|  13|          13|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  70|          62|          19|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|   11|         22|
    |i_fu_60                      |   9|          2|   11|         22|
    |label_local_V_address0       |  14|          3|   13|         39|
    |label_local_V_address1       |  14|          3|   13|         39|
    |label_local_V_d0             |  14|          3|    8|         24|
    |label_local_V_d1             |  14|          3|    8|         24|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 124|         27|   69|        181|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_2_reg_234                  |  11|   0|   11|          0|
    |i_fu_60                      |  11|   0|   11|          0|
    |icmp_ln263_reg_239           |   1|   0|    1|          0|
    |shl_ln_reg_248               |  11|   0|   13|          2|
    |tmp_2_reg_259                |   8|   0|    8|          0|
    |tmp_s_reg_254                |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  55|   0|   57|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|label_r_address0        |  out|   11|   ap_memory|                  label_r|         array|
|label_r_ce0             |  out|    1|   ap_memory|                  label_r|         array|
|label_r_q0              |   in|   32|   ap_memory|                  label_r|         array|
|label_local_V_address0  |  out|   13|   ap_memory|            label_local_V|         array|
|label_local_V_ce0       |  out|    1|   ap_memory|            label_local_V|         array|
|label_local_V_we0       |  out|    1|   ap_memory|            label_local_V|         array|
|label_local_V_d0        |  out|    8|   ap_memory|            label_local_V|         array|
|label_local_V_address1  |  out|   13|   ap_memory|            label_local_V|         array|
|label_local_V_ce1       |  out|    1|   ap_memory|            label_local_V|         array|
|label_local_V_we1       |  out|    1|   ap_memory|            label_local_V|         array|
|label_local_V_d1        |  out|    8|   ap_memory|            label_local_V|         array|
+------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %LABEL_CP_INNER"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [sgd.cpp:263]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.61ns)   --->   "%icmp_ln263 = icmp_eq  i11 %i_2, i11 1125" [sgd.cpp:263]   --->   Operation 12 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1125, i64 1125, i64 1125"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%add_ln263 = add i11 %i_2, i11 1" [sgd.cpp:263]   --->   Operation 14 'add' 'add_ln263' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void %LABEL_CP_INNER.split, void %TRAINING_INST.loopexit.exitStub" [sgd.cpp:263]   --->   Operation 15 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast27 = zext i11 %i_2" [sgd.cpp:263]   --->   Operation 16 'zext' 'i_cast27' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%label_r_addr = getelementptr i32 %label_r, i64 0, i64 %i_cast27" [sgd.cpp:266]   --->   Operation 17 'getelementptr' 'label_r_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.20ns)   --->   "%tmp_label_V = load i11 %label_r_addr" [sgd.cpp:266]   --->   Operation 18 'load' 'tmp_label_V' <Predicate = (!icmp_ln263)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1125> <RAM>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln263 = store i11 %add_ln263, i11 %i" [sgd.cpp:263]   --->   Operation 19 'store' 'store_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln263)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %i_2, i2 0" [sgd.cpp:266]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i13 %shl_ln" [sgd.cpp:266]   --->   Operation 21 'zext' 'zext_ln266' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (1.20ns)   --->   "%tmp_label_V = load i11 %label_r_addr" [sgd.cpp:266]   --->   Operation 22 'load' 'tmp_label_V' <Predicate = (!icmp_ln263)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1125> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i32 %tmp_label_V"   --->   Operation 23 'trunc' 'trunc_ln628' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%label_local_V_addr = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln266"   --->   Operation 24 'getelementptr' 'label_local_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.24ns)   --->   "%store_ln368 = store i8 %trunc_ln628, i13 %label_local_V_addr"   --->   Operation 25 'store' 'store_ln368' <Predicate = (!icmp_ln263)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4500> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln268 = or i13 %shl_ln, i13 1" [sgd.cpp:268]   --->   Operation 26 'or' 'or_ln268' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i13 %or_ln268"   --->   Operation 27 'zext' 'zext_ln628' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_label_V, i32 8, i32 15"   --->   Operation 28 'partselect' 'tmp_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%label_local_V_addr_1 = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln628"   --->   Operation 29 'getelementptr' 'label_local_V_addr_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.24ns)   --->   "%store_ln368 = store i8 %tmp_1, i13 %label_local_V_addr_1"   --->   Operation 30 'store' 'store_ln368' <Predicate = (!icmp_ln263)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4500> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_label_V, i32 16, i32 23"   --->   Operation 31 'partselect' 'tmp_s' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_label_V, i32 24, i32 31"   --->   Operation 32 'partselect' 'tmp_2' <Predicate = (!icmp_ln263)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln263 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [sgd.cpp:263]   --->   Operation 33 'specloopname' 'specloopname_ln263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln268_1 = or i13 %shl_ln, i13 2" [sgd.cpp:268]   --->   Operation 34 'or' 'or_ln268_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln628_1 = zext i13 %or_ln268_1"   --->   Operation 35 'zext' 'zext_ln628_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%label_local_V_addr_2 = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln628_1"   --->   Operation 36 'getelementptr' 'label_local_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.24ns)   --->   "%store_ln368 = store i8 %tmp_s, i13 %label_local_V_addr_2"   --->   Operation 37 'store' 'store_ln368' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4500> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln268_2 = or i13 %shl_ln, i13 3" [sgd.cpp:268]   --->   Operation 38 'or' 'or_ln268_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln628_2 = zext i13 %or_ln268_2"   --->   Operation 39 'zext' 'zext_ln628_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%label_local_V_addr_3 = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln628_2"   --->   Operation 40 'getelementptr' 'label_local_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.24ns)   --->   "%store_ln368 = store i8 %tmp_2, i13 %label_local_V_addr_3"   --->   Operation 41 'store' 'store_ln368' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4500> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln263 = br void %LABEL_CP_INNER" [sgd.cpp:263]   --->   Operation 42 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ label_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ label_local_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                    (alloca           ) [ 0100]
specinterface_ln0    (specinterface    ) [ 0000]
store_ln0            (store            ) [ 0000]
br_ln0               (br               ) [ 0000]
i_2                  (load             ) [ 0010]
specpipeline_ln0     (specpipeline     ) [ 0000]
icmp_ln263           (icmp             ) [ 0110]
empty                (speclooptripcount) [ 0000]
add_ln263            (add              ) [ 0000]
br_ln263             (br               ) [ 0000]
i_cast27             (zext             ) [ 0000]
label_r_addr         (getelementptr    ) [ 0010]
store_ln263          (store            ) [ 0000]
shl_ln               (bitconcatenate   ) [ 0101]
zext_ln266           (zext             ) [ 0000]
tmp_label_V          (load             ) [ 0000]
trunc_ln628          (trunc            ) [ 0000]
label_local_V_addr   (getelementptr    ) [ 0000]
store_ln368          (store            ) [ 0000]
or_ln268             (or               ) [ 0000]
zext_ln628           (zext             ) [ 0000]
tmp_1                (partselect       ) [ 0000]
label_local_V_addr_1 (getelementptr    ) [ 0000]
store_ln368          (store            ) [ 0000]
tmp_s                (partselect       ) [ 0101]
tmp_2                (partselect       ) [ 0101]
specloopname_ln263   (specloopname     ) [ 0000]
or_ln268_1           (or               ) [ 0000]
zext_ln628_1         (zext             ) [ 0000]
label_local_V_addr_2 (getelementptr    ) [ 0000]
store_ln368          (store            ) [ 0000]
or_ln268_2           (or               ) [ 0000]
zext_ln628_2         (zext             ) [ 0000]
label_local_V_addr_3 (getelementptr    ) [ 0000]
store_ln368          (store            ) [ 0000]
br_ln263             (br               ) [ 0000]
ret_ln0              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="label_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="label_local_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_local_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="label_r_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_r_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="11" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_label_V/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="label_local_V_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="13" slack="0"/>
<pin id="81" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_local_V_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="13" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="13" slack="0"/>
<pin id="90" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="92" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/2 store_ln368/2 store_ln368/3 store_ln368/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="label_local_V_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="13" slack="0"/>
<pin id="98" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_local_V_addr_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="label_local_V_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="13" slack="0"/>
<pin id="106" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_local_V_addr_2/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="label_local_V_addr_3_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="13" slack="0"/>
<pin id="114" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_local_V_addr_3/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_2_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln263_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln263/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln263_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln263/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_cast27_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast27/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln263_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="11" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="shl_ln_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln266_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln628_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="or_ln268_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="13" slack="0"/>
<pin id="167" dir="0" index="1" bw="13" slack="0"/>
<pin id="168" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln268/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln628_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="5" slack="0"/>
<pin id="181" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="or_ln268_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="1"/>
<pin id="209" dir="0" index="1" bw="13" slack="0"/>
<pin id="210" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln268_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln628_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="13" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_1/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="or_ln268_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="13" slack="1"/>
<pin id="219" dir="0" index="1" bw="13" slack="0"/>
<pin id="220" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln268_2/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln628_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_2/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="1"/>
<pin id="236" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="icmp_ln263_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln263 "/>
</bind>
</comp>

<comp id="243" class="1005" name="label_r_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="1"/>
<pin id="245" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="label_r_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="shl_ln_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="1"/>
<pin id="250" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_s_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="123" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="147"><net_src comp="132" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="163"><net_src comp="71" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="169"><net_src comp="148" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="71" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="186"><net_src comp="176" pin="4"/><net_sink comp="84" pin=1"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="71" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="71" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="230"><net_src comp="60" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="237"><net_src comp="123" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="242"><net_src comp="126" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="64" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="251"><net_src comp="148" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="257"><net_src comp="187" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="262"><net_src comp="197" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: label_r | {}
	Port: label_local_V | {2 3 }
 - Input state : 
	Port: SgdLR_Pipeline_LABEL_CP : label_r | {1 2 }
	Port: SgdLR_Pipeline_LABEL_CP : label_local_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln263 : 2
		add_ln263 : 2
		br_ln263 : 3
		i_cast27 : 2
		label_r_addr : 3
		tmp_label_V : 4
		store_ln263 : 3
	State 2
		zext_ln266 : 1
		trunc_ln628 : 1
		label_local_V_addr : 2
		store_ln368 : 3
		or_ln268 : 1
		zext_ln628 : 1
		tmp_1 : 1
		label_local_V_addr_1 : 2
		store_ln368 : 3
		tmp_s : 1
		tmp_2 : 1
	State 3
		label_local_V_addr_2 : 1
		store_ln368 : 2
		label_local_V_addr_3 : 1
		store_ln368 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln263_fu_132  |    0    |    18   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln263_fu_126  |    0    |    11   |
|----------|---------------------|---------|---------|
|          |   i_cast27_fu_138   |    0    |    0    |
|          |  zext_ln266_fu_155  |    0    |    0    |
|   zext   |  zext_ln628_fu_171  |    0    |    0    |
|          | zext_ln628_1_fu_212 |    0    |    0    |
|          | zext_ln628_2_fu_222 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_148    |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln628_fu_160 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   or_ln268_fu_165   |    0    |    0    |
|    or    |  or_ln268_1_fu_207  |    0    |    0    |
|          |  or_ln268_2_fu_217  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_1_fu_176    |    0    |    0    |
|partselect|     tmp_s_fu_187    |    0    |    0    |
|          |     tmp_2_fu_197    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    29   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_2_reg_234    |   11   |
|      i_reg_227     |   11   |
| icmp_ln263_reg_239 |    1   |
|label_r_addr_reg_243|   11   |
|   shl_ln_reg_248   |   13   |
|    tmp_2_reg_259   |    8   |
|    tmp_s_reg_254   |    8   |
+--------------------+--------+
|        Total       |   63   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_84 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_84 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_84 |  p4  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   90   ||  1.935  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   45   |
|  Register |    -   |   63   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   63   |   74   |
+-----------+--------+--------+--------+
