<html><body>
<h1>pcb-rnd conf tree</h1>
<h2>subtree: design</h2>
<table border=1>
<tr><th>node name <th> type <td> flags <td> description
<tr><td> via_thickness <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> <via_thickness>
<tr><td> via_drilling_hole <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> <via_drilling_hole>
<tr><td> line_thickness <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> <line_thickness>
<tr><td> clearance <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> <clearance>
<tr><td> bloat <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> minimum space between copper features on different networks
<tr><td> shrink <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> minimum overlap between connected copper features
<tr><td> min_wid <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> minimum copper width
<tr><td> min_slk <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> minimum silk width
<tr><td> min_drill <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> minimum drill diameter
<tr><td> min_ring <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> minimum annular ring
<tr><td> text_scale <td><a href="RND_CFN_INTEGER.html"> rnd_cfn_integer </a><td> 0 <td> text scaling in %
<tr><td> text_thickness <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> override stroke font text thickness
<tr><td> text_font_id <td><a href="RND_CFN_INTEGER.html"> rnd_cfn_integer </a><td> 0 <td> <text_font_id>
<tr><td> poly_isle_area <td><a href="RND_CFN_REAL.html"> rnd_cfn_real </a><td> 0 <td> polygon min area
<tr><td> fab_author <td><a href="RND_CFN_STRING.html"> rnd_cfn_string </a><td> 0 <td> Full name of author for FAB drawings
<tr><td> initial_layer_stack <td><a href="RND_CFN_STRING.html"> rnd_cfn_string </a><td> 0 <td> deprecated.
<tr><td> paste_adjust <td><a href="RND_CFN_COORD.html"> rnd_cfn_coord </a><td> 0 <td> Adjust paste thickness
</table></body></html>
