Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mojo_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : mojo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/andy/Dropbox/projects/current/RBK/fpga/signalGenerator/pwm_osc.v" into library work
Parsing module <pwm_osc>.
Analyzing Verilog file "/home/andy/Dropbox/projects/current/RBK/fpga/signalGenerator/clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "/home/andy/Dropbox/projects/current/RBK/fpga/signalGenerator/src/mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.

Elaborating module <clock_divider>.

Elaborating module <pwm_osc>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "/home/andy/Dropbox/projects/current/RBK/fpga/signalGenerator/src/mojo_top.v".
        pwmBitWidth = 19
        oscBitWidth = 19
        channelBitWidth = 2
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <incoming_osc_reg>.
    Found 20-bit register for signal <incoming_pwm_reg>.
    Found 20-bit register for signal <channel_05_pwm_reg>.
    Found 20-bit register for signal <channel_05_osc_reg>.
    Found 20-bit register for signal <channel_04_pwm_reg>.
    Found 20-bit register for signal <channel_04_osc_reg>.
    Found 20-bit register for signal <channel_03_pwm_reg>.
    Found 20-bit register for signal <channel_03_osc_reg>.
    Found 20-bit register for signal <channel_02_pwm_reg>.
    Found 20-bit register for signal <channel_02_osc_reg>.
    Found 20-bit register for signal <channel_01_pwm_reg>.
    Found 20-bit register for signal <channel_01_osc_reg>.
    Found 20-bit register for signal <channel_00_pwm_reg>.
    Found 20-bit register for signal <channel_00_osc_reg>.
    Found 3-bit register for signal <incoming_channel_reg>.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 58
    Found 1-bit tristate buffer for signal <avr_rx> created at line 59
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 60
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 60
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 60
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 60
    Found 1-bit tristate buffer for signal <led<3>> created at line 74
    Found 1-bit tristate buffer for signal <led<4>> created at line 75
    Found 1-bit tristate buffer for signal <led<5>> created at line 76
    Found 1-bit tristate buffer for signal <led<6>> created at line 77
    Summary:
	inferred 283 D-type flip-flop(s).
	inferred  10 Tristate(s).
Unit <mojo_top> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "/home/andy/Dropbox/projects/current/RBK/fpga/signalGenerator/clock_divider.v".
    Found 6-bit register for signal <m>.
    Found 6-bit adder for signal <m[5]_GND_8_o_add_2_OUT> created at line 35.
    Found 6-bit comparator greater for signal <m[5]_GND_8_o_LessThan_2_o> created at line 34
    Found 6-bit comparator greater for signal <out_clk> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <pwm_osc>.
    Related source file is "/home/andy/Dropbox/projects/current/RBK/fpga/signalGenerator/pwm_osc.v".
    Found 1-bit register for signal <squareWaveOut_reg>.
    Found 20-bit register for signal <osc_counter>.
    Found 20-bit adder for signal <osc_counter[19]_GND_13_o_add_2_OUT> created at line 13.
    Found 20x20-bit multiplier for signal <n0016> created at line 14.
    Found 20-bit comparator greater for signal <n0000> created at line 13
    Found 20-bit comparator greater for signal <GND_13_o_INV_1_o> created at line 14
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <pwm_osc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 6
 20x20-bit multiplier                                  : 6
# Adders/Subtractors                                   : 7
 20-bit adder                                          : 6
 6-bit adder                                           : 1
# Registers                                            : 28
 1-bit register                                        : 6
 20-bit register                                       : 20
 3-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 14
 20-bit comparator greater                             : 12
 6-bit comparator greater                              : 2
# Tristates                                            : 10
 1-bit tristate buffer                                 : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <m>: 1 register on signal <m>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_osc>.
The following registers are absorbed into counter <osc_counter>: 1 register on signal <osc_counter>.
Unit <pwm_osc> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 6
 20x20-bit multiplier                                  : 6
# Counters                                             : 7
 20-bit up counter                                     : 6
 6-bit up counter                                      : 1
# Registers                                            : 289
 Flip-Flops                                            : 289
# Comparators                                          : 14
 20-bit comparator greater                             : 12
 6-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <pwm_osc_03/Mmult_n00163> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <pwm_osc_02/Mmult_n00163> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <pwm_osc_01/Mmult_n00163> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <pwm_osc_00/Mmult_n00163> of sequential type is unconnected in block <mojo_top>.

Optimizing unit <mojo_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mojo_top, actual ratio is 30.
FlipFlop incoming_channel_reg_0 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop incoming_channel_reg_0 connected to a primary input has been replicated
FlipFlop incoming_channel_reg_1 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop incoming_channel_reg_1 connected to a primary input has been replicated
FlipFlop incoming_channel_reg_2 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop incoming_channel_reg_2 connected to a primary input has been replicated
FlipFlop incoming_channel_reg_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop incoming_channel_reg_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop incoming_channel_reg_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 341
 Flip-Flops                                            : 341

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3445
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 136
#      LUT2                        : 824
#      LUT3                        : 26
#      LUT4                        : 613
#      LUT5                        : 15
#      LUT6                        : 13
#      MUXCY                       : 968
#      VCC                         : 1
#      XORCY                       : 840
# FlipFlops/Latches                : 341
#      FD                          : 135
#      FDE                         : 200
#      FDR                         : 6
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 44
#      IBUF                        : 24
#      OBUF                        : 10
#      OBUFT                       : 10
# DSPs                             : 12
#      DSP48A1                     : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             338  out of  11440     2%  
 Number of Slice LUTs:                 1635  out of   5720    28%  
    Number used as Logic:              1635  out of   5720    28%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1764
   Number with an unused Flip Flop:    1426  out of   1764    80%  
   Number with an unused LUT:           129  out of   1764     7%  
   Number of fully used LUT-FF pairs:   209  out of   1764    11%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          51
 Number of bonded IOBs:                  45  out of    102    44%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                     12  out of     16    75%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
parallel_in<0>                     | IBUF+BUFG                            | 221   |
clk_div(clk_div1:O)                | BUFG(*)(pwm_osc_05/squareWaveOut_reg)| 126   |
clk                                | BUFGP                                | 6     |
-----------------------------------+--------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.900ns (Maximum Frequency: 256.394MHz)
   Minimum input arrival time before clock: 4.479ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: 5.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'parallel_in<0>'
  Clock period: 3.496ns (frequency: 286.041MHz)
  Total number of paths / destination ports: 1008 / 568
-------------------------------------------------------------------------
Delay:               3.496ns (Levels of Logic = 1)
  Source:            incoming_channel_reg_1_1 (FF)
  Destination:       channel_03_osc_reg_0 (FF)
  Source Clock:      parallel_in<0> rising
  Destination Clock: parallel_in<0> rising

  Data Path: incoming_channel_reg_1_1 to channel_03_osc_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.032  incoming_channel_reg_1_1 (incoming_channel_reg_1_1)
     LUT3:I0->O           25   0.235   1.402  _n0112<2>1 (_n0112)
     FDE:CE                    0.302          channel_02_osc_reg_0
    ----------------------------------------
    Total                      3.496ns (1.062ns logic, 2.434ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div'
  Clock period: 3.900ns (frequency: 256.394MHz)
  Total number of paths / destination ports: 6300 / 126
-------------------------------------------------------------------------
Delay:               3.900ns (Levels of Logic = 12)
  Source:            pwm_osc_05/osc_counter_1 (FF)
  Destination:       pwm_osc_05/osc_counter_1 (FF)
  Source Clock:      clk_div rising
  Destination Clock: clk_div rising

  Data Path: pwm_osc_05/osc_counter_1 to pwm_osc_05/osc_counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.117  pwm_osc_05/osc_counter_1 (pwm_osc_05/osc_counter_1)
     LUT4:I0->O            0   0.254   0.000  pwm_osc_05/Mcompar_n0000_lutdi (pwm_osc_05/Mcompar_n0000_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pwm_osc_05/Mcompar_n0000_cy<0> (pwm_osc_05/Mcompar_n0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pwm_osc_05/Mcompar_n0000_cy<1> (pwm_osc_05/Mcompar_n0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pwm_osc_05/Mcompar_n0000_cy<2> (pwm_osc_05/Mcompar_n0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pwm_osc_05/Mcompar_n0000_cy<3> (pwm_osc_05/Mcompar_n0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pwm_osc_05/Mcompar_n0000_cy<4> (pwm_osc_05/Mcompar_n0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pwm_osc_05/Mcompar_n0000_cy<5> (pwm_osc_05/Mcompar_n0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pwm_osc_05/Mcompar_n0000_cy<6> (pwm_osc_05/Mcompar_n0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pwm_osc_05/Mcompar_n0000_cy<7> (pwm_osc_05/Mcompar_n0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pwm_osc_05/Mcompar_n0000_cy<8> (pwm_osc_05/Mcompar_n0000_cy<8>)
     MUXCY:CI->O          20   0.023   1.286  pwm_osc_05/Mcompar_n0000_cy<9> (pwm_osc_05/Mcompar_n0000_cy<9>)
     LUT2:I1->O            1   0.254   0.000  pwm_osc_05/osc_counter_1_rstpot (pwm_osc_05/osc_counter_1_rstpot)
     FD:D                      0.074          pwm_osc_05/osc_counter_1
    ----------------------------------------
    Total                      3.900ns (1.497ns logic, 2.403ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.983ns (frequency: 335.233MHz)
  Total number of paths / destination ports: 33 / 12
-------------------------------------------------------------------------
Delay:               2.983ns (Levels of Logic = 1)
  Source:            clock_divider_instance/m_5 (FF)
  Destination:       clock_divider_instance/m_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_divider_instance/m_5 to clock_divider_instance/m_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.874  clock_divider_instance/m_5 (clock_divider_instance/m_5)
     LUT2:I0->O            6   0.250   0.875  clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv1 (clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv)
     FDR:R                     0.459          clock_divider_instance/m_0
    ----------------------------------------
    Total                      2.983ns (1.234ns logic, 1.749ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'parallel_in<0>'
  Total number of paths / destination ports: 89 / 89
-------------------------------------------------------------------------
Offset:              4.479ns (Levels of Logic = 2)
  Source:            parallel_in<23> (PAD)
  Destination:       incoming_osc_reg_0 (FF)
  Destination Clock: parallel_in<0> rising

  Data Path: parallel_in<23> to incoming_osc_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.328   1.309  parallel_in_23_IBUF (parallel_in_23_IBUF)
     INV:I->O             20   0.255   1.285  parallel_in<23>_inv1_INV_0 (parallel_in<23>_inv)
     FDE:CE                    0.302          incoming_osc_reg_0
    ----------------------------------------
    Total                      4.479ns (1.885ns logic, 2.594ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'parallel_in<0>'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            incoming_channel_reg_2_2 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      parallel_in<0> rising

  Data Path: incoming_channel_reg_2_2 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  incoming_channel_reg_2_2 (incoming_channel_reg_2_2)
     OBUF:I->O                 2.912          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            pwm_osc_00/squareWaveOut_reg (FF)
  Destination:       pwm_osc_00_out (PAD)
  Source Clock:      clk_div rising

  Data Path: pwm_osc_00/squareWaveOut_reg to pwm_osc_00_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  pwm_osc_00/squareWaveOut_reg (pwm_osc_00/squareWaveOut_reg)
     OBUF:I->O                 2.912          pwm_osc_00_out_OBUF (pwm_osc_00_out)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.005ns (Levels of Logic = 2)
  Source:            parallel_in<0> (PAD)
  Destination:       led<7> (PAD)

  Data Path: parallel_in<0> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  parallel_in_0_IBUF (led_7_OBUF)
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      5.005ns (4.240ns logic, 0.765ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.983|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_div        |    3.900|         |         |         |
parallel_in<0> |   16.887|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock parallel_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
parallel_in<0> |    3.496|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.38 secs
 
--> 


Total memory usage is 138644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    3 (   0 filtered)

