============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  03:18:44 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (R) B[17]
       Endpoint: (F) S[25]

                   Capture    Launch  
      Path Delay:+    1600         -  
      Drv Adjust:+       0         0  
         Arrival:=    1600            
                                      
   Required Time:=    1600            
       Data Path:-    1600            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1600            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[17]                         -       -       R     (arrival)                      1  3.5  1000     0       0    (-,-) 
  g72/X                         -       A->X    R     sky130_fd_sc_hd__clkbuf_1      1  5.9    90   179     179    (-,-) 
  addinc_add_7_30_g3504/Y       -       A->Y    F     sky130_fd_sc_hd__inv_2         2  7.6    32    46     226    (-,-) 
  addinc_add_7_30_g3537__8246/X -       A->X    F     sky130_fd_sc_hd__or2_2         2  8.4    73   309     535    (-,-) 
  addinc_add_7_30_g3330__5122/Y -       B->Y    R     sky130_fd_sc_hd__nand2_2       2  5.7    52    79     614    (-,-) 
  addinc_add_7_30_g3318__2398/Y -       A->Y    F     sky130_fd_sc_hd__nand2_1       1  3.6    40    51     665    (-,-) 
  addinc_add_7_30_g3311__2346/Y -       A->Y    R     sky130_fd_sc_hd__nand2_1       1  5.9    73    71     736    (-,-) 
  addinc_add_7_30_g3303__1881/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2       1  5.6    44    53     789    (-,-) 
  addinc_add_7_30_g3295__3680/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2       2  6.7    58    61     850    (-,-) 
  addinc_add_7_30_g3290__4319/Y -       A->Y    F     sky130_fd_sc_hd__nand2_1       1  5.6    52    63     913    (-,-) 
  addinc_add_7_30_g3287__2398/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2       2  8.9    66    72     985    (-,-) 
  addinc_add_7_30_g3286/Y       -       A->Y    F     sky130_fd_sc_hd__inv_1         1  9.7    51    67    1052    (-,-) 
  addinc_add_7_30_g3261__8428/Y -       B->Y    R     sky130_fd_sc_hd__nand2_4       4 17.9    74    88    1139    (-,-) 
  addinc_add_7_30_g3240__1881/Y -       B->Y    F     sky130_fd_sc_hd__nand2_1       1  3.6    46    60    1199    (-,-) 
  addinc_add_7_30_g3226__4319/Y -       A->Y    R     sky130_fd_sc_hd__nand2_1       2 11.1   117   106    1306    (-,-) 
  addinc_add_7_30_g3210__7482/X -       A2_N->X F     sky130_fd_sc_hd__a2bb2o_4      1 51.3    93   294    1600    (-,-) 
  S[25]                         <<<     -       F     (port)                         -    -     -     0    1600    (-,-) 
#------------------------------------------------------------------------------------------------------------------------

