// Seed: 1695814192
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output wire id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    output tri id_7
);
  generate
    assign id_7 = 1'b0;
  endgenerate
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wire id_4,
    output wire id_5,
    output supply1 id_6,
    input tri id_7,
    output supply1 id_8,
    input wand id_9,
    output wor id_10,
    input wire id_11,
    input wire id_12,
    input tri0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply1 id_16,
    input tri0 id_17,
    output tri1 id_18
);
  wire id_20;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_6,
      id_4,
      id_4,
      id_2,
      id_13,
      id_8
  );
endmodule
