Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\hh759\Documents\GitHub\ECE-5760\Blackjack\VGA_to_M10k\verilog\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\Users\hh759\Documents\GitHub\ECE-5760\Blackjack\VGA_to_M10k\verilog\Computer_System\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding dealer_top [altera_avalon_pio 18.1]
Progress: Parameterizing module dealer_top
Progress: Adding draw_dealer_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module draw_dealer_1
Progress: Adding draw_dealer_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module draw_dealer_2
Progress: Adding draw_dealer_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module draw_dealer_3
Progress: Adding draw_player_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module draw_player_1
Progress: Adding draw_player_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module draw_player_2
Progress: Adding draw_player_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module draw_player_3
Progress: Adding init_done [altera_avalon_pio 18.1]
Progress: Parameterizing module init_done
Progress: Adding m10k_pll [altera_pll 18.1]
Progress: Parameterizing module m10k_pll
Progress: Adding output_random_test [altera_avalon_pio 18.1]
Progress: Parameterizing module output_random_test
Progress: Adding player_init_hand [altera_avalon_pio 18.1]
Progress: Parameterizing module player_init_hand
Progress: Adding read_addr_test [altera_avalon_pio 18.1]
Progress: Parameterizing module read_addr_test
Progress: Adding shared_write [altera_avalon_pio 18.1]
Progress: Parameterizing module shared_write
Progress: Adding test_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module test_3
Progress: Adding vga_pio [altera_pll 18.1]
Progress: Parameterizing module vga_pio
Progress: Adding which_simulation [altera_avalon_pio 18.1]
Progress: Parameterizing module which_simulation
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.draw_dealer_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.draw_dealer_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.draw_dealer_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.draw_player_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.draw_player_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.draw_player_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Computer_System.m10k_pll: Able to implement PLL with user settings
Info: Computer_System.output_random_test: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.read_addr_test: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.shared_write: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.test_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Computer_System.vga_pio: Able to implement PLL with user settings
Warning: Computer_System.: You have exported the interface Onchip_SRAM.s1 but not its associated clock interface.  Export the driver of Onchip_SRAM.clk1
Warning: Computer_System.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave Onchip_SRAM.s2 because the master is of type axi and the slave is of type avalon.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/hh759/AppData/Local/Temp/alt9839_6499776344508918735.dir/0002_Onchip_SRAM_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/hh759/AppData/Local/Temp/alt9839_6499776344508918735.dir/0002_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: dealer_top: Starting RTL generation for module 'Computer_System_dealer_top'
Info: dealer_top:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_dealer_top --dir=C:/Users/hh759/AppData/Local/Temp/alt9839_6499776344508918735.dir/0003_dealer_top_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/hh759/AppData/Local/Temp/alt9839_6499776344508918735.dir/0003_dealer_top_gen//Computer_System_dealer_top_component_configuration.pl  --do_build_sim=0  ]
Info: dealer_top: Done RTL generation for module 'Computer_System_dealer_top'
Info: dealer_top: "Computer_System" instantiated altera_avalon_pio "dealer_top"
Info: draw_dealer_1: Starting RTL generation for module 'Computer_System_draw_dealer_1'
Info: draw_dealer_1:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_draw_dealer_1 --dir=C:/Users/hh759/AppData/Local/Temp/alt9839_6499776344508918735.dir/0004_draw_dealer_1_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/hh759/AppData/Local/Temp/alt9839_6499776344508918735.dir/0004_draw_dealer_1_gen//Computer_System_draw_dealer_1_component_configuration.pl  --do_build_sim=0  ]
Info: draw_dealer_1: Done RTL generation for module 'Computer_System_draw_dealer_1'
Info: draw_dealer_1: "Computer_System" instantiated altera_avalon_pio "draw_dealer_1"
Info: m10k_pll: "Computer_System" instantiated altera_pll "m10k_pll"
Info: output_random_test: Starting RTL generation for module 'Computer_System_output_random_test'
Info: output_random_test:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_output_random_test --dir=C:/Users/hh759/AppData/Local/Temp/alt9839_6499776344508918735.dir/0006_output_random_test_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/hh759/AppData/Local/Temp/alt9839_6499776344508918735.dir/0006_output_random_test_gen//Computer_System_output_random_test_component_configuration.pl  --do_build_sim=0  ]
Info: output_random_test: Done RTL generation for module 'Computer_System_output_random_test'
Info: output_random_test: "Computer_System" instantiated altera_avalon_pio "output_random_test"
Info: vga_pio: "Computer_System" instantiated altera_pll "vga_pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Onchip_SRAM_s2_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Onchip_SRAM_s2_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: Onchip_SRAM_s2_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Onchip_SRAM_s2_agent"
Info: Onchip_SRAM_s2_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Onchip_SRAM_s2_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: Onchip_SRAM_s2_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Onchip_SRAM_s2_burst_adapter"
Info: Reusing file C:/Users/hh759/Documents/GitHub/ECE-5760/Blackjack/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/hh759/Documents/GitHub/ECE-5760/Blackjack/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Onchip_SRAM_s2_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Onchip_SRAM_s2_rsp_width_adapter"
Info: Reusing file C:/Users/hh759/Documents/GitHub/ECE-5760/Blackjack/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/hh759/Documents/GitHub/ECE-5760/Blackjack/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/hh759/Documents/GitHub/ECE-5760/Blackjack/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/hh759/Documents/GitHub/ECE-5760/Blackjack/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/hh759/Documents/GitHub/ECE-5760/Blackjack/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/hh759/Documents/GitHub/ECE-5760/Blackjack/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 39 modules, 100 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
