#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 19 15:16:50 2018
# Process ID: 10328
# Current directory: C:/Users/Iulia/Desktop/TDC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6300 C:\Users\Iulia\Desktop\TDC\tdc.xpr
# Log file: C:/Users/Iulia/Desktop/TDC/vivado.log
# Journal file: C:/Users/Iulia/Desktop/TDC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Iulia/Desktop/TDC/tdc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 698.324 ; gain = 38.695
update_compile_order -fileset sources_1
set_property top test_pe_Nbit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pe_Nbit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_pe_Nbit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PELib/PElib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/PEGates.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/sim/test_pe_Nbit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pe_Nbit
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_pe_Nbit_behav xil_defaultlib.test_pe_Nbit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] pe_nbit remains a black-box since it has no binding entity [C:/Users/Iulia/Desktop/repository/sim/test_pe_Nbit.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture sim_2 of entity xil_defaultlib.test_pe_nbit
Built simulation snapshot test_pe_Nbit_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim/xsim.dir/test_pe_Nbit_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim/xsim.dir/test_pe_Nbit_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 19 15:20:34 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 15:20:34 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 740.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_pe_Nbit_behav -key {Behavioral:sim_1:Functional:test_pe_Nbit} -tclbatch {test_pe_Nbit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_pe_Nbit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 749.344 ; gain = 9.199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_pe_Nbit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 749.344 ; gain = 9.199
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 762.063 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pe_Nbit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_pe_Nbit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/pe_Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pe_Nbits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/sim/test_pe_Nbit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pe_Nbit
ERROR: [VRFC 10-2666] formal port ei has no actual or default value [C:/Users/Iulia/Desktop/repository/sim/test_pe_Nbit.vhd:24]
ERROR: [VRFC 10-1504] unit sim_2 ignored due to previous errors [C:/Users/Iulia/Desktop/repository/sim/test_pe_Nbit.vhd:14]
INFO: [VRFC 10-240] VHDL file C:/Users/Iulia/Desktop/repository/sim/test_pe_Nbit.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pe_Nbit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_pe_Nbit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/pe_Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pe_Nbits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/sim/test_pe_Nbit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pe_Nbit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_pe_Nbit_behav xil_defaultlib.test_pe_Nbit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.pe_Nbits [\pe_Nbits(n=9)\]
Compiling architecture sim_2 of entity xil_defaultlib.test_pe_nbit
Built simulation snapshot test_pe_Nbit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 762.063 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
set_property top test_encoders [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PELib/activity_monitor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity activity_monitor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/and3_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and3_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/and4_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and4_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/and5_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and5_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/inv_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/nor4_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nor4_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/nor9_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nor9_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/nor_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nor_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/pr_encoder_64bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pr_encoder_64bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/pr_encoder_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pr_encoder_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_encoders
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 8 elements ; formal y expects 6 [C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_encoders in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_encoders
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [inv_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [nor9_gate_default]
Compiling architecture primitive of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [and3_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [and4_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [and5_gate_default]
Compiling architecture primitive of entity xil_defaultlib.nor_gate [nor_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [nor4_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim/xsim.dir/test_encoders_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim/xsim.dir/test_encoders_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 19 15:44:38 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 15:44:38 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 787.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_encoders_behav -key {Behavioral:sim_1:Functional:test_encoders} -tclbatch {test_encoders.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_encoders.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_encoders_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 799.137 ; gain = 11.645
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
add_wave {{/test_encoders/encoder1/nor4_gate1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
add_wave {{/test_encoders/encoder1/and_gate1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 817.316 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/pr_encoder_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pr_encoder_8bit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.nor_gate [\nor_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 817.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 817.316 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 817.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_encoders
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.nor_gate [\nor_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 817.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_encoders
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.nor_gate [\nor_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 817.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_encoders
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.nor_gate [\nor_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 817.316 ; gain = 0.000
add_wave {{/test_encoders/GS1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_encoders
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.nor_gate [\nor_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 838.184 ; gain = 0.000
add_wave {{/test_encoders/EO1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/nor4_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nor4_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_encoders
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.nor_gate [\nor_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 838.184 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/pr_encoder_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pr_encoder_8bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.nor_gate [\nor_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 841.375 ; gain = 2.516
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/nor9_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nor9_gate
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.nor_gate [\nor_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 846.676 ; gain = 2.508
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/pr_encoder_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pr_encoder_8bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 852.418 ; gain = 1.723
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/nand_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nand_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/pr_encoder_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pr_encoder_8bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.nand_gate [\nand_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 856.816 ; gain = 1.859
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/Nbits/pr_encoder_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pr_encoder_8bit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 860.891 ; gain = 3.445
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_encoders
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor9_gate [\nor9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.nor4_gate [\nor4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_64bit [pr_encoder_64bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 868.477 ; gain = 1.027
add_wave {{/test_encoders/GS2}} 
add_wave {{/test_encoders/EO2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 870.570 ; gain = 1.102
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
add_wave {{/test_encoders/encoder2/encoder9}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 19 16:58:34 2018...
