================================================================================ 
Commit: 77f7db897daa13ce25a98fb0067bfeeec7915747 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:51 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4064_02

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to A2
Update BIOS version to 4064_02

Package/Module:

[Impacted Platform]
RPL

Hsd-es-id: N/A
Original commit date: Thu Feb 9 18:40:10 2023 +0800
Change-Id: I00050338e950f63d4312e902cc70e671d091f0e1
Original commit hash: e01cfe1cbf14bfe18bf33331a1979879c265f62f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7154d9fae9dad380ab48e1b91d738d270817e007 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:50 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Fix "USB Exposed Port System Test" fail

[Issue Description]
The OEM table ID of RPL-HX update same as RPL-HX

[Resolution]
Modify the OEM table ID of RPL-HX update

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-HX update

Hsd-es-id: 16019687893
Original commit date: Thu Feb 9 10:41:39 2023 +0800
Change-Id: If51417695c772ef5502663168af9292bdfad144e
Original commit hash: 641d7079d2ac16b325935e133565aaf1ac421af2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 30665491dbf8730e081f6444d6ee8e6f9568e106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:48 2023 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert back to 4055_00

[Issue Description]
Revert the BIOS version to 4055_00

[Resolution]
Update the BIOS version to 4055_00

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Thu Feb 9 17:36:06 2023 +0800
Change-Id: I7191ea52dcc567c086db9fa2c1da6506d6a9bc74
Original commit hash: 90272132e9c84f7410cb9b982099577bbb154934

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt1Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN3Participant.asl
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf
ClientOneSiliconPkg/Include/Register/SerialIoSpiRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/SerialIoI2cMaster.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: 88bc163ee7d9f10e1070902b921cb56a5d2cebcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:45 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4111

[Feature Description]
Add uCode m_c0_b06a2_00004111.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15012739261
Original commit date: Mon Feb 6 13:26:43 2023 +0800
Change-Id: I888762219d488120813bcc27b9cadf803905e52f
Original commit hash: e656138bfdd60ba7c68be384e494a68b1ba0407c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ffd27ebff893c74d303dff05fd99b3bd0d956944 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:43 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4064_01

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to A2
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x40
Update BIOS version to 4064_01

Package/Module:

[Impacted Platform]
RPL

Hsd-es-id: n/a
Original commit date: Thu Feb 9 17:11:55 2023 +0800
Change-Id: Ia5b40af7da923fa689cb496155bc5f07d9497d4f
Original commit hash: fc08722b292b2a5c6957883cfe3f77a32a07240c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 06bcb1231ba4e9eb19ff80fc7d03acedb5e582d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:42 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-P 2MR] BSOD at boot when RTD3 disabled

[Issue Description]
BSOD at boot on ADL-P 2MR platform when RTD3 disabled.

[Resolution]
Add RTD3 check to avoid enabling RTD3 Methods when RTD3 is disabled.

Package/Module:
AlderLakeBoardPkg/Acpi

[Impacted Platform]
ADL-P 2MR

Hsd-es-id: 15012762036
Original commit date: Wed Feb 8 21:01:11 2023 +0800
Change-Id: Ia703d60c6a9345dc4d2b0bf40dc9f850d6d0bd48
Original commit hash: 9230d874b4fe87dfc8e6624fe6675da85485e7c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl

================================================================================ 
Commit: c507d9b897e929ac8d93298e20c327dbd5009a2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:40 2023 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert back to 4031_01

[Issue Description]
Revert the BIOS version to 4031_01

[Resolution]
Update the BIOS version to 4031_01

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Thu Feb 9 17:02:45 2023 +0800
Change-Id: I04280dc876b92b4a203d9add793db3200550e1ba
Original commit hash: eb561e3c3c5ef10d1a2889426a866ce5846c02b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt1Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN3Participant.asl
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/DiscreteTbtResourcesInitValues.h
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
AlderLakePlatSamplePkg/Setup/dTbtStringPool.hfr
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Include/Register/SerialIoSpiRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/SerialIoI2cMaster.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 4bfa12e5eeb1ad984df4be8d930dfb278c6b35b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:36 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4064_00

[Feature Description]
Update BIOS version to 4064_00

Package/Module:

[Impacted Platform]
RPL

Hsd-es-id: N/A
Original commit date: Thu Feb 9 13:52:12 2023 +0800
Change-Id: I2bb7122be78fb82c30c6ae6654f9a0673722b76b
Original commit hash: 8caa1e863df1681f554c74df10213abb7bcfcd9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 637e707044d6fc82c12151d3570e6dfb91702264 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:35 2023 +0800 
-------------------------------------------------------------------------------- 
Revert "Add "UEFI Wifi/BT driver update (Support GaP)""

This reverts commit f893d7674e24f6ab4fd823c6aff52c93eb534d9b.

Thu Feb 9 13:41:58 2023 +0800
Original commit date: Thu Feb 9 13:41:58 2023 +0800
Original commit hash: ae5a1df1bd7922ea5f2136988a0deea9bb80a34d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d43a72980fb9ebd7f5265fcbbdcf142f55515b38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:33 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Fix "USB Exposed Port System Test" fail

[Issue Description]
The OEM table ID of RPL-HX update same as RPL-HX

[Resolution]
Modify the OEM table ID of RPL-HX update

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-HX update

Hsd-es-id: 16019687893
Original commit date: Thu Feb 9 10:41:39 2023 +0800
Change-Id: If51417695c772ef5502663168af9292bdfad144e
Original commit hash: 2ee2095ccd0838cc76d00dd1a4272c4a95a1a341

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 4b31e380c52d3c107767030ab5b7d76c5d9790be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:32 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4063_00

[Feature Description]
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x30
Update BIOS version to 4063_00

Package/Module:

[Impacted Platform]
RPL

Hsd-es-id: n/a
Original commit date: Wed Feb 8 20:31:54 2023 +0800
Change-Id: I6b7aca90c5e84c323d0a4caeb55c63df33cdeeff
Original commit hash: b495cd04fb731eaf7ade92848c06884ea522a281

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 94559eb95653e4a14b7f430538bf85cfca980eb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:30 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-P 2MR] BSOD at boot when RTD3 disabled

[Issue Description]
BSOD at boot on ADL-P 2MR platform when RTD3 disabled.

[Resolution]
Add RTD3 check to avoid enabling RTD3 Methods when RTD3 is disabled.

Package/Module:
AlderLakeBoardPkg/Acpi

[Impacted Platform]
ADL-P 2MR

Hsd-es-id: 15012762036
Original commit date: Wed Feb 8 21:01:11 2023 +0800
Change-Id: Ia703d60c6a9345dc4d2b0bf40dc9f850d6d0bd48
Original commit hash: 23507dd2e8ea85f8d4fa8223eea0a49c014ba023

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl

================================================================================ 
Commit: 3330ef2831bf86cc765db9c8cdc3a5ca37ee6547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:29 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4111

[Feature Description]
Add uCode m_c0_b06a2_00004111.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15012739261
Original commit date: Mon Feb 6 13:26:43 2023 +0800
Change-Id: I888762219d488120813bcc27b9cadf803905e52f
Original commit hash: e439a1126ab5a873700093f73c6956ae91f90171

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8f53cc2fae3b91216afab3fb6d4b0c3d978e0847 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:27 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4062_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xA2
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10
Update BIOS version to 4062_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Feb 7 12:20:45 2023 +0800
Change-Id: I078c20018f24480e02ae489a8fc7c643c843fb74
Original commit hash: 8a2ef3c546f5e1d646bfd34b922ca53fe7b2c80a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8e9ce33adc97c50a6d8d5030fafac90a6182ee47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:26 2023 +0800 
-------------------------------------------------------------------------------- 
RPL: Add new RPL CPU support

[Feature Description]
Add new RPL CPU support

Package/Module:
C1S

[Impacted Platform]
S

Hsd-es-id: 15012739740
Original commit date: Mon Feb 6 14:38:23 2023 +0800
Change-Id: I270b2ff0671ffde68c2fdc1515226517a92ca5f8
Original commit hash: cdd040c497f2f16f5ea8836af4431108d6a21760

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 604ac2e2777347f0b58da59bf6d08fccc3ffb42a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:24 2023 +0800 
-------------------------------------------------------------------------------- 
Unlock System Agent Voltage For RPL-S SKUs with Non-Z PCHs

[Feature Description]
Unlock System Agent Voltage For RPL-S SKUs with Non-Z PCHs
For Better Memory Overclocking.
Details:
1.add IsRplRefresh() and IsSaVoltageOcSupport() in CpuPlatformLibrary
2.unlock System Agent Voltage For RPL-S SKUs with Non-Z PCHs

Package/Module:
AlderLakePlatSamplePkg/Setup
ClientOneSiliconPkg/Cpu
ClientOneSiliconPkg/Overclocking

[Impacted Platform]
ALL

Hsd-es-id: 15012645715
Original commit date: Tue Jan 10 15:42:03 2023 +0800
Change-Id: Id36c1a81166635d84010720e7f56364fb4f48582
Original commit hash: c82bca41de0cb72d3949beef139dacde16aa0130

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 8e985830c6494aecae2575b9656c09325b125b57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:23 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add _DSD switch for support PEG slot BR enable

[Feature Description]
_DSD also exists CpuPcieRpCommon.asl and Rtd3PcieTbt.asl
Create DSD flags in SA NVS and debug message to switch both functions.

Package/Module:
ClientOneSiliconPkg/SystemAgent

[Impacted Platform]
RPL-S

Hsd-es-id: 16019591816
Original commit date: Tue Jan 31 18:10:06 2023 +0800
Change-Id: If2d338f2db854781a001ed223360b154fa7354af
Original commit hash: 14d8b194e89cf6d335d6efabb292b1f5b8e83c0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 8e6d00711e3c182cb595138a086928921396e455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:21 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4061_00

[Feature Description]
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x70
Update BIOS version to 4061_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Feb 6 17:24:09 2023 +0800
Change-Id: I46c1f60e5bac70325c09a0d4d61a541f005bd739
Original commit hash: 94c2d698967fe58157b988c08e346dbc7cba2819

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 31a1ecf4f62b8ad4ad0dc1ff73862349edbfc625 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:20 2023 +0800 
-------------------------------------------------------------------------------- 
[BR PEG] Enable PEG RP D3cold support

[Feature Description]
- Adding PowerResource for RPLHx PEG2 report and undo check when
CPU type of RP.
- Adding Method DSLT to calculate correct SLOT number for CPU
and PCH case
- Set PEG Flag for DTBT AIC PEG2 slot usage
- Adding PRW and L6F PEG2 slot case

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012734512
Original commit date: Fri Feb 3 17:10:21 2023 +0800
Change-Id: Iee79c11075e66bd8540ea85fe0760034821e0c43
Original commit hash: 48db4db216f139def03e4af6da0f53dd129890f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 22451bf53cf2b1439a64f109da567868f9dd43cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:18 2023 +0800 
-------------------------------------------------------------------------------- 
Clean redundant definitions of func RplSGetDTbtCtrlEnStat

[Feature Description]
Clean redundant definitions of func RplSGetDTbtCtrlEnStat

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S/Hx

Hsd-es-id: 15012705550
Original commit date: Thu Jan 12 15:37:27 2023 +0800
Change-Id: Ifc70b386c4e219dd96d510ee8237b5883cdd9bca
Original commit hash: a377190ba9ed497440d1c1f6cf377a8be334d662

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 7d81ccb90d6fc3527358abb98dd4d695d4a797ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:17 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update][RPL-S] No GPIO handling on Sx entry for BR design

[Feature Description]
No additional BIOS requirement for managing
GPIO by power off/Sx entry in BR design.
RTD3_PWR_EN and PERST pin are defined as GpioPlatformReset.

Package/Module:
AlderLakePlatSamplePkg/Features
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
RPL-Hx Update, RPL-S

Hsd-es-id: 15012732803
Original commit date: Wed Jan 18 10:28:50 2023 +0800
Change-Id: Ia48400e0a65de2e3e98ec0448dfdb25f5142287a
Original commit hash: aac8acf33bcd27bb113ceeebe1345c519cbe10f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 3f39d086949e548a3b87a227bfbae5ce265b8449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:16 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update] Handle dTBT PMEM reservation per port

[Feature Description]
Allow 65536 choice for dTBT PMEM reservation by allocating
twice PMEM when two ports are enabled on the TBT controller.
Update the bios setting help message accordingly.

Package/Module:
AlderLakePlatSamplePkg/Platform
AlderLakePlatSamplePkg/Setup

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012717205
Original commit date: Tue Nov 15 16:30:27 2022 +0800
Change-Id: I8be51a4814f288a6ac4752d2e1b997d502bd30de
Original commit hash: 7bb43ad32a2e4bf9eb5d89d8c3f67c8fc3c7715e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.h
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/DiscreteTbtResourcesInitValues.h
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
AlderLakePlatSamplePkg/Setup/dTbtStringPool.hfr

================================================================================ 
Commit: 267f2100df352dbd9b6cf2e0339713891b580a13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:14 2023 +0800 
-------------------------------------------------------------------------------- 
[BR PEG] DTBT RP type define and enable RTD3 support

[Feature Description]
- Create CDRT (Current DTBT PCIE RP type) for CPU and Pch
- Add variable DPRT when PEG DTBT use
- DSD method report thru Rtd3PcieTbt.asl
- Create CSLT (Current SLOT number) for recording SLOT number
mapping to corresponding PEG/Pch SLOT
- Enable Dtbt RTD3 support as default
- Adding DTWE for PEG case
- Add _PS0, _PS2, _PS3 under RHUB to avoid WLAN issue

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012652785
Original commit date: Fri Jan 20 17:23:05 2023 +0800
Change-Id: Ie3e7ad4c16abcb179cd94261386dec917acd2424
Original commit hash: 0e26288c1b5b1f86e03677619894e8eb384fcc0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 043cde86bec18cdc3232dca0ee5f435cf98841c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:12 2023 +0800 
-------------------------------------------------------------------------------- 
[BR Host] Add BR HR Device ID check

[Feature Description]
- Add BR HR Device ID check

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012652785
Original commit date: Fri Jan 20 17:21:03 2023 +0800
Change-Id: I5e2c586b6ab3c21633a27df24c9df58298cdf38a
Original commit hash: b7b8878de31af16d1d880c241dd5998dd589be83

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c

================================================================================ 
Commit: 75f4eab374fee84458cc09bae4c0583711aa1266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:11 2023 +0800 
-------------------------------------------------------------------------------- 
[BR Host] DTBT PEG slot upstream port define

[Feature Description]
- Define Macro for further PEG slot upstream port declaration
- Simplify condition of DTBT RP select and select type condition

Package/Module:
AlderLakePlatSamplePkg/AcpiTable

[Impacted Platform]
RPL-Hx refresh

Hsd-es-id: 15012652785
Original commit date: Sun Jan 15 22:41:46 2023 +0800
Change-Id: Id55aac2fc9b24fd0b94b2f656e201c0688dd122f
Original commit hash: 98916e49cca5e66cf7e8f180ff4e00c75a6c157b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl

================================================================================ 
Commit: d82b85a1e783ba94977f7814651d8f8537e95fa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:10 2023 +0800 
-------------------------------------------------------------------------------- 
Report GaP PLDR status to Wifi driver

[Feature Description]
Return PLDR status to Wifi driver after completing as like
CNVi PLDR flow using DSM function 2 CmdType=3.

0: Non-PLDR executed [Default]
1: Core PLDR Completed successfully
2: Product PLDR Completed successfully

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 16019430666
Original commit date: Wed Jan 18 01:14:14 2023 +0800
Change-Id: I2a05d9fc582d48e8937cc256f16da56971e4e5dd
Original commit hash: 3eaf424253e435e343c59156a575f58452e25f27

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl

================================================================================ 
Commit: adf2cd28f8f6555634f264cd0b1730cd0d2620e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:09 2023 +0800 
-------------------------------------------------------------------------------- 
Add "UEFI Wifi/BT driver update (Support GaP)"

This reverts commit 862db72fea61476e9b121463199f45fb4b43c58c.

Mon Feb 6 17:14:18 2023 +0800
Original commit date: Mon Feb 6 17:14:18 2023 +0800
Original commit hash: f893d7674e24f6ab4fd823c6aff52c93eb534d9b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 02e8f75d1fc6e817bafc50b3b3228456ceec6632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:07 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4055_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xA1
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x40
Update BIOS version to 4055_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Feb 3 11:16:12 2023 +0800
Change-Id: I88bd6da486b65f360d1567fdcc4a9a7f70188179
Original commit hash: 3ef7cdf5b08b69358da0b58c6d5b3a3703c6f032

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7689bffbffcceafa3e8c3570c59b1a8d9276f5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:06 2023 +0800 
-------------------------------------------------------------------------------- 
Improve code style in HostBridgeInfoFruLib

[Issue Description]
HostBridgeInfoFruLib does not link CpuPlatformLib in inf

[Resolution]
Link CpuPlatformLib in HostBridgeInfoFruLib inf.

Package/Module:
ClientOneSiliconPkg/Fru

[Impacted Platform]
ADL, RPL

Hsd-es-id: 14018422525
Original commit date: Wed Jan 18 10:46:51 2023 +0800
Change-Id: I23a86a22c0d881fadd5c3836981143e4327c206d
Original commit hash: d4fbaa52b2b64ae0877cf667afaa5757c54dd556

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf

================================================================================ 
Commit: 3fd55baeb4533167e473d6cf688a7fbd82bff781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:04 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL] Build failed when PcdAmtEnable is 0

[Issue Description]
When PcdAmtEnable disabled would cause build fail.

[Resolution]
When PcdAmtEnable is false, PcdRemotePlatformEraseSupport and
PcdOneClickRecoveryEnable also set to false.

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012628658
Original commit date: Wed Jan 11 16:45:02 2023 +0800
Change-Id: I2419b51bc77fcfeb4222ae49dc8b84f71496e48c
Original commit hash: 5754a6d328bfbc7934bd652352c11d0b0b1c3d28

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 22bcf938da4e39bdcc833627c0b9a2453adfcedc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:03 2023 +0800 
-------------------------------------------------------------------------------- 
Only 1 fan is changing speed when multiple commands are sent at once.

[Issue Description]
When DTT/IPF requests the fan speed change for multiple fans at once,
only the first fan request is honored and the other is ignored. From
the DTT/IPF perspective we are sending the appropriate requests and
returning a successful value. However, each and every time this
occurs, only the first request was actually applied to the fan.

[Resolution]
Remove an unnecessary read of the EC speed variable since it does not
contain the current fan speed.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
AlderLake/RaptorLake

Hsd-es-id: 22016135357
Original commit date: Tue Dec 13 15:15:32 2022 -0800
Change-Id: I9ab9e9a4477f5dfc507bf8bbcf987f3fe98b46e9
Original commit hash: 27c24a0583c1604d4ff57b7f630a2f33a69c1086

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN3Participant.asl

================================================================================ 
Commit: 2cdec3a53bfced822fa485d86ae567d3bc43fcf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:01 2023 +0800 
-------------------------------------------------------------------------------- 
Code flow issue with PcdAcpiDebugFeatureActive

[Issue Description]
Although setup item AcpiDebug controls PcdAcpiDebugFeatureActive
in PlatformSetup.c. PcdAcpiDebugFeatureActive is always
TRUE (PCD default value) in AcpiDebugDxe because AcpiDebugDxe
runs earlier than PlatformSetup.

[Resolution]
Move Setting PcdAcpiDebugFeatureActive from DXE phase to PEI phase

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
AlderLake

Hsd-es-id: 15012374042
Original commit date: Wed Nov 23 12:11:23 2022 +0800
Change-Id: I1174a8e254a01bd5fce46480125363c7cabdbdb3
Original commit hash: a2b5214c3a51af2b8220d66c4357cf1c949891d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf

================================================================================ 
Commit: 2ad07d6ef4ef69fa4cc2bdea060ad90fd777aa29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:47:00 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL HX Mini DT AEP]: 16018761493 RPL-HX mini DT AEP - Fab3

[Feature Description]
Add Support for RPL-HX mini DT AEP - Fab3

Package/Module: AlderLakeBoardPkg/

[Impacted Platform]
RPL HX Mini DT AEP

Hsd-es-id: 16018761493
Original commit date: Thu Nov 10 18:09:11 2022 +0530
Change-Id: Idab9f4a43d587fea3634ca74adfbe5e5fb20d5e5
Original commit hash: ba42988b4d186dea5fa46bd9a085c7f65d6afd61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc

================================================================================ 
Commit: 9d04021cd509e5017d970291c1abedb37b3c8562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:58 2023 +0800 
-------------------------------------------------------------------------------- 
Revert "Add "UEFI Wifi/BT driver update (Support GaP)""

This reverts commit 0a6c6c5f167334b3d0741dd5e3a17cfd1f5153e3.

Thu Feb 2 09:57:12 2023 +0800
Original commit date: Thu Feb 2 09:57:12 2023 +0800
Original commit hash: 862db72fea61476e9b121463199f45fb4b43c58c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 18a0858795e785244fc6143ca271d058c7afc196 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:57 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.129

Hsd-es-id: N/A
Original commit date: Tue Jan 31 11:45:01 2023 -0800
Original commit hash: ca94d2264ac7219e29044fa2e838019077db95b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b601765b90a3e8f1fda1de803bf89d11ece9c7a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:55 2023 +0800 
-------------------------------------------------------------------------------- 
Enable DDR5 UDIMM 1Rx16 5600 and SODIMM 1Rx16 5200

[Feature Description]
Enable DDR5 UDIMM 1Rx16 5600 and SODIMM 1Rx16 5200

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016576569
Original commit date: Tue Jan 31 01:55:35 2023 +0800
Change-Id: I9bfb820d7ade58c7223f49c775febb1956f72d54
Original commit hash: c5e4c0ca3aba021b6fcb1fc717108694b9ed582a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 172d7dc57ac87799a3f2b21d8cd3e72cc7d76234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:53 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.128

Hsd-es-id: N/A
Original commit date: Thu Jan 26 11:06:00 2023 -0800
Original commit hash: cac1cf13ef18cf046de37eac12720f75e3098753

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f3652b2d765041bbc20a4acceb10089ee3602d8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:52 2023 +0800 
-------------------------------------------------------------------------------- 
Enable DDR5 SODIMM 5600

[Feature Description]
Enable DDR5 SODIMM 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016552809
Original commit date: Tue Jan 24 13:50:07 2023 +0800
Change-Id: Ia1631e06874fd61d038338cb8c3960194a6d3a4c
Original commit hash: 088cc923c34b1b4025d21dd767a9ba0257ce5c15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 605105ddd412797234ebeaf999dab1b17f1e5721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:50 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.127

Hsd-es-id: N/A
Original commit date: Fri Jan 6 12:40:19 2023 -0800
Original commit hash: 56764fdc2c8298f070e634affcfcc2f00e4bbd92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e1cd31eb9066e60ca2b35d9d367fc3cabfa176e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:49 2023 +0800 
-------------------------------------------------------------------------------- 
Update tWCKPRE_total_RD for LP5x high frequency

[Feature Description]
Update tWCKPRE_total_RD for LP5x high frequency

Package/Module: MRC

[Impacted Platform]
LPDDR5x

Hsd-es-id: 22016473214
Original commit date: Fri Jan 6 13:01:20 2023 +0800
Change-Id: I80536dc0fcedc52375382842111eb5a82c6aea9e
Original commit hash: 68de7432f89c319d12141f2853225e13ef4967c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 8b609e2db129f1aa08de91be4ad540f931d6278c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:48 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.126

Hsd-es-id: N/A
Original commit date: Thu Jan 5 21:52:59 2023 -0800
Original commit hash: ab6e6b78159017b07600cff5d9ed875b03e3fb3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f18078095f00c79711962912318c6588284834d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:46 2023 +0800 
-------------------------------------------------------------------------------- 
Out-of-bounds access issues in /IpBlock/SerialIo.

[Issue Description]
1. Out-of-bounds access happening due to zero based I2C controller
Index.
2. Logically Dead Code fix for Spi controller.

[Resolution]
Add less or equal to condition to check if the controller
index is in range with respect to maximum supported controllers.

Package/Module: ClientOneSiliconPkg/IpBlock/SerialIo

[Impacted Platform]
RPL, ADL and CTL

Hsd-es-id: 16019229406
Original commit date: Tue Dec 20 15:47:05 2022 +0530
Change-Id: I14d83f3cd0547ff77ad5ed0c624bfca6ab1d29b3
Original commit hash: 0fe7148fc04d488958280b8c9c42b3842ea1d3f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SerialIoSpiRegs.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/SerialIoI2cMaster.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiLib.c

================================================================================ 
Commit: 4e1a110ebd5d8136835c758f629a636967527398 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:45 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.125

Hsd-es-id: N/A
Original commit date: Thu Jan 5 10:56:39 2023 -0800
Original commit hash: 83a45f9054a1ec26950c2f31423d856a653ba1f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 553b252b9ae95ed1b0086af855519e1b63c6d573 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:43 2023 +0800 
-------------------------------------------------------------------------------- 
Update tCWL and tCL for LP5x higher frequency support

[Feature Description]
Update tCWL and tCL for LP5x higher frequency support

Package/Module: MRC

[Impacted Platform]
LPDDR5x

Hsd-es-id: 22016245429
Original commit date: Thu Nov 24 03:32:51 2022 +0800
Change-Id: I8803b2e7859d5521961a4d8303b4c3ea20f0cbe5
Original commit hash: 3a0b93a4c0a2ac1d9d972a491401f4ca78feee2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: d99f67959677ad766cfe52db874437ba6d98ada8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:42 2023 +0800 
-------------------------------------------------------------------------------- 
Add "UEFI Wifi/BT driver update (Support GaP)"

This reverts commit c5c2cfa4c39b18aaa2ad92197a98e77974a8009a.

Tue Jan 24 15:42:39 2023 +0800
Original commit date: Tue Jan 24 15:42:39 2023 +0800
Original commit hash: 0a6c6c5f167334b3d0741dd5e3a17cfd1f5153e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0ce3e62141f5c66a8e2cc62877a75fdf4c728885 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:40 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4042_00

[Feature Description]
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x20
Update BIOS version to 4042_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Jan 24 15:34:34 2023 +0800
Change-Id: I8d15ffbb878ea1ed26ea7da1ce2c268aa987264b
Original commit hash: ed7090ff9aa96f68df3a02c3a422eefccd565e95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8f252b4fdf18fc5a6691a066d53f8c760b4a516c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 13 10:46:39 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL Hx][RPL Hx update]Fix DG2 HPD wake not work while DG2 in D3

[Issue Description]
[RPL_Hx_Update][GMD][PO]External Display not enumerate while HPD
while connecting to DG2 on idle state

[Resolution]
Expose correct _PRW for PEG1
PEGP include PcieRpDiscreteGraphicsHpdAsD3WakeRtd3HotHook.asl

Package/Module:
AlderLakeBoardPkg
ClientOneSiliconPkg/SystemAgent

[Impacted Platform]
RPL HX, RPL Hx update

Hsd-es-id: 16019439073
Original commit date: Fri Jan 20 22:27:20 2023 +0800
Change-Id: Ia09f0873a1a63e88cf5d396b869a379b17bcb845
Original commit hash: de767a64ad719c43542cec758917fcff8581246b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt1Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
