

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Wed Oct 12 10:20:09 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.074 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        7|      583|  0.126 us|  10.494 us|    7|  583|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 4 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 5 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_25 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 6 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 7 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_27 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 8 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_28 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 9 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_29 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 10 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_30 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 11 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (7.73ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %p_read_30, i32 %p_read_29, i32 %p_read_28, i32 %p_read_27, i32 %p_read_26, i32 %p_read_25, i32 %p_read_24, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 12 'call' 'targetBlock' <Predicate = true> <Delay = 7.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 13.0>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%n_regions_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_regions" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 13 'read' 'n_regions_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%regions_min_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_0_offset" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 14 'read' 'regions_min_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 15 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (7.99ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %p_read_30, i32 %p_read_29, i32 %p_read_28, i32 %p_read_27, i32 %p_read_26, i32 %p_read_25, i32 %p_read_24, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 16 'call' 'targetBlock' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln76 = br i1 %targetBlock, void %land.end, void %land.rhs" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 17 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln1073 = icmp_eq  i8 %n_regions_read, i8 0"   --->   Operation 18 'icmp' 'icmp_ln1073' <Predicate = (targetBlock)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln1073, void %for.body3.i.preheader, void %for.cond.cleanup.i" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 19 'br' 'br_ln72' <Predicate = (targetBlock)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast i32 %p_read_30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 20 'bitcast' 'bitcast_ln76_1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %bitcast_ln76_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 21 'trunc' 'trunc_ln76' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln76_16 = trunc i32 %bitcast_ln76_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 22 'trunc' 'trunc_ln76_16' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.44ns)   --->   "%icmp_ln76_3 = icmp_eq  i23 %trunc_ln76_16, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 23 'icmp' 'icmp_ln76_3' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln76_3 = bitcast i32 %p_read_29" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 24 'bitcast' 'bitcast_ln76_3' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln76_17 = trunc i32 %bitcast_ln76_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 25 'trunc' 'trunc_ln76_17' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln76_18 = trunc i32 %bitcast_ln76_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 26 'trunc' 'trunc_ln76_18' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.44ns)   --->   "%icmp_ln76_6 = icmp_eq  i23 %trunc_ln76_18, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 27 'icmp' 'icmp_ln76_6' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln76_5 = bitcast i32 %p_read_28" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 28 'bitcast' 'bitcast_ln76_5' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln76_19 = trunc i32 %bitcast_ln76_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 29 'trunc' 'trunc_ln76_19' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln76_20 = trunc i32 %bitcast_ln76_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 30 'trunc' 'trunc_ln76_20' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.44ns)   --->   "%icmp_ln76_7 = icmp_eq  i23 %trunc_ln76_20, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 31 'icmp' 'icmp_ln76_7' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln76_7 = bitcast i32 %p_read_27" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 32 'bitcast' 'bitcast_ln76_7' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln76_21 = trunc i32 %bitcast_ln76_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 33 'trunc' 'trunc_ln76_21' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln76_22 = trunc i32 %bitcast_ln76_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 34 'trunc' 'trunc_ln76_22' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.44ns)   --->   "%icmp_ln76_11 = icmp_eq  i23 %trunc_ln76_22, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 35 'icmp' 'icmp_ln76_11' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln76_9 = bitcast i32 %p_read_26" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 36 'bitcast' 'bitcast_ln76_9' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln76_23 = trunc i32 %bitcast_ln76_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 37 'trunc' 'trunc_ln76_23' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln76_24 = trunc i32 %bitcast_ln76_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 38 'trunc' 'trunc_ln76_24' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.44ns)   --->   "%icmp_ln76_14 = icmp_eq  i23 %trunc_ln76_24, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 39 'icmp' 'icmp_ln76_14' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln76_11 = bitcast i32 %p_read_25" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 40 'bitcast' 'bitcast_ln76_11' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln76_25 = trunc i32 %bitcast_ln76_11" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 41 'trunc' 'trunc_ln76_25' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln76_26 = trunc i32 %bitcast_ln76_11" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 42 'trunc' 'trunc_ln76_26' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.44ns)   --->   "%icmp_ln76_15 = icmp_eq  i23 %trunc_ln76_26, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 43 'icmp' 'icmp_ln76_15' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln76_13 = bitcast i32 %p_read_24" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 44 'bitcast' 'bitcast_ln76_13' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln76_27 = trunc i32 %bitcast_ln76_13" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 45 'trunc' 'trunc_ln76_27' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln76_28 = trunc i32 %bitcast_ln76_13" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 46 'trunc' 'trunc_ln76_28' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.44ns)   --->   "%icmp_ln76_19 = icmp_eq  i23 %trunc_ln76_28, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 47 'icmp' 'icmp_ln76_19' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln76_15 = bitcast i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 48 'bitcast' 'bitcast_ln76_15' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln76_29 = trunc i32 %bitcast_ln76_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 49 'trunc' 'trunc_ln76_29' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln76_30 = trunc i32 %bitcast_ln76_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 50 'trunc' 'trunc_ln76_30' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.44ns)   --->   "%icmp_ln76_22 = icmp_eq  i23 %trunc_ln76_30, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 51 'icmp' 'icmp_ln76_22' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [2/2] (5.07ns)   --->   "%targetBlock1 = call i1 @run_test_Pipeline_VITIS_LOOP_72_1, i8 %n_regions_read, i9 %tmp_17, i32 %regions_min_0, i32 %regions_min_1, i32 %regions_max_0, i32 %regions_max_1, i31 %trunc_ln76, i1 %icmp_ln76_3, i32 %p_read_30, i31 %trunc_ln76_17, i1 %icmp_ln76_6, i32 %p_read_29, i31 %trunc_ln76_19, i1 %icmp_ln76_7, i32 %p_read_28, i31 %trunc_ln76_21, i1 %icmp_ln76_11, i32 %p_read_27, i31 %trunc_ln76_23, i1 %icmp_ln76_14, i32 %p_read_26, i31 %trunc_ln76_25, i1 %icmp_ln76_15, i32 %p_read_25, i31 %trunc_ln76_27, i1 %icmp_ln76_19, i32 %p_read_24, i31 %trunc_ln76_29, i1 %icmp_ln76_22, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 52 'call' 'targetBlock1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 9.58>
ST_3 : Operation 53 [1/2] (7.99ns)   --->   "%targetBlock1 = call i1 @run_test_Pipeline_VITIS_LOOP_72_1, i8 %n_regions_read, i9 %tmp_17, i32 %regions_min_0, i32 %regions_min_1, i32 %regions_max_0, i32 %regions_max_1, i31 %trunc_ln76, i1 %icmp_ln76_3, i32 %p_read_30, i31 %trunc_ln76_17, i1 %icmp_ln76_6, i32 %p_read_29, i31 %trunc_ln76_19, i1 %icmp_ln76_7, i32 %p_read_28, i31 %trunc_ln76_21, i1 %icmp_ln76_11, i32 %p_read_27, i31 %trunc_ln76_23, i1 %icmp_ln76_14, i32 %p_read_26, i31 %trunc_ln76_25, i1 %icmp_ln76_15, i32 %p_read_25, i31 %trunc_ln76_27, i1 %icmp_ln76_19, i32 %p_read_24, i31 %trunc_ln76_29, i1 %icmp_ln76_22, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 53 'call' 'targetBlock1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln76 = br i1 %targetBlock1, void %land.end, void %for.cond.cleanup.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 54 'br' 'br_ln76' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 1.58>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%br_ln72 = br void %land.end" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 55 'br' 'br_ln72' <Predicate = (targetBlock & targetBlock1) | (targetBlock & icmp_ln1073)> <Delay = 1.58>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%phi_ln553 = phi i1 1, void %for.cond.cleanup.i, i1 0, void %for.body3.i.preheader, i1 1, void %entry" [detector_solid/abs_solid_detector.cpp:553]   --->   Operation 56 'phi' 'phi_ln553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln554 = ret i1 %phi_ln553" [detector_solid/abs_solid_detector.cpp:554]   --->   Operation 57 'ret' 'ret_ln554' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 7.73ns
The critical path consists of the following:
	wire read operation ('p_read', detector_solid/abs_solid_detector.cpp:76) on port 'p_read8' (detector_solid/abs_solid_detector.cpp:76) [15]  (0 ns)
	'call' operation ('targetBlock', detector_solid/abs_solid_detector.cpp:76) to 'run_test_Pipeline_is_valid_label2' [26]  (7.73 ns)

 <State 2>: 13.1ns
The critical path consists of the following:
	'call' operation ('targetBlock', detector_solid/abs_solid_detector.cpp:76) to 'run_test_Pipeline_is_valid_label2' [26]  (8 ns)
	multiplexor before 'phi' operation ('phi_ln553', detector_solid/abs_solid_detector.cpp:553) [69]  (1.59 ns)
	blocking operation 3.49 ns on control path)

 <State 3>: 9.59ns
The critical path consists of the following:
	'call' operation ('targetBlock1', detector_solid/abs_solid_detector.cpp:76) to 'run_test_Pipeline_VITIS_LOOP_72_1' [64]  (8 ns)
	multiplexor before 'phi' operation ('phi_ln553', detector_solid/abs_solid_detector.cpp:553) [69]  (1.59 ns)
	'phi' operation ('phi_ln553', detector_solid/abs_solid_detector.cpp:553) [69]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
