m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2021.3 2021.07, Jul 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/simulation
Pcmd_table
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1358
w1681506143
Z3 dC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/simulation
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/cmd_table.vhd
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/cmd_table.vhd
l0
L4 1
Vf8KlS9W[>P]mziA=Dc:L21
!s100 E7J9LQPlPo6JWY4`F7AYf3
Z4 OW;C;2021.3;73
33
Z5 !s110 1683655995
!i10b 1
Z6 !s108 1683655995.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/cmd_table.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/cmd_table.vhd|
!i113 1
Z7 o-2008 -explicit -work presynth -O0
Z8 tCvgOpt 0
Pcmd_table_trigger
R1
R2
!i122 1353
w1680967794
R3
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/cmd_table_trigger.vhd
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/cmd_table_trigger.vhd
l0
L4 1
V@MP7K1>[NC:4@^:O486N;1
!s100 YMlW<QD9:FIZ`iGF]PjW01
R4
33
Z9 !s110 1683655994
!i10b 1
Z10 !s108 1683655994.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/cmd_table_trigger.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/cmd_table_trigger.vhd|
!i113 1
R7
R8
vCOREFIFO_C0
Z11 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z12 !s110 1675888287
!i10b 1
!s100 k:b2nj`n;E81CbXPjlTU;3
I@]@ZNDX;MKRziMo5o7aGW2
S1
R0
Z13 w1675878073
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
!i122 121
L0 49 129
Z14 VDg1SIo80bB@j0V0VzS_@n1
Z15 OW;L;2021.3;73
r1
!s85 0
31
Z16 !s108 1675888287.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s101 -O0
!i113 1
Z17 o-sv -work presynth -O0
R8
n@c@o@r@e@f@i@f@o_@c0
vCOREFIFO_C0_COREFIFO_C0_0_COREFIFO
R11
R12
!i10b 1
!s100 >T>Zz]IeA3KaVbNQzPa>V3
I_h@7gaMC?U<J7dJBW^ii:1
S1
R0
R13
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
!i122 120
Z18 L0 29 1457
R14
R15
r1
!s85 0
31
R16
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_async
R11
R12
!i10b 1
!s100 dSlzkJD?n5SAOVg0iOmAe2
Iimi9in_H;G>Q`ok_A=LAL3
S1
R0
R13
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
!i122 114
Z19 L0 28 1306
R14
R15
r1
!s85 0
31
R16
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_async
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_fwft
R11
R12
!i10b 1
!s100 n3BT:DC6a:j2giV==^Tab1
IIf^0TWjgW3XE=]86W;FRC3
S1
R0
R13
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
!i122 116
Z20 L0 28 348
R14
R15
r1
!s85 0
31
R16
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_fwft
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv
R11
R12
!i10b 1
!s100 3h]fiz91chdJSWFl[URTH3
I<ZM14Yke>1Gm:@C6H[@143
S1
R0
R13
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 113
Z21 L0 29 51
R14
R15
r1
!s85 0
31
Z22 !s108 1675888286.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_gray@to@bin@conv
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync
R11
!s110 1675888286
!i10b 1
!s100 8bKVcX4X>F`CMaL1hdUIT0
Ig^gh4Gcz0f?``;[=597Kk1
S1
R0
R13
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 112
Z23 L0 29 69
R14
R15
r1
!s85 0
31
R22
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_@nstages@sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync
R11
R12
!i10b 1
!s100 iJaR4m8VZZ]dCWNR4FVO@3
IMI981D^0mI^7zZWhTaJei3
S1
R0
R13
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
!i122 115
Z24 L0 28 837
R14
R15
r1
!s85 0
31
R16
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr
R11
R12
!i10b 1
!s100 l^Jz]Jimj[:mTPJmT?jeO2
IO`:VPC<=M8XTj]gLFo44H0
S1
R0
R13
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 117
Z25 L0 28 633
R14
R15
r1
!s85 0
31
R16
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync_scntr
vCOREFIFO_C0_COREFIFO_C0_0_LSRAM_top
R11
R12
!i10b 1
!s100 fYJ`VWEoeZ[PihLU0S[J91
IZ<iO=QmMY=lAZoGE>l<4g2
S1
R0
R13
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
!i122 118
L0 5 83
R14
R15
r1
!s85 0
31
R16
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@l@s@r@a@m_top
vCOREFIFO_C0_COREFIFO_C0_0_ram_wrapper
R11
R12
!i10b 1
!s100 aSV6J_bYK7o4Y`6f>EI^:3
I0;Qz5WfzlN[Kjl7A?83Y`1
S1
R0
R13
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
!i122 119
Z26 L0 4 61
R14
R15
r1
!s85 0
31
R16
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_ram_wrapper
vCOREFIFO_C4
R11
Z27 !s110 1683655992
!i10b 1
!s100 ]MI@:aV^n[b>6CKQ;ZN7g0
IW30ZQY1_<CWdmRTMP`KH?1
S1
R3
Z28 w1683209209
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
!i122 1334
Z29 L0 49 135
R14
R15
r1
!s85 0
31
Z30 !s108 1683655992.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c4
vCOREFIFO_C4_COREFIFO_C4_0_COREFIFO
R11
R27
!i10b 1
!s100 6Vk:nAT92NneC`Al^@Z6F2
I`?Wig8IRHg2BeLC@SL??Y3
S1
R3
R28
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
!i122 1333
R18
R14
R15
r1
!s85 0
31
R30
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_async
R11
Z31 !s110 1683655991
!i10b 1
!s100 :9A7HZBM@?9>Pd4n_1EDF1
I]Je5RHPb>8TH]=dIPA2fE2
S1
R3
R28
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
!i122 1327
R19
R14
R15
r1
!s85 0
31
Z32 !s108 1683655991.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_async
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_fwft
R11
R27
!i10b 1
!s100 ZOkY5R[8^_TH>NFUSa:O[1
I`kl2kfbzbUU4O`kol_j3?1
S1
R3
R28
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
!i122 1329
R20
R14
R15
r1
!s85 0
31
R30
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_fwft
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv
R11
R31
!i10b 1
!s100 A<z@;Y<CA0FVC2VnYScgK3
Id`:?Q:3YKZj[[Sn6[DZN30
S1
R3
R28
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 1326
R21
R14
R15
r1
!s85 0
31
R32
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_gray@to@bin@conv
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync
R11
R31
!i10b 1
!s100 FC?l0D8QZJjeSh`oHGRUD0
IDlL8EO3WA[Zd`AP6ilzd_2
S1
R3
R28
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 1325
R23
R14
R15
r1
!s85 0
31
R32
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_@nstages@sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync
R11
R27
!i10b 1
!s100 9ZKzZ<8DBkB0XXmDlng9R3
Ig`QBF0aHN^8[^VzF=lfkC1
S1
R3
R28
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
!i122 1328
R24
R14
R15
r1
!s85 0
31
R32
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr
R11
R27
!i10b 1
!s100 V32Rz;zIhE1X]c_SZ@3a53
IECml:E9<Qmm]z1e?;2<E92
S1
R3
R28
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 1330
R25
R14
R15
r1
!s85 0
31
R30
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync_scntr
vCOREFIFO_C4_COREFIFO_C4_0_LSRAM_top
R11
R27
!i10b 1
!s100 @M]UeT]W8@JE6BHh;=_973
I4J`^S8<KZP?^aEPR6@aA81
S1
R3
R28
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
!i122 1331
L0 5 1788
R14
R15
r1
!s85 0
31
R30
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@l@s@r@a@m_top
vCOREFIFO_C4_COREFIFO_C4_0_ram_wrapper
R11
R27
!i10b 1
!s100 _`D?RefX;`;A4df;>Oei53
IGZ5KXnQnJTD;cR78I9I[93
S1
R3
w1683209208
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
!i122 1332
R26
R14
R15
r1
!s85 0
31
R30
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_ram_wrapper
vCOREFIFO_C5
R11
R9
!i10b 1
!s100 i2Nah71PWZ83WZSRhNBU72
I_nccIWPg@c4d^>Y4=SB]]0
S1
R3
Z33 w1683209233
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
!i122 1352
R29
R14
R15
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c5
vCOREFIFO_C5_COREFIFO_C5_0_COREFIFO
R11
R9
!i10b 1
!s100 QUh`UXHk8A^MC@?B4e?KA1
Ifi`?F<f>fWi5U11l0ICXm1
S1
R3
R33
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
!i122 1351
R18
R14
R15
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_async
R11
Z34 !s110 1683655993
!i10b 1
!s100 m?O>eVSa8c7HQ@dQ`c@AE3
IAkbjejaKn9@f:GBibW0Q93
S1
R3
R33
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
!i122 1345
R19
R14
R15
r1
!s85 0
31
Z35 !s108 1683655993.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_async
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_fwft
R11
R9
!i10b 1
!s100 ;Io15WNWYI:g9OQim=O@l2
Ib^2OA<0@6cg9YA`>6Rm913
S1
R3
R33
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
!i122 1347
R20
R14
R15
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_fwft
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv
R11
R34
!i10b 1
!s100 93KPzYaf@iBM_bdLTb9BN2
I`J_zBi[3ZQGdYVcCzPHg43
S1
R3
R33
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 1344
R21
R14
R15
r1
!s85 0
31
R35
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_gray@to@bin@conv
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync
R11
R34
!i10b 1
!s100 B[cR0eR]hZg1EK<jzKO0A1
I]OYjoF5Jm^5]adNE?8?7C0
S1
R3
R33
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 1343
R23
R14
R15
r1
!s85 0
31
R35
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_@nstages@sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync
R11
R34
!i10b 1
!s100 15b?KbIHnT5aFjP1X3DPd0
IDRV3AFfn`V0RNY1ggTj8H2
S1
R3
R33
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
!i122 1346
R24
R14
R15
r1
!s85 0
31
R35
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr
R11
R9
!i10b 1
!s100 Jg_]T4eBIkOSb>0[5_d2G0
IkOl?VBEhaLfPb]oSRXzl=2
S1
R3
R33
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 1348
R25
R14
R15
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync_scntr
vCOREFIFO_C5_COREFIFO_C5_0_LSRAM_top
R11
R9
!i10b 1
!s100 <Pbiel6DK8Io`13d`g;Hd2
I^iD]>Iin?6J@I1DN_KGh`2
S1
R3
R33
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
!i122 1349
L0 5 2009
R14
R15
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@l@s@r@a@m_top
vCOREFIFO_C5_COREFIFO_C5_0_ram_wrapper
R11
R9
!i10b 1
!s100 DjX_l:Ck<=z35OB[42Bi63
IDz0f4P7`7_K9@EAKLT;TS3
S1
R3
w1683209232
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
!i122 1350
R26
R14
R15
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s101 -O0
!i113 1
R17
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_ram_wrapper
vData_Block
R11
R5
!i10b 1
!s100 VUPB4FIOVJcj1ie1Kl13K1
Ioj6RA2V`Jz4ojJ1Y3MN:O1
S1
R3
w1683635667
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Data_Block/Data_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Data_Block/Data_Block.v
!i122 1357
L0 9 303
R14
R15
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Data_Block/Data_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Data_Block/Data_Block.v|
!s101 -O0
!i113 1
R17
R8
n@data_@block
vEvent_Info_RAM_Block
R11
R31
!i10b 1
!s100 1k]I>];jNRo6^W0Y6iQef3
I6Z4jzBGiEIdZCRhIcEBej0
S1
R3
w1683628312
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
!i122 1323
L0 9 165
R14
R15
r1
!s85 0
31
R32
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s101 -O0
!i113 1
R17
R8
n@event_@info_@r@a@m_@block
Efifos_reader
Z36 w1683655528
Z37 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R1
R2
!i122 1324
R3
Z38 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/FIFOs_Reader.vhd
Z39 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/FIFOs_Reader.vhd
l0
L6 1
V>UdgQ25MIIPFizoRTO`cK3
!s100 mz>@Don7g7jNaYW_lkSKm2
R4
33
R31
!i10b 1
R32
Z40 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/FIFOs_Reader.vhd|
Z41 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/FIFOs_Reader.vhd|
!i113 1
R7
R8
Artl
R37
R1
R2
DEx4 work 12 fifos_reader 0 22 >UdgQ25MIIPFizoRTO`cK3
!i122 1324
l95
L54 442
VKK`5:M9jWiICGTU>BS_MI2
!s100 QkAa[]8l=UOfGJ3eDK<PE3
R4
33
R31
!i10b 1
R32
R40
R41
!i113 1
R7
R8
vInput_Data_Part
R11
R27
!i10b 1
!s100 FX]XS8k2DG9N80dRlj2L33
I=O3_8=__`47;[abJ<Q<T@3
S1
R3
w1681994074
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
!i122 1336
L0 9 249
R14
R15
r1
!s85 0
31
R30
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s101 -O0
!i113 1
R17
R8
n@input_@data_@part
vPF_DPSRAM_C2
R11
Z42 !s110 1681818529
!i10b 1
!s100 N=bl@eb@XIUJaBA0@:`i;1
IcP;c`I`>3dCUVf?LnK?G>2
S1
R3
Z43 w1681817382
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
!i122 385
Z44 L0 75 86
R14
R15
r1
!s85 0
31
Z45 !s108 1681818528.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s101 -O0
!i113 1
R17
R8
n@p@f_@d@p@s@r@a@m_@c2
vPF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM
R11
!s110 1681818528
!i10b 1
!s100 >do=WLXllG3B3^diLETEz1
IU@=bA^2PV;G?O`ATKdHM?1
S1
R3
R43
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
!i122 384
L0 5 196
R14
R15
r1
!s85 0
31
R45
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R17
R8
n@p@f_@d@p@s@r@a@m_@c2_@p@f_@d@p@s@r@a@m_@c2_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C5
R11
R34
!i10b 1
!s100 QNl5AZU:XWG]KokEgD4J_0
IZClJm9YiD[oD[zLWkjeQ12
S1
R3
Z46 w1683632152
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
!i122 1338
R44
R14
R15
r1
!s85 0
31
R35
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s101 -O0
!i113 1
R17
R8
n@p@f_@d@p@s@r@a@m_@c5
vPF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM
R11
R34
!i10b 1
!s100 Q4eMGNV3W=_P^TQ<CEFCE0
IKEJAm8nTo6W92f<D5:5AD2
S1
R3
R46
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
!i122 1337
L0 5 7622
R14
R15
r1
!s85 0
31
R30
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R17
R8
n@p@f_@d@p@s@r@a@m_@c5_@p@f_@d@p@s@r@a@m_@c5_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C7
R11
R31
!i10b 1
!s100 [4o_;_Sea<3G>?BD]<bJa0
I2zzH70A32d5z]ZfTj:mOE2
S1
R3
Z47 w1683628298
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
!i122 1320
Z48 L0 75 78
R14
R15
r1
!s85 0
31
R32
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s101 -O0
!i113 1
R17
R8
n@p@f_@d@p@s@r@a@m_@c7
vPF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
R11
R31
!i10b 1
!s100 :Y]^NE^JLALGOVXW;:aG03
I9D7h;SzLn>^m2BLc0Lif62
S1
R3
R47
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
!i122 1319
L0 5 65
R14
R15
r1
!s85 0
31
!s108 1683655990.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R17
R8
n@p@f_@d@p@s@r@a@m_@c7_@p@f_@d@p@s@r@a@m_@c7_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C8_Event_Status
R11
R31
!i10b 1
!s100 McchIzS@T8hC[zaS;@9ZS2
I6O@B8iS@6cE12o:=Fjjze3
S1
R3
Z49 w1683628097
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
!i122 1322
R48
R14
R15
r1
!s85 0
31
R32
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s101 -O0
!i113 1
R17
R8
n@p@f_@d@p@s@r@a@m_@c8_@event_@status
vPF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
R11
R31
!i10b 1
!s100 5CLUV=Z8;SeTb0YjzfRCX3
IMC^ldFe>NFfeYUO@CD9Yk0
S1
R3
R49
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
!i122 1321
L0 5 61
R14
R15
r1
!s85 0
31
R32
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R17
R8
n@p@f_@d@p@s@r@a@m_@c8_@event_@status_@p@f_@d@p@s@r@a@m_@c8_@event_@status_0_@p@f_@d@p@s@r@a@m
vSample_RAM_Block
R11
R34
!i10b 1
!s100 9XkB<_A4L;b>IPQo>h<G50
IfFaWGAn]9B4EK<gb60QPB1
S1
R3
w1683637592
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
!i122 1341
L0 9 301
R14
R15
r1
!s85 0
31
R35
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s101 -O0
!i113 1
R17
R8
n@sample_@r@a@m_@block
Esample_ram_block_decoder
Z50 w1683633429
R37
R1
R2
!i122 1339
R3
Z51 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
Z52 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
l0
L6 1
VC:VV1TbCV<a]1onBcNO;Z2
!s100 Rm]`Q>QN^[gM0La<g4ZTP3
R4
33
R34
!i10b 1
R35
Z53 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
Z54 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
!i113 1
R7
R8
Artl
R37
R1
R2
DEx4 work 24 sample_ram_block_decoder 0 22 C:VV1TbCV<a]1onBcNO;Z2
!i122 1339
l26
L17 68
V>5Xi[zm8HPNo2>H[8LLEj2
!s100 0E_OAF`bHJYfl]U=FGjza1
R4
33
R34
!i10b 1
R35
R53
R54
!i113 1
R7
R8
Esample_ram_block_mux
Z55 w1683635492
R37
R1
R2
!i122 1340
R3
Z56 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
Z57 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
l0
L6 1
V5C;M7FPN`jm<AJKIMY<5;2
!s100 g_eSY=]ozUCF8iODj_]J?0
R4
33
R34
!i10b 1
R35
Z58 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
Z59 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
!i113 1
R7
R8
Artl
R37
R1
R2
DEx4 work 20 sample_ram_block_mux 0 22 5C;M7FPN`jm<AJKIMY<5;2
!i122 1340
l43
L34 68
V0jCA[Y;C>KR1_PZ3e@oL22
!s100 cFeMB<4JKd9N4O<UH@:7>3
R4
33
R34
!i10b 1
R35
R58
R59
!i113 1
R7
R8
vSRAM
R11
R42
!i10b 1
!s100 Lc2hh=LM=2^?`2Yn^c_>H1
I[;6zhc[[Q:TVdkFfKn<zQ3
S1
R3
w1681817622
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
!i122 386
L0 9 78
R14
R15
r1
!s85 0
31
Z60 !s108 1681818529.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s101 -O0
!i113 1
R17
R8
n@s@r@a@m
Esram_test
Z61 w1681818502
R1
R2
!i122 389
R3
Z62 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
Z63 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
l0
Z64 L23 1
VojeC9C8;:KhY5cRkj6HlC0
!s100 `i[W4R>>a55^GFUGFH<mc2
R4
33
R42
!i10b 1
R60
Z65 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
Z66 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
!i113 1
R7
R8
Abehavioral
R1
R2
DEx4 work 9 sram_test 0 22 ojeC9C8;:KhY5cRkj6HlC0
!i122 389
l77
L26 159
Vz9I7<k9A<BDm39bk5mQC>2
!s100 OHQ1iGDX=H5a6@>59Sa_F1
R4
33
R42
!i10b 1
R60
R65
R66
!i113 1
R7
R8
Etb_data_block
Z67 w1683642726
R1
R2
!i122 1359
R3
Z68 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/TB_Data_Block.vhd
Z69 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/TB_Data_Block.vhd
l0
R64
V[Dzj2F:QzUg2?2<K3JfLa3
!s100 >bUi<WBWA]3ijXE2:U3HJ0
R4
33
R5
!i10b 1
R6
Z70 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/TB_Data_Block.vhd|
Z71 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/TB_Data_Block.vhd|
!i113 1
R7
R8
Abehavioral
R1
R2
Z72 DEx4 work 13 tb_data_block 0 22 [Dzj2F:QzUg2?2<K3JfLa3
!i122 1359
l102
Z73 L26 168
Z74 V?L48CBAY=a^@MLPLj2V0e1
Z75 !s100 ZWS0_V[8o^j8=jWm=;HJQ1
R4
33
R5
!i10b 1
R6
R70
R71
!i113 1
R7
R8
Etb_uart_protocol
Z76 w1675888168
R1
R2
!i122 125
R0
Z77 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
Z78 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
l0
R64
Vc2BVcVG:lz[`6>K_7b[U<1
!s100 cnJ9K?fe;?BJHIgmzGjZU2
R4
33
Z79 !s110 1675888288
!i10b 1
Z80 !s108 1675888288.000000
Z81 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
Z82 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
!i113 1
R7
R8
Abehavioral
R1
R2
DEx4 work 16 tb_uart_protocol 0 22 c2BVcVG:lz[`6>K_7b[U<1
!i122 125
l118
L26 171
V;LhM3igF:iUkTP1Dm4]zU0
!s100 4AK<0:155c;Qn^Boa3jRN2
R4
33
R79
!i10b 1
R80
R81
R82
!i113 1
R7
R8
Etest_generator
Z83 w1681221647
R37
R1
R2
!i122 1342
R3
Z84 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Test_Generator.vhd
Z85 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Test_Generator.vhd
l0
L6 1
VG40dTT5UPGdEk?SL7cAk>3
!s100 Cbk8hEFTLKi]59I6kdo0m1
R4
33
R34
!i10b 1
R35
Z86 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Test_Generator.vhd|
Z87 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Test_Generator.vhd|
!i113 1
R7
R8
Artl
R37
R1
R2
DEx4 work 14 test_generator 0 22 G40dTT5UPGdEk?SL7cAk>3
!i122 1342
l43
L31 70
VaXFl8=IA^lfcU:@1EYUMU3
!s100 >5?7Wn]Qe;aRPPNWLo0[N3
R4
33
R34
!i10b 1
R35
R86
R87
!i113 1
R7
R8
Etrigger_control
Z88 w1681052191
Z89 DPx4 work 17 cmd_table_trigger 0 22 @MP7K1>[NC:4@^:O486N;1
R37
R1
R2
!i122 1354
R3
Z90 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Control.vhd
Z91 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Control.vhd
l0
L9 1
VdlYgH]i<CRmzeC8mWR>hV0
!s100 CI?BG0Y4Z_hgR3>FW1@4B1
R4
33
R9
!i10b 1
R10
Z92 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Control.vhd|
Z93 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Control.vhd|
!i113 1
R7
R8
Artl
R89
R37
R1
R2
DEx4 work 15 trigger_control 0 22 dlYgH]i<CRmzeC8mWR>hV0
!i122 1354
l84
L40 395
VQ>b0W<U^jJidYo9gzkFW00
!s100 WOa9CMDjc1:_X4[`OWB5N0
R4
33
R9
!i10b 1
R10
R92
R93
!i113 1
R7
R8
Etrigger_main
Z94 w1680980688
R37
R1
R2
!i122 1355
R3
Z95 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Main.vhd
Z96 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Main.vhd
l0
L6 1
VMY4^JAc9DP32i]^Jdo3Om0
!s100 l=3T^lYH9H5=`YGOnH1Cf1
R4
33
R9
!i10b 1
R10
Z97 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Main.vhd|
Z98 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Main.vhd|
!i113 1
R7
R8
Artl
R37
R1
R2
DEx4 work 12 trigger_main 0 22 MY4^JAc9DP32i]^Jdo3Om0
!i122 1355
l65
L40 300
VX[80S0ZJ^1Z>RJ]9:NYnW3
!s100 UNgmm8l<<Fo<8:znY9IEn2
R4
33
R9
!i10b 1
R10
R97
R98
!i113 1
R7
R8
vTrigger_Top_Part
R11
R9
!i10b 1
!s100 iD6A1:3ol;RDe;X]4cFCM3
IeGNGagYAk1hA?9<8Y2G3;3
S1
R3
w1683209255
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
!i122 1356
L0 9 172
R14
R15
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s101 -O0
!i113 1
R17
R8
n@trigger_@top_@part
Etrigger_unit
Z99 w1681221643
R37
R1
R2
!i122 1335
R3
Z100 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Unit.vhd
Z101 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Unit.vhd
l0
L6 1
VnNf4lKSb2TkP4UzRWf5eJ1
!s100 Q?hSTz4Rk4HYiQo5BZ^8=2
R4
33
R27
!i10b 1
R30
Z102 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Unit.vhd|
Z103 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Unit.vhd|
!i113 1
R7
R8
Artl
R37
R1
R2
DEx4 work 12 trigger_unit 0 22 nNf4lKSb2TkP4UzRWf5eJ1
!i122 1335
l59
L34 150
Vhb;WNLCg7HTaMz<JdR@;70
!s100 RT2c>8NeLj_[@4[?bfR]D2
R4
33
R27
!i10b 1
R30
R102
R103
!i113 1
R7
R8
vUART_Protocol
R11
R79
!i10b 1
!s100 g^BPhDA@Y:Z;KU1E`@KDW1
I0U`C>QD[NJHogmY1;8H9<2
S1
R0
w1675883786
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
!i122 124
L0 9 126
R14
R15
r1
!s85 0
31
R80
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s101 -O0
!i113 1
R17
R8
n@u@a@r@t_@protocol
Euart_rx_protocol
Z104 w1675886887
R37
R1
R2
!i122 122
R0
Z105 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
Z106 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
l0
L6 1
ViIZ]aUh9z=1H4a6NM8TKX1
!s100 9C024ThSM^H6C6g8<BQfa3
R4
33
R12
!i10b 1
R16
Z107 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
Z108 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
!i113 1
R7
R8
Artl
R37
R1
R2
DEx4 work 16 uart_rx_protocol 0 22 iIZ]aUh9z=1H4a6NM8TKX1
!i122 122
l51
L26 344
V975JUTnN=RaULE0PL4ziF0
!s100 A:^n87SYZDnG<K?;ka5lg1
R4
33
R12
!i10b 1
R16
R107
R108
!i113 1
R7
R8
Euart_tx_protocol
Z109 w1675886362
R37
R1
R2
!i122 123
R0
Z110 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
Z111 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
l0
L7 1
V[;6GzYA5^Bh?kk]7_CoR00
!s100 CY:2l1AeL4^b16DUllEYj0
R4
33
R79
!i10b 1
R16
Z112 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
Z113 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
!i113 1
R7
R8
Artl
R37
R1
R2
DEx4 work 16 uart_tx_protocol 0 22 [;6GzYA5^Bh?kk]7_CoR00
!i122 123
l43
L27 298
V0<XJ2RH;PK8Hg5h2KGSCT0
!s100 1<^7PCBU>f96I_l2:;HiA2
R4
33
R79
!i10b 1
R16
R112
R113
!i113 1
R7
R8
