

================================================================
== Vitis HLS Report for 'Loop_Col_DCT_Loop_proc'
================================================================
* Date:           Fri Feb 14 14:38:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution6
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.669 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       72|       72|  0.720 us|  0.720 us|   64|   64|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop_DCT_Outer_Loop  |       70|       70|         8|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    5|       -|      -|    -|
|Expression       |        -|    -|       0|    191|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     18|    -|
|Memory           |        0|    -|     119|     16|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     567|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     686|    370|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_14ns_29_1_1_U49  |mul_16s_14ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U50   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U51   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   3|  0|  18|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15s_13ns_29_4_1_U53  |mac_muladd_16s_15s_13ns_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_15s_29ns_29_4_1_U56  |mac_muladd_16s_15s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U52   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U54   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U55   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory           |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_1d_dct_coeff_table_0_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_02_ROM_AUTO_1R  |        0|  14|   2|    0|     8|   14|     1|          112|
    |dct_1d_dct_coeff_table_1_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_13_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_2_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_24_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_3_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_35_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_4_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_46_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_5_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_57_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_6_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_68_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_7_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_79_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    +----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                       |                                                              |        0| 119|  16|    0|    64|  119|     8|          952|
    +----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln46_13_fu_510_p2      |         +|   0|  0|  36|          29|          29|
    |add_ln46_14_fu_518_p2      |         +|   0|  0|  29|          29|          29|
    |add_ln46_15_fu_543_p2      |         +|   0|  0|  14|           6|           6|
    |add_ln46_9_fu_514_p2       |         +|   0|  0|  29|          29|          29|
    |add_ln75_1_fu_403_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln75_fu_347_p2         |         +|   0|  0|  13|           4|           1|
    |k_fu_397_p2                |         +|   0|  0|  13|           4|           1|
    |ap_condition_238           |       and|   0|  0|   2|           1|           1|
    |ap_condition_645           |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_409_p2        |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln75_fu_415_p2        |      icmp|   0|  0|  14|           6|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |i_fu_361_p3                |    select|   0|  0|   4|           1|           4|
    |select_ln57_fu_353_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 191|         123|         113|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln394_phi_fu_316_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten1_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_k3_load               |   9|          2|    4|          8|
    |i2_fu_84                               |   9|          2|    4|          8|
    |indvar_flatten1_fu_80                  |   9|          2|    6|         12|
    |k3_fu_88                               |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   31|         62|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln46_10_reg_827               |  29|   0|   29|          0|
    |add_ln46_13_reg_837               |  29|   0|   29|          0|
    |add_ln46_8_reg_822                |  29|   0|   29|          0|
    |add_ln46_8_reg_822_pp0_iter5_reg  |  29|   0|   29|          0|
    |add_ln46_reg_817                  |  29|   0|   29|          0|
    |add_ln46_reg_817_pp0_iter5_reg    |  29|   0|   29|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |coeff_11_reg_772                  |  15|   0|   15|          0|
    |coeff_13_reg_782                  |  15|   0|   15|          0|
    |coeff_9_reg_762                   |  15|   0|   15|          0|
    |coeff_reg_752                     |  14|   0|   14|          0|
    |col_inbuf_i_0_load_reg_712        |  16|   0|   16|          0|
    |col_inbuf_i_2_load_reg_717        |  16|   0|   16|          0|
    |col_inbuf_i_4_load_reg_722        |  16|   0|   16|          0|
    |col_inbuf_i_6_load_reg_727        |  16|   0|   16|          0|
    |i2_fu_84                          |   4|   0|    4|          0|
    |icmp_ln39_reg_703                 |   1|   0|    1|          0|
    |icmp_ln75_reg_708                 |   1|   0|    1|          0|
    |indvar_flatten1_fu_80             |   6|   0|    6|          0|
    |k3_fu_88                          |   4|   0|    4|          0|
    |mul_ln46_11_reg_807               |  29|   0|   29|          0|
    |mul_ln46_13_reg_812               |  29|   0|   29|          0|
    |mul_ln46_9_reg_802                |  29|   0|   29|          0|
    |select_ln57_reg_613               |   4|   0|    4|          0|
    |trunc_ln75_reg_618                |   3|   0|    3|          0|
    |trunc_ln_reg_842                  |  16|   0|   16|          0|
    |select_ln57_reg_613               |  64|  32|    4|          0|
    |trunc_ln75_reg_618                |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 567|  64|  446|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|col_inbuf_i_0_address0  |  out|    3|   ap_memory|           col_inbuf_i_0|         array|
|col_inbuf_i_0_ce0       |  out|    1|   ap_memory|           col_inbuf_i_0|         array|
|col_inbuf_i_0_q0        |   in|   16|   ap_memory|           col_inbuf_i_0|         array|
|col_inbuf_i_1_address0  |  out|    3|   ap_memory|           col_inbuf_i_1|         array|
|col_inbuf_i_1_ce0       |  out|    1|   ap_memory|           col_inbuf_i_1|         array|
|col_inbuf_i_1_q0        |   in|   16|   ap_memory|           col_inbuf_i_1|         array|
|col_inbuf_i_2_address0  |  out|    3|   ap_memory|           col_inbuf_i_2|         array|
|col_inbuf_i_2_ce0       |  out|    1|   ap_memory|           col_inbuf_i_2|         array|
|col_inbuf_i_2_q0        |   in|   16|   ap_memory|           col_inbuf_i_2|         array|
|col_inbuf_i_3_address0  |  out|    3|   ap_memory|           col_inbuf_i_3|         array|
|col_inbuf_i_3_ce0       |  out|    1|   ap_memory|           col_inbuf_i_3|         array|
|col_inbuf_i_3_q0        |   in|   16|   ap_memory|           col_inbuf_i_3|         array|
|col_inbuf_i_4_address0  |  out|    3|   ap_memory|           col_inbuf_i_4|         array|
|col_inbuf_i_4_ce0       |  out|    1|   ap_memory|           col_inbuf_i_4|         array|
|col_inbuf_i_4_q0        |   in|   16|   ap_memory|           col_inbuf_i_4|         array|
|col_inbuf_i_5_address0  |  out|    3|   ap_memory|           col_inbuf_i_5|         array|
|col_inbuf_i_5_ce0       |  out|    1|   ap_memory|           col_inbuf_i_5|         array|
|col_inbuf_i_5_q0        |   in|   16|   ap_memory|           col_inbuf_i_5|         array|
|col_inbuf_i_6_address0  |  out|    3|   ap_memory|           col_inbuf_i_6|         array|
|col_inbuf_i_6_ce0       |  out|    1|   ap_memory|           col_inbuf_i_6|         array|
|col_inbuf_i_6_q0        |   in|   16|   ap_memory|           col_inbuf_i_6|         array|
|col_inbuf_i_7_address0  |  out|    3|   ap_memory|           col_inbuf_i_7|         array|
|col_inbuf_i_7_ce0       |  out|    1|   ap_memory|           col_inbuf_i_7|         array|
|col_inbuf_i_7_q0        |   in|   16|   ap_memory|           col_inbuf_i_7|         array|
|col_outbuf_i_address0   |  out|    6|   ap_memory|            col_outbuf_i|         array|
|col_outbuf_i_ce0        |  out|    1|   ap_memory|            col_outbuf_i|         array|
|col_outbuf_i_we0        |  out|    1|   ap_memory|            col_outbuf_i|         array|
|col_outbuf_i_d0         |  out|   16|   ap_memory|            col_outbuf_i|         array|
+------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.66>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 12 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k3 = alloca i32 1"   --->   Operation 13 'alloca' 'k3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %k3"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln0 = br void %dct_1d.exit"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%icmp_ln394 = phi i1 0, void %entry, i1 %icmp_ln39, void %dct_1d.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 18 'phi' 'icmp_ln394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i6 %indvar_flatten1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75]   --->   Operation 19 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i2_load = load i4 %i2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75]   --->   Operation 20 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k3_load = load i4 %k3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57]   --->   Operation 21 'load' 'k3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln75 = add i4 %i2_load, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75]   --->   Operation 22 'add' 'add_ln75' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln57 = select i1 %icmp_ln394, i4 0, i4 %k3_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57]   --->   Operation 23 'select' 'select_ln57' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.02ns)   --->   "%i = select i1 %icmp_ln394, i4 %add_ln75, i4 %i2_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75]   --->   Operation 24 'select' 'i' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75]   --->   Operation 25 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75]   --->   Operation 26 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col_inbuf_i_0_addr = getelementptr i16 %col_inbuf_i_0, i64 0, i64 %zext_ln75" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 27 'getelementptr' 'col_inbuf_i_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%col_inbuf_i_1_addr = getelementptr i16 %col_inbuf_i_1, i64 0, i64 %zext_ln75" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 28 'getelementptr' 'col_inbuf_i_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%col_inbuf_i_2_addr = getelementptr i16 %col_inbuf_i_2, i64 0, i64 %zext_ln75" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 29 'getelementptr' 'col_inbuf_i_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%col_inbuf_i_3_addr = getelementptr i16 %col_inbuf_i_3, i64 0, i64 %zext_ln75" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 30 'getelementptr' 'col_inbuf_i_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_inbuf_i_4_addr = getelementptr i16 %col_inbuf_i_4, i64 0, i64 %zext_ln75" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 31 'getelementptr' 'col_inbuf_i_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%col_inbuf_i_5_addr = getelementptr i16 %col_inbuf_i_5, i64 0, i64 %zext_ln75" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 32 'getelementptr' 'col_inbuf_i_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%col_inbuf_i_6_addr = getelementptr i16 %col_inbuf_i_6, i64 0, i64 %zext_ln75" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 33 'getelementptr' 'col_inbuf_i_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%col_inbuf_i_7_addr = getelementptr i16 %col_inbuf_i_7, i64 0, i64 %zext_ln75" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 34 'getelementptr' 'col_inbuf_i_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%col_inbuf_i_0_load = load i3 %col_inbuf_i_0_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 35 'load' 'col_inbuf_i_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%col_inbuf_i_1_load = load i3 %col_inbuf_i_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 36 'load' 'col_inbuf_i_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%col_inbuf_i_2_load = load i3 %col_inbuf_i_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 37 'load' 'col_inbuf_i_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%col_inbuf_i_3_load = load i3 %col_inbuf_i_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 38 'load' 'col_inbuf_i_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%col_inbuf_i_4_load = load i3 %col_inbuf_i_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 39 'load' 'col_inbuf_i_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%col_inbuf_i_5_load = load i3 %col_inbuf_i_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 40 'load' 'col_inbuf_i_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%col_inbuf_i_6_load = load i3 %col_inbuf_i_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 41 'load' 'col_inbuf_i_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%col_inbuf_i_7_load = load i3 %col_inbuf_i_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 42 'load' 'col_inbuf_i_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %select_ln57" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 43 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_0_addr = getelementptr i14 %dct_1d_dct_coeff_table_0, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 44 'getelementptr' 'dct_1d_dct_coeff_table_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%coeff = load i3 %dct_1d_dct_coeff_table_0_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 45 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_1_addr = getelementptr i15 %dct_1d_dct_coeff_table_1, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 46 'getelementptr' 'dct_1d_dct_coeff_table_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%coeff_8 = load i3 %dct_1d_dct_coeff_table_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 47 'load' 'coeff_8' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_2_addr = getelementptr i15 %dct_1d_dct_coeff_table_2, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 48 'getelementptr' 'dct_1d_dct_coeff_table_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%coeff_9 = load i3 %dct_1d_dct_coeff_table_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 49 'load' 'coeff_9' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_3_addr = getelementptr i15 %dct_1d_dct_coeff_table_3, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 50 'getelementptr' 'dct_1d_dct_coeff_table_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%coeff_10 = load i3 %dct_1d_dct_coeff_table_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 51 'load' 'coeff_10' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_4_addr = getelementptr i15 %dct_1d_dct_coeff_table_4, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 52 'getelementptr' 'dct_1d_dct_coeff_table_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%coeff_11 = load i3 %dct_1d_dct_coeff_table_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 53 'load' 'coeff_11' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_5_addr = getelementptr i15 %dct_1d_dct_coeff_table_5, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 54 'getelementptr' 'dct_1d_dct_coeff_table_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%coeff_12 = load i3 %dct_1d_dct_coeff_table_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 55 'load' 'coeff_12' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_6_addr = getelementptr i15 %dct_1d_dct_coeff_table_6, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 56 'getelementptr' 'dct_1d_dct_coeff_table_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%coeff_13 = load i3 %dct_1d_dct_coeff_table_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 57 'load' 'coeff_13' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_7_addr = getelementptr i15 %dct_1d_dct_coeff_table_7, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 58 'getelementptr' 'dct_1d_dct_coeff_table_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%coeff_14 = load i3 %dct_1d_dct_coeff_table_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 59 'load' 'coeff_14' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 60 [1/1] (1.73ns)   --->   "%k = add i4 %select_ln57, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 60 'add' 'k' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.82ns)   --->   "%add_ln75_1 = add i6 %indvar_flatten1_load, i6 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75]   --->   Operation 61 'add' 'add_ln75_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.73ns)   --->   "%icmp_ln39 = icmp_eq  i4 %k, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 62 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.82ns)   --->   "%icmp_ln75 = icmp_eq  i6 %indvar_flatten1_load, i6 63" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75]   --->   Operation 63 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln39 = store i4 %k, i4 %k3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 64 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln75 = store i4 %i, i4 %i2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75]   --->   Operation 65 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln75 = store i6 %add_ln75_1, i6 %indvar_flatten1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75]   --->   Operation 66 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %dct_1d.exit, void %for.end35.i.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75]   --->   Operation 67 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 68 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_i_0_load = load i3 %col_inbuf_i_0_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 68 'load' 'col_inbuf_i_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_i_1_load = load i3 %col_inbuf_i_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 69 'load' 'col_inbuf_i_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 70 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_i_2_load = load i3 %col_inbuf_i_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 70 'load' 'col_inbuf_i_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 71 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_i_3_load = load i3 %col_inbuf_i_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 71 'load' 'col_inbuf_i_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 72 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_i_4_load = load i3 %col_inbuf_i_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 72 'load' 'col_inbuf_i_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 73 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_i_5_load = load i3 %col_inbuf_i_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 73 'load' 'col_inbuf_i_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 74 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_i_6_load = load i3 %col_inbuf_i_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 74 'load' 'col_inbuf_i_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 75 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_i_7_load = load i3 %col_inbuf_i_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 75 'load' 'col_inbuf_i_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln46_15 = sext i16 %col_inbuf_i_1_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 76 'sext' 'sext_ln46_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln46_17 = sext i16 %col_inbuf_i_3_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 77 'sext' 'sext_ln46_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln46_19 = sext i16 %col_inbuf_i_5_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 78 'sext' 'sext_ln46_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln46_21 = sext i16 %col_inbuf_i_7_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 79 'sext' 'sext_ln46_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff = load i3 %dct_1d_dct_coeff_table_0_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 80 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_2 : Operation 81 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_8 = load i3 %dct_1d_dct_coeff_table_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 81 'load' 'coeff_8' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln46_22 = sext i15 %coeff_8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 82 'sext' 'sext_ln46_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_9 = load i3 %dct_1d_dct_coeff_table_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 83 'load' 'coeff_9' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 84 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_10 = load i3 %dct_1d_dct_coeff_table_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 84 'load' 'coeff_10' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln46_24 = sext i15 %coeff_10" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 85 'sext' 'sext_ln46_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_11 = load i3 %dct_1d_dct_coeff_table_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 86 'load' 'coeff_11' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 87 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_12 = load i3 %dct_1d_dct_coeff_table_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 87 'load' 'coeff_12' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln46_26 = sext i15 %coeff_12" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 88 'sext' 'sext_ln46_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_13 = load i3 %dct_1d_dct_coeff_table_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 89 'load' 'coeff_13' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 90 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_14 = load i3 %dct_1d_dct_coeff_table_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 90 'load' 'coeff_14' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln46_28 = sext i15 %coeff_14" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 91 'sext' 'sext_ln46_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [3/3] (1.05ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i29 %sext_ln46_15, i29 %sext_ln46_22" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 92 'mul' 'mul_ln46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [3/3] (1.05ns) (grouped into DSP with root node add_ln46_11)   --->   "%mul_ln46_8 = mul i29 %sext_ln46_21, i29 %sext_ln46_28" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 93 'mul' 'mul_ln46_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [3/3] (1.05ns) (grouped into DSP with root node add_ln46_8)   --->   "%mul_ln46_12 = mul i29 %sext_ln46_17, i29 %sext_ln46_24" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 94 'mul' 'mul_ln46_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [3/3] (1.05ns) (grouped into DSP with root node add_ln46_10)   --->   "%mul_ln46_14 = mul i29 %sext_ln46_19, i29 %sext_ln46_26" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 95 'mul' 'mul_ln46_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i16 %col_inbuf_i_0_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 96 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln46_16 = sext i16 %col_inbuf_i_2_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 97 'sext' 'sext_ln46_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln46_18 = sext i16 %col_inbuf_i_4_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 98 'sext' 'sext_ln46_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln46_20 = sext i16 %col_inbuf_i_6_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 99 'sext' 'sext_ln46_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i14 %coeff" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 100 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln46_23 = sext i15 %coeff_9" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 101 'sext' 'sext_ln46_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln46_25 = sext i15 %coeff_11" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 102 'sext' 'sext_ln46_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln46_27 = sext i15 %coeff_13" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 103 'sext' 'sext_ln46_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [2/3] (1.05ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i29 %sext_ln46_15, i29 %sext_ln46_22" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 104 'mul' 'mul_ln46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [2/3] (1.05ns) (grouped into DSP with root node add_ln46_11)   --->   "%mul_ln46_8 = mul i29 %sext_ln46_21, i29 %sext_ln46_28" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 105 'mul' 'mul_ln46_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (5.58ns)   --->   "%mul_ln46_9 = mul i29 %sext_ln46, i29 %zext_ln46" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 106 'mul' 'mul_ln46_9' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node add_ln46_12)   --->   "%mul_ln46_10 = mul i29 %sext_ln46_20, i29 %sext_ln46_27" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 107 'mul' 'mul_ln46_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (5.58ns)   --->   "%mul_ln46_11 = mul i29 %sext_ln46_18, i29 %sext_ln46_25" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 108 'mul' 'mul_ln46_11' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [2/3] (1.05ns) (grouped into DSP with root node add_ln46_8)   --->   "%mul_ln46_12 = mul i29 %sext_ln46_17, i29 %sext_ln46_24" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 109 'mul' 'mul_ln46_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (5.58ns)   --->   "%mul_ln46_13 = mul i29 %sext_ln46_16, i29 %sext_ln46_23" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 110 'mul' 'mul_ln46_13' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [2/3] (1.05ns) (grouped into DSP with root node add_ln46_10)   --->   "%mul_ln46_14 = mul i29 %sext_ln46_19, i29 %sext_ln46_26" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 111 'mul' 'mul_ln46_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i29 %sext_ln46_15, i29 %sext_ln46_22" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 112 'mul' 'mul_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_11)   --->   "%mul_ln46_8 = mul i29 %sext_ln46_21, i29 %sext_ln46_28" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 113 'mul' 'mul_ln46_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [2/3] (1.05ns) (grouped into DSP with root node add_ln46_12)   --->   "%mul_ln46_10 = mul i29 %sext_ln46_20, i29 %sext_ln46_27" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 114 'mul' 'mul_ln46_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_8)   --->   "%mul_ln46_12 = mul i29 %sext_ln46_17, i29 %sext_ln46_24" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 115 'mul' 'mul_ln46_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 116 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_10)   --->   "%mul_ln46_14 = mul i29 %sext_ln46_19, i29 %sext_ln46_26" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 116 'mul' 'mul_ln46_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46 = add i29 %mul_ln46_9, i29 %mul_ln46" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 117 'add' 'add_ln46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_8 = add i29 %mul_ln46_13, i29 %mul_ln46_12" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 118 'add' 'add_ln46_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_10 = add i29 %mul_ln46_11, i29 %mul_ln46_14" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 119 'add' 'add_ln46_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_11 = add i29 %mul_ln46_8, i29 4096" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 120 'add' 'add_ln46_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 121 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_12)   --->   "%mul_ln46_10 = mul i29 %sext_ln46_20, i29 %sext_ln46_27" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 121 'mul' 'mul_ln46_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46 = add i29 %mul_ln46_9, i29 %mul_ln46" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 122 'add' 'add_ln46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_8 = add i29 %mul_ln46_13, i29 %mul_ln46_12" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 123 'add' 'add_ln46_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_10 = add i29 %mul_ln46_11, i29 %mul_ln46_14" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 124 'add' 'add_ln46_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_11 = add i29 %mul_ln46_8, i29 4096" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 125 'add' 'add_ln46_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_12 = add i29 %add_ln46_11, i29 %mul_ln46_10" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 126 'add' 'add_ln46_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.56>
ST_6 : Operation 127 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_12 = add i29 %add_ln46_11, i29 %mul_ln46_10" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 127 'add' 'add_ln46_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (2.46ns)   --->   "%add_ln46_13 = add i29 %add_ln46_12, i29 %add_ln46_10" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 128 'add' 'add_ln46_13' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.28>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_9 = add i29 %add_ln46_8, i29 %add_ln46" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 129 'add' 'add_ln46_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln46_14 = add i29 %add_ln46_13, i29 %add_ln46_9" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 130 'add' 'add_ln46_14' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln46_14, i32 13, i32 28" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 131 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 133 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln75, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 134 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i4 %select_ln57" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 135 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.82ns)   --->   "%add_ln46_15 = add i6 %tmp, i6 %zext_ln46_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 136 'add' 'add_ln46_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i6 %add_ln46_15" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 137 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%col_outbuf_i_addr = getelementptr i16 %col_outbuf_i, i64 0, i64 %zext_ln46_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 138 'getelementptr' 'col_outbuf_i_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:40->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 139 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln46 = store i16 %trunc_ln, i6 %col_outbuf_i_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76]   --->   Operation 140 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 141 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_1d_dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1               (alloca           ) [ 010000000]
i2                            (alloca           ) [ 010000000]
k3                            (alloca           ) [ 010000000]
store_ln0                     (store            ) [ 000000000]
store_ln0                     (store            ) [ 000000000]
store_ln0                     (store            ) [ 000000000]
br_ln0                        (br               ) [ 000000000]
icmp_ln394                    (phi              ) [ 010000000]
indvar_flatten1_load          (load             ) [ 000000000]
i2_load                       (load             ) [ 000000000]
k3_load                       (load             ) [ 000000000]
add_ln75                      (add              ) [ 000000000]
select_ln57                   (select           ) [ 011111111]
i                             (select           ) [ 000000000]
trunc_ln75                    (trunc            ) [ 011111111]
zext_ln75                     (zext             ) [ 000000000]
col_inbuf_i_0_addr            (getelementptr    ) [ 011000000]
col_inbuf_i_1_addr            (getelementptr    ) [ 011000000]
col_inbuf_i_2_addr            (getelementptr    ) [ 011000000]
col_inbuf_i_3_addr            (getelementptr    ) [ 011000000]
col_inbuf_i_4_addr            (getelementptr    ) [ 011000000]
col_inbuf_i_5_addr            (getelementptr    ) [ 011000000]
col_inbuf_i_6_addr            (getelementptr    ) [ 011000000]
col_inbuf_i_7_addr            (getelementptr    ) [ 011000000]
zext_ln39                     (zext             ) [ 000000000]
dct_1d_dct_coeff_table_0_addr (getelementptr    ) [ 011000000]
dct_1d_dct_coeff_table_1_addr (getelementptr    ) [ 011000000]
dct_1d_dct_coeff_table_2_addr (getelementptr    ) [ 011000000]
dct_1d_dct_coeff_table_3_addr (getelementptr    ) [ 011000000]
dct_1d_dct_coeff_table_4_addr (getelementptr    ) [ 011000000]
dct_1d_dct_coeff_table_5_addr (getelementptr    ) [ 011000000]
dct_1d_dct_coeff_table_6_addr (getelementptr    ) [ 011000000]
dct_1d_dct_coeff_table_7_addr (getelementptr    ) [ 011000000]
k                             (add              ) [ 000000000]
add_ln75_1                    (add              ) [ 000000000]
icmp_ln39                     (icmp             ) [ 010000000]
icmp_ln75                     (icmp             ) [ 011111111]
store_ln39                    (store            ) [ 000000000]
store_ln75                    (store            ) [ 000000000]
store_ln75                    (store            ) [ 000000000]
br_ln75                       (br               ) [ 010000000]
col_inbuf_i_0_load            (load             ) [ 010100000]
col_inbuf_i_1_load            (load             ) [ 000000000]
col_inbuf_i_2_load            (load             ) [ 010100000]
col_inbuf_i_3_load            (load             ) [ 000000000]
col_inbuf_i_4_load            (load             ) [ 010100000]
col_inbuf_i_5_load            (load             ) [ 000000000]
col_inbuf_i_6_load            (load             ) [ 010100000]
col_inbuf_i_7_load            (load             ) [ 000000000]
sext_ln46_15                  (sext             ) [ 010110000]
sext_ln46_17                  (sext             ) [ 010110000]
sext_ln46_19                  (sext             ) [ 010110000]
sext_ln46_21                  (sext             ) [ 010110000]
coeff                         (load             ) [ 010100000]
coeff_8                       (load             ) [ 000000000]
sext_ln46_22                  (sext             ) [ 010110000]
coeff_9                       (load             ) [ 010100000]
coeff_10                      (load             ) [ 000000000]
sext_ln46_24                  (sext             ) [ 010110000]
coeff_11                      (load             ) [ 010100000]
coeff_12                      (load             ) [ 000000000]
sext_ln46_26                  (sext             ) [ 010110000]
coeff_13                      (load             ) [ 010100000]
coeff_14                      (load             ) [ 000000000]
sext_ln46_28                  (sext             ) [ 010110000]
sext_ln46                     (sext             ) [ 000000000]
sext_ln46_16                  (sext             ) [ 000000000]
sext_ln46_18                  (sext             ) [ 000000000]
sext_ln46_20                  (sext             ) [ 010011000]
zext_ln46                     (zext             ) [ 000000000]
sext_ln46_23                  (sext             ) [ 000000000]
sext_ln46_25                  (sext             ) [ 000000000]
sext_ln46_27                  (sext             ) [ 010011000]
mul_ln46_9                    (mul              ) [ 010011000]
mul_ln46_11                   (mul              ) [ 010011000]
mul_ln46_13                   (mul              ) [ 010011000]
mul_ln46                      (mul              ) [ 010001000]
mul_ln46_8                    (mul              ) [ 010001000]
mul_ln46_12                   (mul              ) [ 010001000]
mul_ln46_14                   (mul              ) [ 010001000]
mul_ln46_10                   (mul              ) [ 010000100]
add_ln46                      (add              ) [ 010000110]
add_ln46_8                    (add              ) [ 010000110]
add_ln46_10                   (add              ) [ 010000100]
add_ln46_11                   (add              ) [ 010000100]
add_ln46_12                   (add              ) [ 000000000]
add_ln46_13                   (add              ) [ 010000010]
add_ln46_9                    (add              ) [ 000000000]
add_ln46_14                   (add              ) [ 000000000]
trunc_ln                      (partselect       ) [ 010000001]
specloopname_ln0              (specloopname     ) [ 000000000]
speclooptripcount_ln0         (speclooptripcount) [ 000000000]
tmp                           (bitconcatenate   ) [ 000000000]
zext_ln46_3                   (zext             ) [ 000000000]
add_ln46_15                   (add              ) [ 000000000]
zext_ln46_4                   (zext             ) [ 000000000]
col_outbuf_i_addr             (getelementptr    ) [ 000000000]
specpipeline_ln40             (specpipeline     ) [ 000000000]
store_ln46                    (store            ) [ 000000000]
ret_ln0                       (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf_i_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_inbuf_i_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_inbuf_i_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_inbuf_i_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_inbuf_i_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_inbuf_i_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_inbuf_i_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col_inbuf_i_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_i_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="col_outbuf_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_1d_dct_coeff_table_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_1d_dct_coeff_table_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_1d_dct_coeff_table_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_1d_dct_coeff_table_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_1d_dct_coeff_table_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_1d_dct_coeff_table_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_1d_dct_coeff_table_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_1d_dct_coeff_table_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_DCT_Loop_DCT_Outer_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="k3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="col_inbuf_i_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_0_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="col_inbuf_i_1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_1_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="col_inbuf_i_2_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_2_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="col_inbuf_i_3_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_3_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="col_inbuf_i_4_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_4_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="col_inbuf_i_5_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_5_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="col_inbuf_i_6_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_6_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="col_inbuf_i_7_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_i_7_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_i_0_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_i_1_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_i_2_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_i_3_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_i_4_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_i_5_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_i_6_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_i_7_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="dct_1d_dct_coeff_table_0_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_dct_coeff_table_0_addr/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="dct_1d_dct_coeff_table_1_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="15" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_dct_coeff_table_1_addr/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_8/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="dct_1d_dct_coeff_table_2_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_dct_coeff_table_2_addr/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_9/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="dct_1d_dct_coeff_table_3_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="15" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_dct_coeff_table_3_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_10/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="dct_1d_dct_coeff_table_4_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_dct_coeff_table_4_addr/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_11/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="dct_1d_dct_coeff_table_5_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="15" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_dct_coeff_table_5_addr/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_12/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="dct_1d_dct_coeff_table_6_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="15" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_dct_coeff_table_6_addr/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_13/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="dct_1d_dct_coeff_table_7_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="15" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="0"/>
<pin id="291" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_dct_coeff_table_7_addr/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_14/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="col_outbuf_i_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_i_addr/8 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln46_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="1"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/8 "/>
</bind>
</comp>

<comp id="313" class="1005" name="icmp_ln394_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln394 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln394_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln394/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln0_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln0_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln0_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="6" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="indvar_flatten1_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1_load/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="i2_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="k3_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k3_load/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln75_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln57_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="0" index="2" bw="4" slack="0"/>
<pin id="357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="i_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln75_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln75_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln39_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="k_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln75_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln39_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="4" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln75_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="0" index="1" bw="6" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln39_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="4" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln75_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln75_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="0" index="1" bw="6" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln46_15_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_15/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln46_17_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_17/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln46_19_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_19/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln46_21_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_21/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln46_22_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="0"/>
<pin id="454" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_22/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln46_24_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="15" slack="0"/>
<pin id="458" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_24/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln46_26_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="15" slack="0"/>
<pin id="462" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_26/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln46_28_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="0"/>
<pin id="466" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_28/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln46_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="1"/>
<pin id="470" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln46_16_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="1"/>
<pin id="473" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_16/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln46_18_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="1"/>
<pin id="476" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_18/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln46_20_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="1"/>
<pin id="479" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_20/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln46_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="14" slack="1"/>
<pin id="482" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln46_23_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="15" slack="1"/>
<pin id="485" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_23/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln46_25_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="15" slack="1"/>
<pin id="488" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_25/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln46_27_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="15" slack="1"/>
<pin id="491" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_27/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="mul_ln46_9_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="0" index="1" bw="14" slack="0"/>
<pin id="495" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_9/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="mul_ln46_11_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="15" slack="0"/>
<pin id="501" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_11/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="mul_ln46_13_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="0" index="1" bw="15" slack="0"/>
<pin id="507" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_13/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln46_13_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="29" slack="0"/>
<pin id="512" dir="0" index="1" bw="29" slack="1"/>
<pin id="513" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_13/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln46_9_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="29" slack="2"/>
<pin id="516" dir="0" index="1" bw="29" slack="2"/>
<pin id="517" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_9/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln46_14_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="29" slack="1"/>
<pin id="520" dir="0" index="1" bw="29" slack="0"/>
<pin id="521" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_14/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="29" slack="0"/>
<pin id="526" dir="0" index="2" bw="5" slack="0"/>
<pin id="527" dir="0" index="3" bw="6" slack="0"/>
<pin id="528" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="0"/>
<pin id="535" dir="0" index="1" bw="3" slack="7"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln46_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="7"/>
<pin id="542" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln46_15_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="0" index="1" bw="4" slack="0"/>
<pin id="546" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_15/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln46_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/8 "/>
</bind>
</comp>

<comp id="554" class="1007" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="15" slack="0"/>
<pin id="557" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="558" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln46/2 add_ln46/4 "/>
</bind>
</comp>

<comp id="561" class="1007" name="grp_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="0" index="1" bw="15" slack="0"/>
<pin id="564" dir="0" index="2" bw="13" slack="0"/>
<pin id="565" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln46_8/2 add_ln46_11/4 "/>
</bind>
</comp>

<comp id="569" class="1007" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="0"/>
<pin id="571" dir="0" index="1" bw="15" slack="0"/>
<pin id="572" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="573" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln46_12/2 add_ln46_8/4 "/>
</bind>
</comp>

<comp id="576" class="1007" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="0" index="1" bw="15" slack="0"/>
<pin id="579" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="580" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln46_14/2 add_ln46_10/4 "/>
</bind>
</comp>

<comp id="583" class="1007" name="grp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="0" index="1" bw="15" slack="0"/>
<pin id="586" dir="0" index="2" bw="29" slack="0"/>
<pin id="587" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln46_10/3 add_ln46_12/5 "/>
</bind>
</comp>

<comp id="592" class="1005" name="indvar_flatten1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="0"/>
<pin id="594" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="i2_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="k3_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="0"/>
<pin id="608" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k3 "/>
</bind>
</comp>

<comp id="613" class="1005" name="select_ln57_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="7"/>
<pin id="615" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="618" class="1005" name="trunc_ln75_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="7"/>
<pin id="620" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln75 "/>
</bind>
</comp>

<comp id="623" class="1005" name="col_inbuf_i_0_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="3" slack="1"/>
<pin id="625" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_0_addr "/>
</bind>
</comp>

<comp id="628" class="1005" name="col_inbuf_i_1_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="1"/>
<pin id="630" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_1_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="col_inbuf_i_2_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="1"/>
<pin id="635" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_2_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="col_inbuf_i_3_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="1"/>
<pin id="640" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_3_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="col_inbuf_i_4_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="3" slack="1"/>
<pin id="645" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_4_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="col_inbuf_i_5_addr_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="1"/>
<pin id="650" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_5_addr "/>
</bind>
</comp>

<comp id="653" class="1005" name="col_inbuf_i_6_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="1"/>
<pin id="655" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_6_addr "/>
</bind>
</comp>

<comp id="658" class="1005" name="col_inbuf_i_7_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="1"/>
<pin id="660" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_7_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="dct_1d_dct_coeff_table_0_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="1"/>
<pin id="665" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_dct_coeff_table_0_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="dct_1d_dct_coeff_table_1_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="1"/>
<pin id="670" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_dct_coeff_table_1_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="dct_1d_dct_coeff_table_2_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="1"/>
<pin id="675" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_dct_coeff_table_2_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="dct_1d_dct_coeff_table_3_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="1"/>
<pin id="680" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_dct_coeff_table_3_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="dct_1d_dct_coeff_table_4_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="1"/>
<pin id="685" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_dct_coeff_table_4_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="dct_1d_dct_coeff_table_5_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="1"/>
<pin id="690" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_dct_coeff_table_5_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="dct_1d_dct_coeff_table_6_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="1"/>
<pin id="695" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_dct_coeff_table_6_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="dct_1d_dct_coeff_table_7_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="1"/>
<pin id="700" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_dct_coeff_table_7_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="icmp_ln39_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln75_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="712" class="1005" name="col_inbuf_i_0_load_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="1"/>
<pin id="714" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_0_load "/>
</bind>
</comp>

<comp id="717" class="1005" name="col_inbuf_i_2_load_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="1"/>
<pin id="719" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_2_load "/>
</bind>
</comp>

<comp id="722" class="1005" name="col_inbuf_i_4_load_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="1"/>
<pin id="724" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_4_load "/>
</bind>
</comp>

<comp id="727" class="1005" name="col_inbuf_i_6_load_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="1"/>
<pin id="729" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_i_6_load "/>
</bind>
</comp>

<comp id="732" class="1005" name="sext_ln46_15_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="29" slack="1"/>
<pin id="734" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_15 "/>
</bind>
</comp>

<comp id="737" class="1005" name="sext_ln46_17_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="29" slack="1"/>
<pin id="739" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_17 "/>
</bind>
</comp>

<comp id="742" class="1005" name="sext_ln46_19_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="29" slack="1"/>
<pin id="744" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_19 "/>
</bind>
</comp>

<comp id="747" class="1005" name="sext_ln46_21_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="29" slack="1"/>
<pin id="749" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_21 "/>
</bind>
</comp>

<comp id="752" class="1005" name="coeff_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="14" slack="1"/>
<pin id="754" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="coeff "/>
</bind>
</comp>

<comp id="757" class="1005" name="sext_ln46_22_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="29" slack="1"/>
<pin id="759" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_22 "/>
</bind>
</comp>

<comp id="762" class="1005" name="coeff_9_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="15" slack="1"/>
<pin id="764" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coeff_9 "/>
</bind>
</comp>

<comp id="767" class="1005" name="sext_ln46_24_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="29" slack="1"/>
<pin id="769" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_24 "/>
</bind>
</comp>

<comp id="772" class="1005" name="coeff_11_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="15" slack="1"/>
<pin id="774" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coeff_11 "/>
</bind>
</comp>

<comp id="777" class="1005" name="sext_ln46_26_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="29" slack="1"/>
<pin id="779" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_26 "/>
</bind>
</comp>

<comp id="782" class="1005" name="coeff_13_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="15" slack="1"/>
<pin id="784" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coeff_13 "/>
</bind>
</comp>

<comp id="787" class="1005" name="sext_ln46_28_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="29" slack="1"/>
<pin id="789" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_28 "/>
</bind>
</comp>

<comp id="792" class="1005" name="sext_ln46_20_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="29" slack="1"/>
<pin id="794" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_20 "/>
</bind>
</comp>

<comp id="797" class="1005" name="sext_ln46_27_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="29" slack="1"/>
<pin id="799" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_27 "/>
</bind>
</comp>

<comp id="802" class="1005" name="mul_ln46_9_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="29" slack="1"/>
<pin id="804" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_9 "/>
</bind>
</comp>

<comp id="807" class="1005" name="mul_ln46_11_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="29" slack="1"/>
<pin id="809" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_11 "/>
</bind>
</comp>

<comp id="812" class="1005" name="mul_ln46_13_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="29" slack="1"/>
<pin id="814" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_13 "/>
</bind>
</comp>

<comp id="817" class="1005" name="add_ln46_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="29" slack="2"/>
<pin id="819" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="822" class="1005" name="add_ln46_8_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="29" slack="2"/>
<pin id="824" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln46_8 "/>
</bind>
</comp>

<comp id="827" class="1005" name="add_ln46_10_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="29" slack="1"/>
<pin id="829" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_10 "/>
</bind>
</comp>

<comp id="832" class="1005" name="add_ln46_11_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="29" slack="1"/>
<pin id="834" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_11 "/>
</bind>
</comp>

<comp id="837" class="1005" name="add_ln46_13_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="29" slack="1"/>
<pin id="839" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_13 "/>
</bind>
</comp>

<comp id="842" class="1005" name="trunc_ln_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="1"/>
<pin id="844" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="92" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="99" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="106" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="113" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="120" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="127" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="134" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="141" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="44" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="316" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="344" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="316" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="347" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="341" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="361" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="384"><net_src comp="373" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="388"><net_src comp="353" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="396"><net_src comp="385" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="401"><net_src comp="353" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="338" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="397" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="338" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="397" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="361" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="403" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="154" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="166" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="178" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="190" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="216" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="242" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="268" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="294" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="496"><net_src comp="468" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="480" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="474" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="486" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="471" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="483" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="522"><net_src comp="514" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="54" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="56" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="58" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="538"><net_src comp="68" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="70" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="547"><net_src comp="533" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="559"><net_src comp="436" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="452" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="448" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="464" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="52" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="574"><net_src comp="440" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="456" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="444" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="460" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="477" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="489" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="561" pin="3"/><net_sink comp="583" pin=2"/></net>

<net id="591"><net_src comp="583" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="595"><net_src comp="80" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="602"><net_src comp="84" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="609"><net_src comp="88" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="616"><net_src comp="353" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="621"><net_src comp="369" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="626"><net_src comp="92" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="631"><net_src comp="99" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="636"><net_src comp="106" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="641"><net_src comp="113" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="646"><net_src comp="120" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="651"><net_src comp="127" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="656"><net_src comp="134" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="661"><net_src comp="141" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="666"><net_src comp="196" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="671"><net_src comp="209" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="676"><net_src comp="222" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="681"><net_src comp="235" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="686"><net_src comp="248" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="691"><net_src comp="261" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="696"><net_src comp="274" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="701"><net_src comp="287" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="706"><net_src comp="409" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="711"><net_src comp="415" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="148" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="720"><net_src comp="160" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="725"><net_src comp="172" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="730"><net_src comp="184" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="735"><net_src comp="436" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="740"><net_src comp="440" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="745"><net_src comp="444" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="750"><net_src comp="448" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="755"><net_src comp="203" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="760"><net_src comp="452" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="765"><net_src comp="229" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="770"><net_src comp="456" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="775"><net_src comp="255" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="780"><net_src comp="460" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="785"><net_src comp="281" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="790"><net_src comp="464" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="795"><net_src comp="477" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="800"><net_src comp="489" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="805"><net_src comp="492" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="810"><net_src comp="498" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="815"><net_src comp="504" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="820"><net_src comp="554" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="825"><net_src comp="569" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="830"><net_src comp="576" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="835"><net_src comp="561" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="840"><net_src comp="510" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="845"><net_src comp="523" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="307" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_outbuf_i | {8 }
	Port: dct_1d_dct_coeff_table_0 | {}
	Port: dct_1d_dct_coeff_table_1 | {}
	Port: dct_1d_dct_coeff_table_2 | {}
	Port: dct_1d_dct_coeff_table_3 | {}
	Port: dct_1d_dct_coeff_table_4 | {}
	Port: dct_1d_dct_coeff_table_5 | {}
	Port: dct_1d_dct_coeff_table_6 | {}
	Port: dct_1d_dct_coeff_table_7 | {}
 - Input state : 
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_i_0 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_i_1 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_i_2 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_i_3 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_i_4 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_i_5 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_i_6 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_i_7 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_dct_coeff_table_0 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_dct_coeff_table_1 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_dct_coeff_table_2 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_dct_coeff_table_3 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_dct_coeff_table_4 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_dct_coeff_table_5 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_dct_coeff_table_6 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_dct_coeff_table_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln394 : 1
		indvar_flatten1_load : 1
		i2_load : 1
		k3_load : 1
		add_ln75 : 2
		select_ln57 : 2
		i : 3
		trunc_ln75 : 4
		zext_ln75 : 4
		col_inbuf_i_0_addr : 5
		col_inbuf_i_1_addr : 5
		col_inbuf_i_2_addr : 5
		col_inbuf_i_3_addr : 5
		col_inbuf_i_4_addr : 5
		col_inbuf_i_5_addr : 5
		col_inbuf_i_6_addr : 5
		col_inbuf_i_7_addr : 5
		col_inbuf_i_0_load : 6
		col_inbuf_i_1_load : 6
		col_inbuf_i_2_load : 6
		col_inbuf_i_3_load : 6
		col_inbuf_i_4_load : 6
		col_inbuf_i_5_load : 6
		col_inbuf_i_6_load : 6
		col_inbuf_i_7_load : 6
		zext_ln39 : 3
		dct_1d_dct_coeff_table_0_addr : 4
		coeff : 5
		dct_1d_dct_coeff_table_1_addr : 4
		coeff_8 : 5
		dct_1d_dct_coeff_table_2_addr : 4
		coeff_9 : 5
		dct_1d_dct_coeff_table_3_addr : 4
		coeff_10 : 5
		dct_1d_dct_coeff_table_4_addr : 4
		coeff_11 : 5
		dct_1d_dct_coeff_table_5_addr : 4
		coeff_12 : 5
		dct_1d_dct_coeff_table_6_addr : 4
		coeff_13 : 5
		dct_1d_dct_coeff_table_7_addr : 4
		coeff_14 : 5
		k : 3
		add_ln75_1 : 2
		icmp_ln39 : 4
		icmp_ln75 : 2
		store_ln39 : 4
		store_ln75 : 4
		store_ln75 : 3
		br_ln75 : 3
	State 2
		sext_ln46_15 : 1
		sext_ln46_17 : 1
		sext_ln46_19 : 1
		sext_ln46_21 : 1
		sext_ln46_22 : 1
		sext_ln46_24 : 1
		sext_ln46_26 : 1
		sext_ln46_28 : 1
		mul_ln46 : 2
		mul_ln46_8 : 2
		mul_ln46_12 : 2
		mul_ln46_14 : 2
	State 3
		mul_ln46_9 : 1
		mul_ln46_10 : 1
		mul_ln46_11 : 1
		mul_ln46_13 : 1
	State 4
		add_ln46 : 1
		add_ln46_8 : 1
		add_ln46_10 : 1
		add_ln46_11 : 1
	State 5
		add_ln46_12 : 1
	State 6
		add_ln46_13 : 1
	State 7
		add_ln46_14 : 1
		trunc_ln : 2
	State 8
		add_ln46_15 : 1
		zext_ln46_4 : 2
		col_outbuf_i_addr : 3
		store_ln46 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln75_fu_347   |    0    |    0    |    13   |
|          |       k_fu_397      |    0    |    0    |    13   |
|          |  add_ln75_1_fu_403  |    0    |    0    |    14   |
|    add   |  add_ln46_13_fu_510 |    0    |    0    |    36   |
|          |  add_ln46_9_fu_514  |    0    |    0    |    29   |
|          |  add_ln46_14_fu_518 |    0    |    0    |    29   |
|          |  add_ln46_15_fu_543 |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln39_fu_409  |    0    |    0    |    13   |
|          |   icmp_ln75_fu_415  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|          |  mul_ln46_9_fu_492  |    1    |    0    |    6    |
|    mul   |  mul_ln46_11_fu_498 |    1    |    0    |    6    |
|          |  mul_ln46_13_fu_504 |    1    |    0    |    6    |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln57_fu_353 |    0    |    0    |    4    |
|          |       i_fu_361      |    0    |    0    |    4    |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_554     |    1    |    0    |    0    |
|          |      grp_fu_561     |    1    |    0    |    0    |
|  muladd  |      grp_fu_569     |    1    |    0    |    0    |
|          |      grp_fu_576     |    1    |    0    |    0    |
|          |      grp_fu_583     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln75_fu_369  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln75_fu_373  |    0    |    0    |    0    |
|          |   zext_ln39_fu_385  |    0    |    0    |    0    |
|   zext   |   zext_ln46_fu_480  |    0    |    0    |    0    |
|          |  zext_ln46_3_fu_540 |    0    |    0    |    0    |
|          |  zext_ln46_4_fu_549 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | sext_ln46_15_fu_436 |    0    |    0    |    0    |
|          | sext_ln46_17_fu_440 |    0    |    0    |    0    |
|          | sext_ln46_19_fu_444 |    0    |    0    |    0    |
|          | sext_ln46_21_fu_448 |    0    |    0    |    0    |
|          | sext_ln46_22_fu_452 |    0    |    0    |    0    |
|          | sext_ln46_24_fu_456 |    0    |    0    |    0    |
|          | sext_ln46_26_fu_460 |    0    |    0    |    0    |
|   sext   | sext_ln46_28_fu_464 |    0    |    0    |    0    |
|          |   sext_ln46_fu_468  |    0    |    0    |    0    |
|          | sext_ln46_16_fu_471 |    0    |    0    |    0    |
|          | sext_ln46_18_fu_474 |    0    |    0    |    0    |
|          | sext_ln46_20_fu_477 |    0    |    0    |    0    |
|          | sext_ln46_23_fu_483 |    0    |    0    |    0    |
|          | sext_ln46_25_fu_486 |    0    |    0    |    0    |
|          | sext_ln46_27_fu_489 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln_fu_523   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_533     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    8    |    0    |   201   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|         add_ln46_10_reg_827         |   29   |
|         add_ln46_11_reg_832         |   29   |
|         add_ln46_13_reg_837         |   29   |
|          add_ln46_8_reg_822         |   29   |
|           add_ln46_reg_817          |   29   |
|           coeff_11_reg_772          |   15   |
|           coeff_13_reg_782          |   15   |
|           coeff_9_reg_762           |   15   |
|            coeff_reg_752            |   14   |
|      col_inbuf_i_0_addr_reg_623     |    3   |
|      col_inbuf_i_0_load_reg_712     |   16   |
|      col_inbuf_i_1_addr_reg_628     |    3   |
|      col_inbuf_i_2_addr_reg_633     |    3   |
|      col_inbuf_i_2_load_reg_717     |   16   |
|      col_inbuf_i_3_addr_reg_638     |    3   |
|      col_inbuf_i_4_addr_reg_643     |    3   |
|      col_inbuf_i_4_load_reg_722     |   16   |
|      col_inbuf_i_5_addr_reg_648     |    3   |
|      col_inbuf_i_6_addr_reg_653     |    3   |
|      col_inbuf_i_6_load_reg_727     |   16   |
|      col_inbuf_i_7_addr_reg_658     |    3   |
|dct_1d_dct_coeff_table_0_addr_reg_663|    3   |
|dct_1d_dct_coeff_table_1_addr_reg_668|    3   |
|dct_1d_dct_coeff_table_2_addr_reg_673|    3   |
|dct_1d_dct_coeff_table_3_addr_reg_678|    3   |
|dct_1d_dct_coeff_table_4_addr_reg_683|    3   |
|dct_1d_dct_coeff_table_5_addr_reg_688|    3   |
|dct_1d_dct_coeff_table_6_addr_reg_693|    3   |
|dct_1d_dct_coeff_table_7_addr_reg_698|    3   |
|              i2_reg_599             |    4   |
|          icmp_ln394_reg_313         |    1   |
|          icmp_ln39_reg_703          |    1   |
|          icmp_ln75_reg_708          |    1   |
|       indvar_flatten1_reg_592       |    6   |
|              k3_reg_606             |    4   |
|         mul_ln46_11_reg_807         |   29   |
|         mul_ln46_13_reg_812         |   29   |
|          mul_ln46_9_reg_802         |   29   |
|         select_ln57_reg_613         |    4   |
|         sext_ln46_15_reg_732        |   29   |
|         sext_ln46_17_reg_737        |   29   |
|         sext_ln46_19_reg_742        |   29   |
|         sext_ln46_20_reg_792        |   29   |
|         sext_ln46_21_reg_747        |   29   |
|         sext_ln46_22_reg_757        |   29   |
|         sext_ln46_24_reg_767        |   29   |
|         sext_ln46_26_reg_777        |   29   |
|         sext_ln46_27_reg_797        |   29   |
|         sext_ln46_28_reg_787        |   29   |
|          trunc_ln75_reg_618         |    3   |
|           trunc_ln_reg_842          |   16   |
+-------------------------------------+--------+
|                Total                |   733  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_148 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_154 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_160 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_166 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_172 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_178 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_184 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_190 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_203 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_216 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_229 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_242 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_255 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_268 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_281 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_294 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_554    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_554    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|     grp_fu_561    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_561    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|     grp_fu_569    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_569    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|     grp_fu_576    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_576    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|     grp_fu_583    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_583    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   470  || 41.7652 ||    0    ||   254   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   201  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   41   |    0   |   254  |
|  Register |    -   |    -   |   733  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   41   |   733  |   455  |
+-----------+--------+--------+--------+--------+
