{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@106:116@HdlStmAssign", "\t //vgpr_source2_data_i <= vgpr_source2_data;\n\t //vgpr_source1_data_i <= vgpr_source1_data;\n      end\n   end\n   assign sgpr_source2_data_i = sgpr_source2_data;\n   assign sgpr_source1_data_i = sgpr_source1_data;\n   assign vgpr_source2_data_i = vgpr_source2_data;\n   assign vgpr_source1_data_i = vgpr_source1_data;\n   \n   \n   //flops_issue_lsu\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@108:118", "      end\n   end\n   assign sgpr_source2_data_i = sgpr_source2_data;\n   assign sgpr_source1_data_i = sgpr_source1_data;\n   assign vgpr_source2_data_i = vgpr_source2_data;\n   assign vgpr_source1_data_i = vgpr_source1_data;\n   \n   \n   //flops_issue_lsu\n   wire router_lsu_select;\n   wire [5:0] rd_wfid;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@107:117", "\t //vgpr_source1_data_i <= vgpr_source1_data;\n      end\n   end\n   assign sgpr_source2_data_i = sgpr_source2_data;\n   assign sgpr_source1_data_i = sgpr_source1_data;\n   assign vgpr_source2_data_i = vgpr_source2_data;\n   assign vgpr_source1_data_i = vgpr_source1_data;\n   \n   \n   //flops_issue_lsu\n   wire router_lsu_select;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@105:115", "\t //sgpr_source1_data_i <= sgpr_source1_data;\n\t //vgpr_source2_data_i <= vgpr_source2_data;\n\t //vgpr_source1_data_i <= vgpr_source1_data;\n      end\n   end\n   assign sgpr_source2_data_i = sgpr_source2_data;\n   assign sgpr_source1_data_i = sgpr_source1_data;\n   assign vgpr_source2_data_i = vgpr_source2_data;\n   assign vgpr_source1_data_i = vgpr_source1_data;\n   \n   \n"]], "Diff Content": {"Delete": [[111, "   assign sgpr_source1_data_i = sgpr_source1_data;\n"]], "Add": []}}