// Seed: 1931205194
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1[1] = id_0;
  wire id_2, id_3;
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_3[1] = 1;
endmodule
