{
    "id": "1493495139",
    "title": "Applications of Hierarchical Verification in Model Checking",
    "venue": "formal methods in computer aided design",
    "year": 2001,
    "authors": [
        {
            "name": "Robert Beers",
            "id": "2232084466",
            "org": "Intel Corporation"
        },
        {
            "name": "Rajnish Ghughal",
            "id": "2292623375",
            "org": "Intel Corporation"
        },
        {
            "name": "Mark D. Aagaard",
            "id": "2304720301",
            "org": "Intel Corporation"
        }
    ],
    "fields_of_study": [
        "High-level synthesis",
        "Formal verification",
        "Theoretical computer science",
        "Circuit design",
        "Discrete mathematics",
        "Computer science",
        "Linear logic",
        "Model checking",
        "Linear temporal logic",
        "Automated theorem proving"
    ],
    "references": [
        "1491438721",
        "1567989650",
        "1603418281",
        "1608219313",
        "1774916044",
        "1776215724",
        "1797813716",
        "1934511824",
        "2074534311",
        "2080593426",
        "2101591864",
        "2130308292",
        "2137467159",
        "2159220860",
        "2340735175"
    ]
}