// Seed: 2378478771
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input wor id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    output wand id_7,
    input wand id_8,
    output supply1 id_9,
    output tri0 id_10
);
  wire id_12;
  id_13(
      .id_0(1), .id_1(1), .id_2(1)
  );
  wire id_14;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri id_10,
    input tri0 id_11,
    output supply1 id_12,
    input tri0 id_13,
    output supply0 id_14,
    output supply1 id_15,
    input wor id_16
);
  wire id_18;
  xor (id_5, id_2, id_11, id_16, id_18, id_4, id_8, id_9, id_7, id_6, id_13);
  module_0(
      id_4, id_15, id_6, id_2, id_2, id_13, id_4, id_10, id_11, id_10, id_5
  );
endmodule
