\hypertarget{control_unit_8h_source}{}\doxysection{control\+Unit.\+h}

\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{preprocessor}{\#ifndef CONTROLUNIT\_H}}
\DoxyCodeLine{2 \textcolor{preprocessor}{\#define CONTROLUNIT\_H}}
\DoxyCodeLine{3 }
\DoxyCodeLine{4 \textcolor{preprocessor}{\#include "{}dataMemory.h"{}}}
\DoxyCodeLine{5 \textcolor{preprocessor}{\#include "{}instructionMemory.h"{}}}
\DoxyCodeLine{6 \textcolor{preprocessor}{\#include "{}register.h"{}}}
\DoxyCodeLine{7 \textcolor{preprocessor}{\#include "{}riscvInstruction.h"{}}}
\DoxyCodeLine{8 }
\DoxyCodeLine{9 \textcolor{keyword}{namespace }riscv\_emulator \{}
\DoxyCodeLine{10 }
\DoxyCodeLine{22 \textcolor{keyword}{class }\mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{ControlUnit}} \{}
\DoxyCodeLine{23     \textcolor{keyword}{private}:}
\DoxyCodeLine{30         \textcolor{keywordtype}{int} get\_opcode\_extend(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{36         \textcolor{keywordtype}{int} get\_rd(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{42         \textcolor{keywordtype}{int} get\_rs1(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{43 }
\DoxyCodeLine{44 }
\DoxyCodeLine{45         \textcolor{comment}{// Begin functions for overall instructions.}}
\DoxyCodeLine{51 \textcolor{comment}{}        \textcolor{keywordtype}{void} u\_lui(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{55         \textcolor{keywordtype}{void} i\_addi(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{56 }
\DoxyCodeLine{57     \textcolor{keyword}{public}:}
\DoxyCodeLine{61         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_a6ebe6090821473bb5dc5db224f89c6a0}{increment\_pc}}();}
\DoxyCodeLine{68         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_ad9eb3588a84a01c8e5a3edc804036eb0}{increment\_bool}}(\textcolor{keywordtype}{bool} bool\_to\_increment[REGISTER\_BITS]);}
\DoxyCodeLine{74        \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_aa2b9ec244bb6a3b0eeea3102f98a1b57}{add\_to\_bool}}(\textcolor{keywordtype}{bool} bool\_to\_add[REGISTER\_BITS], \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} immediate);}
\DoxyCodeLine{75         \textcolor{comment}{// the control unit has pointers to all these so it can access them directly}}
\DoxyCodeLine{76         \mbox{\hyperlink{classriscv__emulator_1_1_data_memory}{DataMemory}} *ctrlDataMem = \textcolor{keyword}{nullptr};}
\DoxyCodeLine{77         \mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}} *ctrlPC = \textcolor{keyword}{nullptr};}
\DoxyCodeLine{78         \mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}} *ctrlRegisters[32];}
\DoxyCodeLine{79         \textcolor{comment}{// the control unit doesn't need to access the instruction memory since it won't be messing with instructions, only with the program counter}}
\DoxyCodeLine{80         }
\DoxyCodeLine{88         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_ab0ad7748b0c86b046aea42526d31eb6f}{execute\_instruction}}(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} ctrlInstruction);}
\DoxyCodeLine{89 }
\DoxyCodeLine{90         \mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{ControlUnit}}();}
\DoxyCodeLine{91         \mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{\string~ControlUnit}}();}
\DoxyCodeLine{92 \};}
\DoxyCodeLine{93 }
\DoxyCodeLine{94 \} \textcolor{comment}{// namespace riscv\_emulator}}
\DoxyCodeLine{95 }
\DoxyCodeLine{96 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
