INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/ELock/ELock.srcs/sources_1/new/displayDigits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displayDigits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/ELock/ELock.srcs/sources_1/new/displaySingle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displaySingle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/ELock/ELock.srcs/sources_1/new/enterPw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enterPw
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/ELock/ELock.srcs/sources_1/new/keyNormalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyNormalize
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/ELock/ELock.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/ELock/ELock.srcs/sources_1/new/stateLight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateLight
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/ELock/ELock.srcs/sim_1/new/test0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test0
