INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alexy/Desktop/RISCV/RISCV.srcs/sources_1/new/IF_STAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_STAGE
