LISTING FOR LOGIC DESCRIPTION FILE: AsyncFSM-cupl.pld                Page 1

PLD: Universal Compiler for Programmable Logic
Version 4.0 Serial# MW-67999999
Copyright (c) 2002, Altium Limited
Created Thu Mar 01 00:04:13 2007

  1:Name      AsyncFSM-cupl;
  2:Partno    lock;
  3:Date      28th February 2007;
  4:Revision  002;
  5:Designer  Sam Black, Sam Burras, Ben Francis;
  6:Company   University of Birmingham;
  7:Assembly  1;
  8:Location  Earth;
  9:Device    P18CV8;
 10:Format    JEDEC;
 11:
 12:/**********************************************************************/
 13:/* This design uses a PEEL18CV8 in order to implement a 8 bit lock    */
 14:/*                                                                    */
 15:/* Device pin Layout         ___________                              */
 16:/*                      dMk |1   \/   20| Vcc (power supply)          */
 17:/*                       k0 |2        19| QMk                         */
 18:/*                       k1 |3        18| QA.INT                      */
 19:/*                       k2 |4        17| QB.INT                      */
 20:/*                       k3 |5        16| QC.INT                      */
 21:/*                       k4 |6        15| unused                      */
 22:/*                       k5 |7        14| Z                           */
 23:/*                       k6 |8        13| unused                      */
 24:/*                       k7 |9        12| Reset                       */
 25:/*                      GND |10       11| Door reset                  */
 26:/*                          |___________|                             */
 27:/*                                                                    */
 28:/**********************************************************************/
 29:
 30:
 31:/* Pin Assignments */
 32:/* Inputs */
 33://;
 34:Pin 2 = k0;
 35:Pin 3 = k1;
 36:Pin 4 = k2;
 37:Pin 5 = k3;
 38:Pin 6 = k4;
 39:Pin 7 = k5;
 40:Pin 8 = k6;
 41:Pin 9 = k7;
 42:Pin 11 = DR;
 43:Pin 12 = reset;
 44:
 45:/* Ouputs */
 46:Pin 14 = Z;
 47:Pin 16 = QC;
 48:Pin 17 = QB;
 49:Pin 18 = QA;
 50://;
 51:
 52:/* Boolean algebra */
 53:

LISTING FOR LOGIC DESCRIPTION FILE: AsyncFSM-cupl.pld                Page 2

PLD: Universal Compiler for Programmable Logic
Version 4.0 Serial# MW-67999999
Copyright (c) 2002, Altium Limited
Created Thu Mar 01 00:04:13 2007

 54:QMk = !k0 # !k1 # !k2 # !k3 # !k4 # !k5 # !k6 # !k7;
 55:
 56:QA = QB.INT & !reset & !QC.INT & QA.INT & k0 & k1 & k2 & k3 & k4 & k6 & k7
 57:       # QB.INT & !reset & !QC.INT & QA.INT & QMk
 58:       # QB.INT & !reset & !QC.INT & !QA.INT & k0 & k1 & k2 & k3 & k4 & k5 & k6 & !k7
 59:       # QB.INT & !reset & QC.INT & QA.INT;
 60:
 61:QB = !QA.INT & QB.INT & !QC.INT & k0 & k1 & k2 & k4 & k6 & k7 & !reset
 62:       # QA.INT & QB.INT & !QC.INT & k0 & k1 & k2 & k4 & k6 & k3 & k7 & !reset
 63:       # !QA.INT & QB.INT & !QC.INT & k0 & k1 & k2 & k4 & k6 & k3 & !k5 & k7 & !reset
 64:       # QA.INT & QB.INT & !QC.INT & k0 & k1 & k2 & k4 & k6 & k3 & k5 & !k7 & !reset
 65:       # !QA.INT & QC.INT & k0 & k2 & k4 & k5 & k6 & k7 & !reset & !QB.INT & !k1 & k3
 66:       # !QA.INT & QC.INT & k0 & k2 & k4 & k5 & k6 & k7 & !reset & QB.INT & k1
 67:       # !QA.INT & QC.INT & k0 & k2 & k4 & k5 & k6 & k7 & !reset & QB.INT & !k1 & k3
 68:       # QC.INT & QB.INT & QA.INT & k2 & !DR;
 69:
 70:QC = QC.INT & QA.INT & !reset & QMk
 71:       # k0 & k2 & k3 & k4 & k5 & k6 & !reset & QC.INT & !QA.INT & k1 & k7
 72:       # k0 & k2 & k3 & k4 & k5 & k6 & !reset & !QC.INT & QB.INT & QA.INT & k1 & !k7
 73:       # !QB.INT & QA.INT & QC.INT
 74:       # !QB.INT & !QA.INT & !QC.INT
 75:       # QC.INT & QB.INT & QA.INT & !reset
 76:       # reset;
 77:
 78:/* Output algebra */
 79:Z = QC.INT & QB.INT & QA.INT;
 80:



[0006cc]  Excessive number of product terms:QA[0006cc]  Excessive number of product terms:QC