<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_lm_sb_ent</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_lm_sb_ent'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_lm_sb_ent')">kv_lm_sb_ent</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.24</td>
<td class="s7 cl rt"><a href="mod3274.html#Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#Toggle" >  3.65</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3274.html#inst_tag_250764"  onclick="showContent('inst_tag_250764')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250764_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250764_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250764_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3274.html#inst_tag_250765"  onclick="showContent('inst_tag_250765')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250765_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250765_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250765_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3274.html#inst_tag_250766"  onclick="showContent('inst_tag_250766')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250766_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250766_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250766_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3274.html#inst_tag_250767"  onclick="showContent('inst_tag_250767')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250767_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250767_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250767_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3274.html#inst_tag_250768"  onclick="showContent('inst_tag_250768')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250768_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250768_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250768_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3274.html#inst_tag_250769"  onclick="showContent('inst_tag_250769')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></td>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250769_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250769_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250769_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3274.html#inst_tag_250760"  onclick="showContent('inst_tag_250760')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></td>
<td class="s4 cl rt"> 46.65</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250760_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250760_Toggle" >  4.90</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250760_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3274.html#inst_tag_250761"  onclick="showContent('inst_tag_250761')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></td>
<td class="s4 cl rt"> 46.65</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250761_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250761_Toggle" >  4.90</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250761_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3274.html#inst_tag_250762"  onclick="showContent('inst_tag_250762')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></td>
<td class="s4 cl rt"> 46.65</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250762_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250762_Toggle" >  4.90</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250762_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3274.html#inst_tag_250763"  onclick="showContent('inst_tag_250763')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></td>
<td class="s4 cl rt"> 46.65</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250763_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250763_Toggle" >  4.90</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250763_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_250764'>
<hr>
<a name="inst_tag_250764"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_250764" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250764_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250764_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250764_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod447.html#inst_tag_28538" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_69745" id="tag_urg_inst_69745">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_250765'>
<hr>
<a name="inst_tag_250765"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_250765" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250765_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250765_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250765_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod447.html#inst_tag_28538" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_69746" id="tag_urg_inst_69746">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_250766'>
<hr>
<a name="inst_tag_250766"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_250766" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250766_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250766_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250766_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod447.html#inst_tag_28538" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_69747" id="tag_urg_inst_69747">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_250767'>
<hr>
<a name="inst_tag_250767"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_250767" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250767_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250767_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250767_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod447.html#inst_tag_28538" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_69748" id="tag_urg_inst_69748">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_250768'>
<hr>
<a name="inst_tag_250768"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_250768" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250768_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250768_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250768_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod447.html#inst_tag_28538" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_69749" id="tag_urg_inst_69749">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_250769'>
<hr>
<a name="inst_tag_250769"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_250769" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250769_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250769_Toggle" >  2.40</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250769_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.43</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.06</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.24</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td><a href="mod447.html#inst_tag_28538" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_69750" id="tag_urg_inst_69750">u_data</a></td>
<td class="s3 cl rt"> 34.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_250760'>
<hr>
<a name="inst_tag_250760"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_250760" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.65</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250760_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250760_Toggle" >  4.90</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250760_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.80</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod447.html#inst_tag_28537" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_69741" id="tag_urg_inst_69741">u_data</a></td>
<td class="s3 cl rt"> 33.70</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_250761'>
<hr>
<a name="inst_tag_250761"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_250761" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.65</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250761_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250761_Toggle" >  4.90</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250761_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.80</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod447.html#inst_tag_28537" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_69742" id="tag_urg_inst_69742">u_data</a></td>
<td class="s3 cl rt"> 33.70</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_250762'>
<hr>
<a name="inst_tag_250762"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_250762" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.65</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250762_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250762_Toggle" >  4.90</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250762_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.80</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod447.html#inst_tag_28537" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_69743" id="tag_urg_inst_69743">u_data</a></td>
<td class="s3 cl rt"> 33.70</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_250763'>
<hr>
<a name="inst_tag_250763"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_250763" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.65</td>
<td class="s7 cl rt"><a href="mod3274.html#inst_tag_250763_Line" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod3274.html#inst_tag_250763_Toggle" >  4.90</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3274.html#inst_tag_250763_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.80</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod447.html#inst_tag_28537" >u_lm_sb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_69744" id="tag_urg_inst_69744">u_data</a></td>
<td class="s3 cl rt"> 33.70</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_lm_sb_ent'>
<a name="Line"></a>
Line Coverage for Module : <a name="219237499"></a>
<a href="mod3274.html" >kv_lm_sb_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   always @(posedge lm_clk or negedge lm_reset_n) begin
68579      1/1              if (!lm_reset_n) begin
68580      1/1                  valid &lt;= 1'b0;
68581                       end
68582      1/1              else if (s0) begin
68583      <font color = "red">0/1     ==>          valid &lt;= s1;</font>
68584                       end
                        MISSING_ELSE
68585                   end
68586                   
68587                   always @(posedge lm_clk) begin
68588      1/1              if (enq_valid) begin
68589      <font color = "red">0/1     ==>          addr &lt;= enq_addr;</font>
68590                       end
                        MISSING_ELSE
68591                   end
68592                   
68593                   kv_dff_bwe #(
68594                       .BYTES(DW / 8)
68595                   ) u_data (
68596                       .clk(lm_clk),
68597                       .bwe(s2),
68598                       .d(enq_data),
68599                       .q(data)
68600                   );
68601                   always @(posedge lm_clk or negedge lm_reset_n) begin
68602      1/1              if (!lm_reset_n) begin
68603      1/1                  mask &lt;= {DW / 8{1'b0}};
68604                       end
68605      1/1              else if (s3) begin
68606      <font color = "red">0/1     ==>          mask &lt;= s4;</font>
68607                       end
                        MISSING_ELSE
68608                   end
68609                   
68610                   always @(posedge lm_clk or negedge lm_reset_n) begin
68611      1/1              if (!lm_reset_n) begin
68612      1/1                  user &lt;= {UW{1'b0}};
68613                       end
68614      1/1              else if (s7) begin
68615      <font color = "red">0/1     ==>          user &lt;= s8;</font>
68616                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="782176815"></a>
<a href="mod3274.html" >kv_lm_sb_ent ( parameter DW=64,ALEN=13,UW=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.65</td>
<td class="s0 cl rt">  4.90</td>
</tr></table>
<span class=inst><a href="mod3274.html#inst_tag_250759_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.65</td>
<td class="s0 cl rt">  4.90</td>
</tr></table>
<span class=inst><a href="mod3274.html#inst_tag_250760_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.65</td>
<td class="s0 cl rt">  4.90</td>
</tr></table>
<span class=inst><a href="mod3274.html#inst_tag_250761_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.65</td>
<td class="s0 cl rt">  4.90</td>
</tr></table>
<span class=inst><a href="mod3274.html#inst_tag_250762_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">388</td>
<td class="rt">19</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">11</td>
<td class="rt">5.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">388</td>
<td class="rt">19</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">11</td>
<td class="rt">5.67  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="313043469"></a>
<a href="mod3274.html" >kv_lm_sb_ent ( parameter DW=32,ALEN=14,UW=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3274.html#inst_tag_250763_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3274.html#inst_tag_250764_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3274.html#inst_tag_250765_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3274.html#inst_tag_250766_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3274.html#inst_tag_250767_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.82</td>
<td class="s0 cl rt">  2.40</td>
</tr></table>
<span class=inst><a href="mod3274.html#inst_tag_250768_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="219237499"></a>
<a href="mod3274.html" >kv_lm_sb_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68580              valid <= 1'b0;
           <font color = "green">        ==></font>
68581          end
68582          else if (s0) begin
                    <font color = "red">-2-</font>  
68583              valid <= s1;
           <font color = "red">        ==></font>
68584          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588          if (enq_valid) begin
               <font color = "red">-1-</font>  
68589              addr <= enq_addr;
           <font color = "red">        ==></font>
68590          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68603              mask <= {DW / 8{1'b0}};
           <font color = "green">        ==></font>
68604          end
68605          else if (s3) begin
                    <font color = "red">-2-</font>  
68606              mask <= s4;
           <font color = "red">        ==></font>
68607          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68612              user <= {UW{1'b0}};
           <font color = "green">        ==></font>
68613          end
68614          else if (s7) begin
                    <font color = "red">-2-</font>  
68615              user <= s8;
           <font color = "red">        ==></font>
68616          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_250764'>
<a name="inst_tag_250764_Line"></a>
<b>Line Coverage for Instance : <a href="mod3274.html#inst_tag_250764" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   always @(posedge lm_clk or negedge lm_reset_n) begin
68579      1/1              if (!lm_reset_n) begin
68580      1/1                  valid &lt;= 1'b0;
68581                       end
68582      1/1              else if (s0) begin
68583      <font color = "red">0/1     ==>          valid &lt;= s1;</font>
68584                       end
                        MISSING_ELSE
68585                   end
68586                   
68587                   always @(posedge lm_clk) begin
68588      1/1              if (enq_valid) begin
68589      <font color = "red">0/1     ==>          addr &lt;= enq_addr;</font>
68590                       end
                        MISSING_ELSE
68591                   end
68592                   
68593                   kv_dff_bwe #(
68594                       .BYTES(DW / 8)
68595                   ) u_data (
68596                       .clk(lm_clk),
68597                       .bwe(s2),
68598                       .d(enq_data),
68599                       .q(data)
68600                   );
68601                   always @(posedge lm_clk or negedge lm_reset_n) begin
68602      1/1              if (!lm_reset_n) begin
68603      1/1                  mask &lt;= {DW / 8{1'b0}};
68604                       end
68605      1/1              else if (s3) begin
68606      <font color = "red">0/1     ==>          mask &lt;= s4;</font>
68607                       end
                        MISSING_ELSE
68608                   end
68609                   
68610                   always @(posedge lm_clk or negedge lm_reset_n) begin
68611      1/1              if (!lm_reset_n) begin
68612      1/1                  user &lt;= {UW{1'b0}};
68613                       end
68614      1/1              else if (s7) begin
68615      <font color = "red">0/1     ==>          user &lt;= s8;</font>
68616                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_250764_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3274.html#inst_tag_250764" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_250764_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3274.html#inst_tag_250764" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68580              valid <= 1'b0;
           <font color = "green">        ==></font>
68581          end
68582          else if (s0) begin
                    <font color = "red">-2-</font>  
68583              valid <= s1;
           <font color = "red">        ==></font>
68584          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588          if (enq_valid) begin
               <font color = "red">-1-</font>  
68589              addr <= enq_addr;
           <font color = "red">        ==></font>
68590          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68603              mask <= {DW / 8{1'b0}};
           <font color = "green">        ==></font>
68604          end
68605          else if (s3) begin
                    <font color = "red">-2-</font>  
68606              mask <= s4;
           <font color = "red">        ==></font>
68607          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68612              user <= {UW{1'b0}};
           <font color = "green">        ==></font>
68613          end
68614          else if (s7) begin
                    <font color = "red">-2-</font>  
68615              user <= s8;
           <font color = "red">        ==></font>
68616          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_250765'>
<a name="inst_tag_250765_Line"></a>
<b>Line Coverage for Instance : <a href="mod3274.html#inst_tag_250765" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   always @(posedge lm_clk or negedge lm_reset_n) begin
68579      1/1              if (!lm_reset_n) begin
68580      1/1                  valid &lt;= 1'b0;
68581                       end
68582      1/1              else if (s0) begin
68583      <font color = "red">0/1     ==>          valid &lt;= s1;</font>
68584                       end
                        MISSING_ELSE
68585                   end
68586                   
68587                   always @(posedge lm_clk) begin
68588      1/1              if (enq_valid) begin
68589      <font color = "red">0/1     ==>          addr &lt;= enq_addr;</font>
68590                       end
                        MISSING_ELSE
68591                   end
68592                   
68593                   kv_dff_bwe #(
68594                       .BYTES(DW / 8)
68595                   ) u_data (
68596                       .clk(lm_clk),
68597                       .bwe(s2),
68598                       .d(enq_data),
68599                       .q(data)
68600                   );
68601                   always @(posedge lm_clk or negedge lm_reset_n) begin
68602      1/1              if (!lm_reset_n) begin
68603      1/1                  mask &lt;= {DW / 8{1'b0}};
68604                       end
68605      1/1              else if (s3) begin
68606      <font color = "red">0/1     ==>          mask &lt;= s4;</font>
68607                       end
                        MISSING_ELSE
68608                   end
68609                   
68610                   always @(posedge lm_clk or negedge lm_reset_n) begin
68611      1/1              if (!lm_reset_n) begin
68612      1/1                  user &lt;= {UW{1'b0}};
68613                       end
68614      1/1              else if (s7) begin
68615      <font color = "red">0/1     ==>          user &lt;= s8;</font>
68616                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_250765_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3274.html#inst_tag_250765" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_250765_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3274.html#inst_tag_250765" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68580              valid <= 1'b0;
           <font color = "green">        ==></font>
68581          end
68582          else if (s0) begin
                    <font color = "red">-2-</font>  
68583              valid <= s1;
           <font color = "red">        ==></font>
68584          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588          if (enq_valid) begin
               <font color = "red">-1-</font>  
68589              addr <= enq_addr;
           <font color = "red">        ==></font>
68590          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68603              mask <= {DW / 8{1'b0}};
           <font color = "green">        ==></font>
68604          end
68605          else if (s3) begin
                    <font color = "red">-2-</font>  
68606              mask <= s4;
           <font color = "red">        ==></font>
68607          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68612              user <= {UW{1'b0}};
           <font color = "green">        ==></font>
68613          end
68614          else if (s7) begin
                    <font color = "red">-2-</font>  
68615              user <= s8;
           <font color = "red">        ==></font>
68616          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_250766'>
<a name="inst_tag_250766_Line"></a>
<b>Line Coverage for Instance : <a href="mod3274.html#inst_tag_250766" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   always @(posedge lm_clk or negedge lm_reset_n) begin
68579      1/1              if (!lm_reset_n) begin
68580      1/1                  valid &lt;= 1'b0;
68581                       end
68582      1/1              else if (s0) begin
68583      <font color = "red">0/1     ==>          valid &lt;= s1;</font>
68584                       end
                        MISSING_ELSE
68585                   end
68586                   
68587                   always @(posedge lm_clk) begin
68588      1/1              if (enq_valid) begin
68589      <font color = "red">0/1     ==>          addr &lt;= enq_addr;</font>
68590                       end
                        MISSING_ELSE
68591                   end
68592                   
68593                   kv_dff_bwe #(
68594                       .BYTES(DW / 8)
68595                   ) u_data (
68596                       .clk(lm_clk),
68597                       .bwe(s2),
68598                       .d(enq_data),
68599                       .q(data)
68600                   );
68601                   always @(posedge lm_clk or negedge lm_reset_n) begin
68602      1/1              if (!lm_reset_n) begin
68603      1/1                  mask &lt;= {DW / 8{1'b0}};
68604                       end
68605      1/1              else if (s3) begin
68606      <font color = "red">0/1     ==>          mask &lt;= s4;</font>
68607                       end
                        MISSING_ELSE
68608                   end
68609                   
68610                   always @(posedge lm_clk or negedge lm_reset_n) begin
68611      1/1              if (!lm_reset_n) begin
68612      1/1                  user &lt;= {UW{1'b0}};
68613                       end
68614      1/1              else if (s7) begin
68615      <font color = "red">0/1     ==>          user &lt;= s8;</font>
68616                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_250766_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3274.html#inst_tag_250766" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_250766_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3274.html#inst_tag_250766" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68580              valid <= 1'b0;
           <font color = "green">        ==></font>
68581          end
68582          else if (s0) begin
                    <font color = "red">-2-</font>  
68583              valid <= s1;
           <font color = "red">        ==></font>
68584          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588          if (enq_valid) begin
               <font color = "red">-1-</font>  
68589              addr <= enq_addr;
           <font color = "red">        ==></font>
68590          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68603              mask <= {DW / 8{1'b0}};
           <font color = "green">        ==></font>
68604          end
68605          else if (s3) begin
                    <font color = "red">-2-</font>  
68606              mask <= s4;
           <font color = "red">        ==></font>
68607          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68612              user <= {UW{1'b0}};
           <font color = "green">        ==></font>
68613          end
68614          else if (s7) begin
                    <font color = "red">-2-</font>  
68615              user <= s8;
           <font color = "red">        ==></font>
68616          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_250767'>
<a name="inst_tag_250767_Line"></a>
<b>Line Coverage for Instance : <a href="mod3274.html#inst_tag_250767" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   always @(posedge lm_clk or negedge lm_reset_n) begin
68579      1/1              if (!lm_reset_n) begin
68580      1/1                  valid &lt;= 1'b0;
68581                       end
68582      1/1              else if (s0) begin
68583      <font color = "red">0/1     ==>          valid &lt;= s1;</font>
68584                       end
                        MISSING_ELSE
68585                   end
68586                   
68587                   always @(posedge lm_clk) begin
68588      1/1              if (enq_valid) begin
68589      <font color = "red">0/1     ==>          addr &lt;= enq_addr;</font>
68590                       end
                        MISSING_ELSE
68591                   end
68592                   
68593                   kv_dff_bwe #(
68594                       .BYTES(DW / 8)
68595                   ) u_data (
68596                       .clk(lm_clk),
68597                       .bwe(s2),
68598                       .d(enq_data),
68599                       .q(data)
68600                   );
68601                   always @(posedge lm_clk or negedge lm_reset_n) begin
68602      1/1              if (!lm_reset_n) begin
68603      1/1                  mask &lt;= {DW / 8{1'b0}};
68604                       end
68605      1/1              else if (s3) begin
68606      <font color = "red">0/1     ==>          mask &lt;= s4;</font>
68607                       end
                        MISSING_ELSE
68608                   end
68609                   
68610                   always @(posedge lm_clk or negedge lm_reset_n) begin
68611      1/1              if (!lm_reset_n) begin
68612      1/1                  user &lt;= {UW{1'b0}};
68613                       end
68614      1/1              else if (s7) begin
68615      <font color = "red">0/1     ==>          user &lt;= s8;</font>
68616                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_250767_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3274.html#inst_tag_250767" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_250767_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3274.html#inst_tag_250767" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68580              valid <= 1'b0;
           <font color = "green">        ==></font>
68581          end
68582          else if (s0) begin
                    <font color = "red">-2-</font>  
68583              valid <= s1;
           <font color = "red">        ==></font>
68584          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588          if (enq_valid) begin
               <font color = "red">-1-</font>  
68589              addr <= enq_addr;
           <font color = "red">        ==></font>
68590          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68603              mask <= {DW / 8{1'b0}};
           <font color = "green">        ==></font>
68604          end
68605          else if (s3) begin
                    <font color = "red">-2-</font>  
68606              mask <= s4;
           <font color = "red">        ==></font>
68607          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68612              user <= {UW{1'b0}};
           <font color = "green">        ==></font>
68613          end
68614          else if (s7) begin
                    <font color = "red">-2-</font>  
68615              user <= s8;
           <font color = "red">        ==></font>
68616          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_250768'>
<a name="inst_tag_250768_Line"></a>
<b>Line Coverage for Instance : <a href="mod3274.html#inst_tag_250768" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   always @(posedge lm_clk or negedge lm_reset_n) begin
68579      1/1              if (!lm_reset_n) begin
68580      1/1                  valid &lt;= 1'b0;
68581                       end
68582      1/1              else if (s0) begin
68583      <font color = "red">0/1     ==>          valid &lt;= s1;</font>
68584                       end
                        MISSING_ELSE
68585                   end
68586                   
68587                   always @(posedge lm_clk) begin
68588      1/1              if (enq_valid) begin
68589      <font color = "red">0/1     ==>          addr &lt;= enq_addr;</font>
68590                       end
                        MISSING_ELSE
68591                   end
68592                   
68593                   kv_dff_bwe #(
68594                       .BYTES(DW / 8)
68595                   ) u_data (
68596                       .clk(lm_clk),
68597                       .bwe(s2),
68598                       .d(enq_data),
68599                       .q(data)
68600                   );
68601                   always @(posedge lm_clk or negedge lm_reset_n) begin
68602      1/1              if (!lm_reset_n) begin
68603      1/1                  mask &lt;= {DW / 8{1'b0}};
68604                       end
68605      1/1              else if (s3) begin
68606      <font color = "red">0/1     ==>          mask &lt;= s4;</font>
68607                       end
                        MISSING_ELSE
68608                   end
68609                   
68610                   always @(posedge lm_clk or negedge lm_reset_n) begin
68611      1/1              if (!lm_reset_n) begin
68612      1/1                  user &lt;= {UW{1'b0}};
68613                       end
68614      1/1              else if (s7) begin
68615      <font color = "red">0/1     ==>          user &lt;= s8;</font>
68616                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_250768_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3274.html#inst_tag_250768" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_250768_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3274.html#inst_tag_250768" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[4].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68580              valid <= 1'b0;
           <font color = "green">        ==></font>
68581          end
68582          else if (s0) begin
                    <font color = "red">-2-</font>  
68583              valid <= s1;
           <font color = "red">        ==></font>
68584          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588          if (enq_valid) begin
               <font color = "red">-1-</font>  
68589              addr <= enq_addr;
           <font color = "red">        ==></font>
68590          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68603              mask <= {DW / 8{1'b0}};
           <font color = "green">        ==></font>
68604          end
68605          else if (s3) begin
                    <font color = "red">-2-</font>  
68606              mask <= s4;
           <font color = "red">        ==></font>
68607          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68612              user <= {UW{1'b0}};
           <font color = "green">        ==></font>
68613          end
68614          else if (s7) begin
                    <font color = "red">-2-</font>  
68615              user <= s8;
           <font color = "red">        ==></font>
68616          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_250769'>
<a name="inst_tag_250769_Line"></a>
<b>Line Coverage for Instance : <a href="mod3274.html#inst_tag_250769" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   always @(posedge lm_clk or negedge lm_reset_n) begin
68579      1/1              if (!lm_reset_n) begin
68580      1/1                  valid &lt;= 1'b0;
68581                       end
68582      1/1              else if (s0) begin
68583      <font color = "red">0/1     ==>          valid &lt;= s1;</font>
68584                       end
                        MISSING_ELSE
68585                   end
68586                   
68587                   always @(posedge lm_clk) begin
68588      1/1              if (enq_valid) begin
68589      <font color = "red">0/1     ==>          addr &lt;= enq_addr;</font>
68590                       end
                        MISSING_ELSE
68591                   end
68592                   
68593                   kv_dff_bwe #(
68594                       .BYTES(DW / 8)
68595                   ) u_data (
68596                       .clk(lm_clk),
68597                       .bwe(s2),
68598                       .d(enq_data),
68599                       .q(data)
68600                   );
68601                   always @(posedge lm_clk or negedge lm_reset_n) begin
68602      1/1              if (!lm_reset_n) begin
68603      1/1                  mask &lt;= {DW / 8{1'b0}};
68604                       end
68605      1/1              else if (s3) begin
68606      <font color = "red">0/1     ==>          mask &lt;= s4;</font>
68607                       end
                        MISSING_ELSE
68608                   end
68609                   
68610                   always @(posedge lm_clk or negedge lm_reset_n) begin
68611      1/1              if (!lm_reset_n) begin
68612      1/1                  user &lt;= {UW{1'b0}};
68613                       end
68614      1/1              else if (s7) begin
68615      <font color = "red">0/1     ==>          user &lt;= s8;</font>
68616                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_250769_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3274.html#inst_tag_250769" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">250</td>
<td class="rt">6</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">3</td>
<td class="rt">2.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_250769_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3274.html#inst_tag_250769" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.u_lm_sb.gen_ent[5].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68580              valid <= 1'b0;
           <font color = "green">        ==></font>
68581          end
68582          else if (s0) begin
                    <font color = "red">-2-</font>  
68583              valid <= s1;
           <font color = "red">        ==></font>
68584          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588          if (enq_valid) begin
               <font color = "red">-1-</font>  
68589              addr <= enq_addr;
           <font color = "red">        ==></font>
68590          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68603              mask <= {DW / 8{1'b0}};
           <font color = "green">        ==></font>
68604          end
68605          else if (s3) begin
                    <font color = "red">-2-</font>  
68606              mask <= s4;
           <font color = "red">        ==></font>
68607          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68612              user <= {UW{1'b0}};
           <font color = "green">        ==></font>
68613          end
68614          else if (s7) begin
                    <font color = "red">-2-</font>  
68615              user <= s8;
           <font color = "red">        ==></font>
68616          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_250760'>
<a name="inst_tag_250760_Line"></a>
<b>Line Coverage for Instance : <a href="mod3274.html#inst_tag_250760" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   always @(posedge lm_clk or negedge lm_reset_n) begin
68579      1/1              if (!lm_reset_n) begin
68580      1/1                  valid &lt;= 1'b0;
68581                       end
68582      1/1              else if (s0) begin
68583      <font color = "red">0/1     ==>          valid &lt;= s1;</font>
68584                       end
                        MISSING_ELSE
68585                   end
68586                   
68587                   always @(posedge lm_clk) begin
68588      1/1              if (enq_valid) begin
68589      <font color = "red">0/1     ==>          addr &lt;= enq_addr;</font>
68590                       end
                        MISSING_ELSE
68591                   end
68592                   
68593                   kv_dff_bwe #(
68594                       .BYTES(DW / 8)
68595                   ) u_data (
68596                       .clk(lm_clk),
68597                       .bwe(s2),
68598                       .d(enq_data),
68599                       .q(data)
68600                   );
68601                   always @(posedge lm_clk or negedge lm_reset_n) begin
68602      1/1              if (!lm_reset_n) begin
68603      1/1                  mask &lt;= {DW / 8{1'b0}};
68604                       end
68605      1/1              else if (s3) begin
68606      <font color = "red">0/1     ==>          mask &lt;= s4;</font>
68607                       end
                        MISSING_ELSE
68608                   end
68609                   
68610                   always @(posedge lm_clk or negedge lm_reset_n) begin
68611      1/1              if (!lm_reset_n) begin
68612      1/1                  user &lt;= {UW{1'b0}};
68613                       end
68614      1/1              else if (s7) begin
68615      <font color = "red">0/1     ==>          user &lt;= s8;</font>
68616                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_250760_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3274.html#inst_tag_250760" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">388</td>
<td class="rt">19</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">11</td>
<td class="rt">5.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">388</td>
<td class="rt">19</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">11</td>
<td class="rt">5.67  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_250760_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3274.html#inst_tag_250760" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68580              valid <= 1'b0;
           <font color = "green">        ==></font>
68581          end
68582          else if (s0) begin
                    <font color = "red">-2-</font>  
68583              valid <= s1;
           <font color = "red">        ==></font>
68584          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588          if (enq_valid) begin
               <font color = "red">-1-</font>  
68589              addr <= enq_addr;
           <font color = "red">        ==></font>
68590          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68603              mask <= {DW / 8{1'b0}};
           <font color = "green">        ==></font>
68604          end
68605          else if (s3) begin
                    <font color = "red">-2-</font>  
68606              mask <= s4;
           <font color = "red">        ==></font>
68607          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68612              user <= {UW{1'b0}};
           <font color = "green">        ==></font>
68613          end
68614          else if (s7) begin
                    <font color = "red">-2-</font>  
68615              user <= s8;
           <font color = "red">        ==></font>
68616          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_250761'>
<a name="inst_tag_250761_Line"></a>
<b>Line Coverage for Instance : <a href="mod3274.html#inst_tag_250761" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   always @(posedge lm_clk or negedge lm_reset_n) begin
68579      1/1              if (!lm_reset_n) begin
68580      1/1                  valid &lt;= 1'b0;
68581                       end
68582      1/1              else if (s0) begin
68583      <font color = "red">0/1     ==>          valid &lt;= s1;</font>
68584                       end
                        MISSING_ELSE
68585                   end
68586                   
68587                   always @(posedge lm_clk) begin
68588      1/1              if (enq_valid) begin
68589      <font color = "red">0/1     ==>          addr &lt;= enq_addr;</font>
68590                       end
                        MISSING_ELSE
68591                   end
68592                   
68593                   kv_dff_bwe #(
68594                       .BYTES(DW / 8)
68595                   ) u_data (
68596                       .clk(lm_clk),
68597                       .bwe(s2),
68598                       .d(enq_data),
68599                       .q(data)
68600                   );
68601                   always @(posedge lm_clk or negedge lm_reset_n) begin
68602      1/1              if (!lm_reset_n) begin
68603      1/1                  mask &lt;= {DW / 8{1'b0}};
68604                       end
68605      1/1              else if (s3) begin
68606      <font color = "red">0/1     ==>          mask &lt;= s4;</font>
68607                       end
                        MISSING_ELSE
68608                   end
68609                   
68610                   always @(posedge lm_clk or negedge lm_reset_n) begin
68611      1/1              if (!lm_reset_n) begin
68612      1/1                  user &lt;= {UW{1'b0}};
68613                       end
68614      1/1              else if (s7) begin
68615      <font color = "red">0/1     ==>          user &lt;= s8;</font>
68616                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_250761_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3274.html#inst_tag_250761" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">388</td>
<td class="rt">19</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">11</td>
<td class="rt">5.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">388</td>
<td class="rt">19</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">11</td>
<td class="rt">5.67  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_250761_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3274.html#inst_tag_250761" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68580              valid <= 1'b0;
           <font color = "green">        ==></font>
68581          end
68582          else if (s0) begin
                    <font color = "red">-2-</font>  
68583              valid <= s1;
           <font color = "red">        ==></font>
68584          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588          if (enq_valid) begin
               <font color = "red">-1-</font>  
68589              addr <= enq_addr;
           <font color = "red">        ==></font>
68590          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68603              mask <= {DW / 8{1'b0}};
           <font color = "green">        ==></font>
68604          end
68605          else if (s3) begin
                    <font color = "red">-2-</font>  
68606              mask <= s4;
           <font color = "red">        ==></font>
68607          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68612              user <= {UW{1'b0}};
           <font color = "green">        ==></font>
68613          end
68614          else if (s7) begin
                    <font color = "red">-2-</font>  
68615              user <= s8;
           <font color = "red">        ==></font>
68616          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_250762'>
<a name="inst_tag_250762_Line"></a>
<b>Line Coverage for Instance : <a href="mod3274.html#inst_tag_250762" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   always @(posedge lm_clk or negedge lm_reset_n) begin
68579      1/1              if (!lm_reset_n) begin
68580      1/1                  valid &lt;= 1'b0;
68581                       end
68582      1/1              else if (s0) begin
68583      <font color = "red">0/1     ==>          valid &lt;= s1;</font>
68584                       end
                        MISSING_ELSE
68585                   end
68586                   
68587                   always @(posedge lm_clk) begin
68588      1/1              if (enq_valid) begin
68589      <font color = "red">0/1     ==>          addr &lt;= enq_addr;</font>
68590                       end
                        MISSING_ELSE
68591                   end
68592                   
68593                   kv_dff_bwe #(
68594                       .BYTES(DW / 8)
68595                   ) u_data (
68596                       .clk(lm_clk),
68597                       .bwe(s2),
68598                       .d(enq_data),
68599                       .q(data)
68600                   );
68601                   always @(posedge lm_clk or negedge lm_reset_n) begin
68602      1/1              if (!lm_reset_n) begin
68603      1/1                  mask &lt;= {DW / 8{1'b0}};
68604                       end
68605      1/1              else if (s3) begin
68606      <font color = "red">0/1     ==>          mask &lt;= s4;</font>
68607                       end
                        MISSING_ELSE
68608                   end
68609                   
68610                   always @(posedge lm_clk or negedge lm_reset_n) begin
68611      1/1              if (!lm_reset_n) begin
68612      1/1                  user &lt;= {UW{1'b0}};
68613                       end
68614      1/1              else if (s7) begin
68615      <font color = "red">0/1     ==>          user &lt;= s8;</font>
68616                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_250762_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3274.html#inst_tag_250762" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">388</td>
<td class="rt">19</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">11</td>
<td class="rt">5.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">388</td>
<td class="rt">19</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">11</td>
<td class="rt">5.67  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_250762_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3274.html#inst_tag_250762" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68580              valid <= 1'b0;
           <font color = "green">        ==></font>
68581          end
68582          else if (s0) begin
                    <font color = "red">-2-</font>  
68583              valid <= s1;
           <font color = "red">        ==></font>
68584          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588          if (enq_valid) begin
               <font color = "red">-1-</font>  
68589              addr <= enq_addr;
           <font color = "red">        ==></font>
68590          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68603              mask <= {DW / 8{1'b0}};
           <font color = "green">        ==></font>
68604          end
68605          else if (s3) begin
                    <font color = "red">-2-</font>  
68606              mask <= s4;
           <font color = "red">        ==></font>
68607          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68612              user <= {UW{1'b0}};
           <font color = "green">        ==></font>
68613          end
68614          else if (s7) begin
                    <font color = "red">-2-</font>  
68615              user <= s8;
           <font color = "red">        ==></font>
68616          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_250763'>
<a name="inst_tag_250763_Line"></a>
<b>Line Coverage for Instance : <a href="mod3274.html#inst_tag_250763" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68588</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68602</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68611</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
68578                   always @(posedge lm_clk or negedge lm_reset_n) begin
68579      1/1              if (!lm_reset_n) begin
68580      1/1                  valid &lt;= 1'b0;
68581                       end
68582      1/1              else if (s0) begin
68583      <font color = "red">0/1     ==>          valid &lt;= s1;</font>
68584                       end
                        MISSING_ELSE
68585                   end
68586                   
68587                   always @(posedge lm_clk) begin
68588      1/1              if (enq_valid) begin
68589      <font color = "red">0/1     ==>          addr &lt;= enq_addr;</font>
68590                       end
                        MISSING_ELSE
68591                   end
68592                   
68593                   kv_dff_bwe #(
68594                       .BYTES(DW / 8)
68595                   ) u_data (
68596                       .clk(lm_clk),
68597                       .bwe(s2),
68598                       .d(enq_data),
68599                       .q(data)
68600                   );
68601                   always @(posedge lm_clk or negedge lm_reset_n) begin
68602      1/1              if (!lm_reset_n) begin
68603      1/1                  mask &lt;= {DW / 8{1'b0}};
68604                       end
68605      1/1              else if (s3) begin
68606      <font color = "red">0/1     ==>          mask &lt;= s4;</font>
68607                       end
                        MISSING_ELSE
68608                   end
68609                   
68610                   always @(posedge lm_clk or negedge lm_reset_n) begin
68611      1/1              if (!lm_reset_n) begin
68612      1/1                  user &lt;= {UW{1'b0}};
68613                       end
68614      1/1              else if (s7) begin
68615      <font color = "red">0/1     ==>          user &lt;= s8;</font>
68616                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_250763_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3274.html#inst_tag_250763" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">388</td>
<td class="rt">19</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">11</td>
<td class="rt">5.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">388</td>
<td class="rt">19</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">194</td>
<td class="rt">8</td>
<td class="rt">4.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">194</td>
<td class="rt">11</td>
<td class="rt">5.67  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_250763_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3274.html#inst_tag_250763" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.u_lm_sb.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68588</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68602</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68611</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68579          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68580              valid <= 1'b0;
           <font color = "green">        ==></font>
68581          end
68582          else if (s0) begin
                    <font color = "red">-2-</font>  
68583              valid <= s1;
           <font color = "red">        ==></font>
68584          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68588          if (enq_valid) begin
               <font color = "red">-1-</font>  
68589              addr <= enq_addr;
           <font color = "red">        ==></font>
68590          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68602          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68603              mask <= {DW / 8{1'b0}};
           <font color = "green">        ==></font>
68604          end
68605          else if (s3) begin
                    <font color = "red">-2-</font>  
68606              mask <= s4;
           <font color = "red">        ==></font>
68607          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68611          if (!lm_reset_n) begin
               <font color = "green">-1-</font>  
68612              user <= {UW{1'b0}};
           <font color = "green">        ==></font>
68613          end
68614          else if (s7) begin
                    <font color = "red">-2-</font>  
68615              user <= s8;
           <font color = "red">        ==></font>
68616          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_250760">
    <li>
      <a href="#inst_tag_250760_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_250760_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_250760_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_250761">
    <li>
      <a href="#inst_tag_250761_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_250761_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_250761_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_250762">
    <li>
      <a href="#inst_tag_250762_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_250762_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_250762_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_250763">
    <li>
      <a href="#inst_tag_250763_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_250763_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_250763_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_250764">
    <li>
      <a href="#inst_tag_250764_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_250764_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_250764_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_250765">
    <li>
      <a href="#inst_tag_250765_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_250765_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_250765_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_250766">
    <li>
      <a href="#inst_tag_250766_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_250766_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_250766_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_250767">
    <li>
      <a href="#inst_tag_250767_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_250767_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_250767_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_250768">
    <li>
      <a href="#inst_tag_250768_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_250768_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_250768_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_250769">
    <li>
      <a href="#inst_tag_250769_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_250769_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_250769_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_lm_sb_ent">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
