{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.857154",
   "Default View_TopLeft":"2732,589",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port ddr -pg 1 -lvl 16 -x 6630 -y 1630 -defaultsOSRD
preplace port fixed_io -pg 1 -lvl 16 -x 6630 -y 1650 -defaultsOSRD
preplace port iic_main -pg 1 -lvl 16 -x 6630 -y 2400 -defaultsOSRD
preplace port port-id_spi0_clk_i -pg 1 -lvl 0 -x -50 -y 2580 -defaultsOSRD
preplace port port-id_spi0_clk_o -pg 1 -lvl 16 -x 6630 -y 1710 -defaultsOSRD
preplace port port-id_spi0_sdo_i -pg 1 -lvl 0 -x -50 -y 2560 -defaultsOSRD
preplace port port-id_spi0_sdo_o -pg 1 -lvl 16 -x 6630 -y 1750 -defaultsOSRD
preplace port port-id_spi0_sdi_i -pg 1 -lvl 0 -x -50 -y 2600 -defaultsOSRD
preplace port port-id_spi0_csn_i -pg 1 -lvl 0 -x -50 -y 2620 -defaultsOSRD
preplace port port-id_spi0_csn_0_o -pg 1 -lvl 16 -x 6630 -y 1810 -defaultsOSRD
preplace port port-id_spi0_csn_1_o -pg 1 -lvl 16 -x 6630 -y 1830 -defaultsOSRD
preplace port port-id_spi0_csn_2_o -pg 1 -lvl 16 -x 6630 -y 1850 -defaultsOSRD
preplace port port-id_spi1_csn_0_o -pg 1 -lvl 16 -x 6630 -y 2010 -defaultsOSRD
preplace port port-id_spi1_csn_1_o -pg 1 -lvl 16 -x 6630 -y 2030 -defaultsOSRD
preplace port port-id_spi1_csn_2_o -pg 1 -lvl 16 -x 6630 -y 2050 -defaultsOSRD
preplace port port-id_spi1_csn_i -pg 1 -lvl 0 -x -50 -y 2500 -defaultsOSRD
preplace port port-id_spi1_sdi_i -pg 1 -lvl 0 -x -50 -y 2520 -defaultsOSRD
preplace port port-id_spi1_sdo_o -pg 1 -lvl 16 -x 6630 -y 1950 -defaultsOSRD
preplace port port-id_spi1_sdo_i -pg 1 -lvl 0 -x -50 -y 2540 -defaultsOSRD
preplace port port-id_spi1_clk_i -pg 1 -lvl 0 -x -50 -y 2480 -defaultsOSRD
preplace port port-id_spi1_clk_o -pg 1 -lvl 16 -x 6630 -y 1910 -defaultsOSRD
preplace port port-id_tx_clk_out_p -pg 1 -lvl 16 -x 6630 -y 130 -defaultsOSRD
preplace port port-id_tx_clk_out_n -pg 1 -lvl 16 -x 6630 -y 110 -defaultsOSRD
preplace port port-id_tx_frame_out_p -pg 1 -lvl 16 -x 6630 -y 790 -defaultsOSRD
preplace port port-id_tx_frame_out_n -pg 1 -lvl 16 -x 6630 -y 150 -defaultsOSRD
preplace port port-id_enable -pg 1 -lvl 16 -x 6630 -y 210 -defaultsOSRD
preplace port port-id_txnrx -pg 1 -lvl 16 -x 6630 -y 850 -defaultsOSRD
preplace port port-id_spdif -pg 1 -lvl 16 -x 6630 -y 2710 -defaultsOSRD
preplace port port-id_tdd_sync_i -pg 1 -lvl 0 -x -50 -y 2640 -defaultsOSRD
preplace port port-id_tdd_sync_o -pg 1 -lvl 16 -x 6630 -y 2610 -defaultsOSRD
preplace port port-id_rx_clk_in_p -pg 1 -lvl 0 -x -50 -y 240 -defaultsOSRD
preplace port port-id_rx_clk_in_n -pg 1 -lvl 0 -x -50 -y 260 -defaultsOSRD
preplace port port-id_rx_frame_in_p -pg 1 -lvl 0 -x -50 -y 280 -defaultsOSRD
preplace port port-id_rx_frame_in_n -pg 1 -lvl 0 -x -50 -y 300 -defaultsOSRD
preplace port port-id_up_enable -pg 1 -lvl 0 -x -50 -y 940 -defaultsOSRD
preplace port port-id_up_txnrx -pg 1 -lvl 0 -x -50 -y 980 -defaultsOSRD
preplace port port-id_tdd_sync_t -pg 1 -lvl 16 -x 6630 -y 2420 -defaultsOSRD
preplace port port-id_sys_clk_n -pg 1 -lvl 0 -x -50 -y 1290 -defaultsOSRD
preplace port port-id_sys_clk_p -pg 1 -lvl 0 -x -50 -y 1310 -defaultsOSRD
preplace portBus gpio_i -pg 1 -lvl 0 -x -50 -y 2460 -defaultsOSRD
preplace portBus gpio_o -pg 1 -lvl 16 -x 6630 -y 1590 -defaultsOSRD
preplace portBus gpio_t -pg 1 -lvl 16 -x 6630 -y 1610 -defaultsOSRD
preplace portBus tx_data_out_p -pg 1 -lvl 16 -x 6630 -y 810 -defaultsOSRD
preplace portBus tx_data_out_n -pg 1 -lvl 16 -x 6630 -y 830 -defaultsOSRD
preplace portBus rx_data_in_p -pg 1 -lvl 0 -x -50 -y 320 -defaultsOSRD
preplace portBus rx_data_in_n -pg 1 -lvl 0 -x -50 -y 340 -defaultsOSRD
preplace inst sys_ps7 -pg 1 -lvl 9 -x 3400 -y 1910 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 7 -x 2340 -y 480 -defaultsOSRD
preplace inst axi_cpu_interconnect -pg 1 -lvl 6 -x 1820 -y 1710 -defaultsOSRD
preplace inst util_ad9361_divclk_reset -pg 1 -lvl 4 -x 970 -y 1190 -defaultsOSRD
preplace inst axi_iic_main -pg 1 -lvl 9 -x 3400 -y 2420 -defaultsOSRD
preplace inst sys_rstgem -pg 1 -lvl 3 -x 630 -y 1520 -defaultsOSRD
preplace inst util_ad9361_divclk -pg 1 -lvl 3 -x 630 -y 1160 -defaultsOSRD
preplace inst sys_concat_intc -pg 1 -lvl 8 -x 2880 -y 1270 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 7 -x 2340 -y 1140 -defaultsOSRD
preplace inst sys_200m_rstgen -pg 1 -lvl 15 -x 6390 -y 2250 -defaultsOSRD
preplace inst util_ad9361_tdd_sync -pg 1 -lvl 15 -x 6390 -y 2610 -defaultsOSRD
preplace inst axi_sysid_0 -pg 1 -lvl 7 -x 2340 -y 1970 -defaultsOSRD
preplace inst rom_sys_0 -pg 1 -lvl 6 -x 1820 -y 2030 -defaultsOSRD
preplace inst util_ad9361_dac_upack -pg 1 -lvl 8 -x 2880 -y 370 -defaultsOSRD
preplace inst util_ad9361_divclk_sel_concat -pg 1 -lvl 1 -x 90 -y 1140 -defaultsOSRD
preplace inst util_ad9361_divclk_sel -pg 1 -lvl 2 -x 320 -y 1140 -defaultsOSRD
preplace inst axi_ad9361_adc_dma -pg 1 -lvl 7 -x 2340 -y 1320 -defaultsOSRD
preplace inst axi_ad9361_dac_dma -pg 1 -lvl 7 -x 2340 -y 1530 -defaultsOSRD
preplace inst axi_spdif_tx_core -pg 1 -lvl 8 -x 2880 -y 2360 -defaultsOSRD
preplace inst util_ad9361_adc_fifo -pg 1 -lvl 5 -x 1400 -y 720 -defaultsOSRD
preplace inst util_ad9361_adc_pack -pg 1 -lvl 6 -x 1820 -y 820 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 5 -x 1400 -y 1290 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 15 -x 6390 -y 700 -defaultsOSRD
preplace inst axi_ad9361_dac_fifo -pg 1 -lvl 9 -x 3400 -y 520 -defaultsOSRD
preplace inst ila_2 -pg 1 -lvl 14 -x 5980 -y 1080 -defaultsOSRD
preplace inst cordic_rotate_qi0 -pg 1 -lvl 12 -x 5140 -y 960 -defaultsOSRD
preplace inst cordic_arc_qi0 -pg 1 -lvl 13 -x 5550 -y 970 -defaultsOSRD
preplace inst adc_fifo_ila -pg 1 -lvl 9 -x 3400 -y 1070 -defaultsOSRD
preplace inst cordic_rotate_dac_qi0 -pg 1 -lvl 13 -x 5550 -y 610 -defaultsOSRD
preplace inst cordic_dac_arc_qi0 -pg 1 -lvl 14 -x 5980 -y 620 -defaultsOSRD
preplace inst dac_ila_fifo -pg 1 -lvl 12 -x 5140 -y 680 -defaultsOSRD
preplace inst axi_hp2_interconnect -pg 1 -lvl 8 -x 2880 -y 1730 -defaultsOSRD
preplace inst axi_hp1_interconnect -pg 1 -lvl 8 -x 2880 -y 1560 -defaultsOSRD
preplace inst dds_lo_0 -pg 1 -lvl 10 -x 3890 -y 1290 -defaultsOSRD
preplace inst downconvert_ip_0 -pg 1 -lvl 11 -x 4300 -y 1290 -defaultsOSRD
preplace netloc microblaze_0_Clk 1 2 13 460 1420 NJ 1420 NJ 1420 1580 1420 2050 1660 2580 1910 3110 2550 3790 2560 N 2560 N 2560 NJ 2560 NJ 2560 6170
preplace netloc GND_1_dout 1 7 1 2730 1120n
preplace netloc Net 1 3 6 800 970 1170 970 1600 630 2060 50 2670 500 3030
preplace netloc SPI0_MISO_I_0_1 1 0 10 NJ 2600 NJ 2600 NJ 2600 NJ 2600 NJ 2600 NJ 2600 NJ 2600 NJ 2600 NJ 2600 3760
preplace netloc SPI0_MOSI_I_0_1 1 0 10 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 3730
preplace netloc SPI0_SCLK_I_0_1 1 0 10 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 3770
preplace netloc SPI0_SS_I_0_1 1 0 10 NJ 2620 NJ 2620 NJ 2620 NJ 2620 NJ 2620 NJ 2620 NJ 2620 NJ 2620 NJ 2620 3750
preplace netloc SPI1_MISO_I_0_1 1 0 10 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 3660
preplace netloc SPI1_MOSI_I_0_1 1 0 10 NJ 2540 NJ 2540 NJ 2540 NJ 2540 NJ 2540 NJ 2540 NJ 2540 NJ 2540 NJ 2540 3680
preplace netloc adc_fifo_ila_q_i_0 1 9 3 3680 940 N 940 N
preplace netloc adc_fifo_ila_rd_data_0 1 9 5 NJ 1070 4010 1070 N 1070 5340J 1050 5740
preplace netloc adc_fifo_ila_rd_data_1 1 9 5 NJ 1090 4020 1060 N 1060 NJ 1060 5760
preplace netloc adc_fifo_ila_rd_data_2 1 9 5 3690J 1080 N 1080 N 1080 NJ 1080 5760
preplace netloc adc_fifo_ila_rd_data_3 1 9 5 NJ 1130 4030 1090 N 1090 NJ 1090 N
preplace netloc adc_fifo_ila_valid_in 1 9 3 3770 960 N 960 N
preplace netloc axi_ad9361_0_adc_data_i0 1 4 5 1200 960 1620J 640 2040J 910 2660 1020 3120
preplace netloc axi_ad9361_0_adc_data_i1 1 4 5 1250 950 1630J 650 2000J 930 2580 1040 3050
preplace netloc axi_ad9361_0_adc_data_q0 1 4 5 1240 940 1650J 660 2030J 920 2610 1030 3080
preplace netloc axi_ad9361_0_adc_data_q1 1 4 5 1260 980 NJ 980 NJ 980 2560 1050 3020
preplace netloc axi_ad9361_0_adc_enable_i0 1 4 4 1200 -80 NJ -80 NJ -80 2540
preplace netloc axi_ad9361_0_adc_enable_i1 1 4 4 1190 -70 NJ -70 NJ -70 2560
preplace netloc axi_ad9361_0_adc_enable_q0 1 4 4 1220 -60 NJ -60 NJ -60 2530
preplace netloc axi_ad9361_0_adc_enable_q1 1 4 4 1230 40 NJ 40 NJ 40 2520
preplace netloc axi_ad9361_0_adc_r1_mode 1 0 8 -20 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 2550
preplace netloc axi_ad9361_0_adc_valid_i0 1 4 4 1240 10 NJ 10 NJ 10 2510
preplace netloc axi_ad9361_0_adc_valid_i1 1 4 4 1220 990 NJ 990 NJ 990 2510
preplace netloc axi_ad9361_0_adc_valid_q0 1 4 4 1180 1000 NJ 1000 NJ 1000 2540
preplace netloc axi_ad9361_0_adc_valid_q1 1 4 4 1210 1020 NJ 1020 NJ 1020 2530
preplace netloc axi_ad9361_0_dac_enable_i0 1 7 2 NJ 640 3020
preplace netloc axi_ad9361_0_dac_enable_i1 1 7 2 NJ 720 3060
preplace netloc axi_ad9361_0_dac_enable_q0 1 7 2 NJ 680 3040
preplace netloc axi_ad9361_0_dac_enable_q1 1 7 2 NJ 760 3080
preplace netloc axi_ad9361_0_dac_r1_mode 1 0 8 -10 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 2520
preplace netloc axi_ad9361_0_dac_valid_i0 1 7 2 NJ 660 3030
preplace netloc axi_ad9361_0_dac_valid_i1 1 7 2 NJ 740 3070
preplace netloc axi_ad9361_0_dac_valid_q0 1 7 2 NJ 700 3050
preplace netloc axi_ad9361_0_dac_valid_q1 1 7 2 NJ 780 3090
preplace netloc axi_ad9361_0_enable 1 7 9 2650J 180 NJ 180 NJ 180 N 180 4480 210 NJ 210 NJ 210 NJ 210 NJ
preplace netloc axi_ad9361_0_l_clk 1 2 10 460 250 NJ 250 1180 250 NJ 250 1970 60 2590 110 3110 260 NJ 260 N 260 4460
preplace netloc axi_ad9361_0_rst 1 4 8 1250 -50 NJ -50 NJ -50 2680 540 3150 790 3790J 770 N 770 4460
preplace netloc axi_ad9361_0_tdd_sync_cntr 1 7 9 2630J 140 NJ 140 NJ 140 N 140 N 140 NJ 140 NJ 140 6190 2420 NJ
preplace netloc axi_ad9361_0_tx_clk_out_n 1 7 9 2580J 120 NJ 120 NJ 120 N 120 4490 110 NJ 110 NJ 110 NJ 110 NJ
preplace netloc axi_ad9361_0_tx_clk_out_p 1 7 9 2570J 100 NJ 100 NJ 100 N 100 N 100 NJ 100 NJ 100 NJ 100 6610J
preplace netloc axi_ad9361_0_tx_data_out_n 1 7 9 2660J 190 NJ 190 NJ 190 N 190 4470 510 NJ 510 NJ 510 NJ 510 6560J
preplace netloc axi_ad9361_0_tx_data_out_p 1 7 9 2600J 130 NJ 130 NJ 130 N 130 N 130 NJ 130 NJ 130 NJ 130 6600J
preplace netloc axi_ad9361_0_tx_frame_out_n 1 7 9 2620J 160 NJ 160 NJ 160 N 160 N 160 NJ 160 NJ 160 NJ 160 6590J
preplace netloc axi_ad9361_0_tx_frame_out_p 1 7 9 2610J 150 NJ 150 NJ 150 N 150 N 150 NJ 150 NJ 150 NJ 150 6580J
preplace netloc axi_ad9361_0_txnrx 1 7 9 2640J 170 NJ 170 NJ 170 N 170 4490 200 NJ 200 NJ 200 NJ 200 6570J
preplace netloc axi_ad9361_adc_dma_irq 1 7 1 2520 1330n
preplace netloc axi_ad9361_dac_dma_irq 1 7 1 2510 1360n
preplace netloc axi_iic_0_iic2intc_irpt 1 7 3 2740 1480 3100J 1460 3740
preplace netloc axi_spdif_tx_0_spdif_tx_o 1 8 8 3150J 2340 NJ 2340 N 2340 4480 2390 NJ 2390 NJ 2390 NJ 2390 6570J
preplace netloc axi_sysid_0_rom_addr 1 5 3 1660 1930 1970J 1870 2510
preplace netloc clk_in1_n_0_1 1 0 5 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ
preplace netloc clk_in1_p_0_1 1 0 5 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ
preplace netloc clk_wiz_1_clk_out1 1 5 10 1660 1060 NJ 1060 NJ 1060 3150 1220 3740 1220 4040 1000 4490 810 5350 750 5760 690 6170
preplace netloc cordic_arc_qi0_m_axis_dout_tdata 1 13 1 5750 980n
preplace netloc cordic_dac_arc_qi0_m_axis_dout_tdata 1 14 1 6200 630n
preplace netloc dac_ila_fifo_dac_q_i_0 1 12 1 5330 590n
preplace netloc dac_ila_fifo_valid_in 1 12 1 5350 610n
preplace netloc gpio_i_1 1 0 10 NJ 2460 NJ 2460 NJ 2460 NJ 2460 NJ 2460 NJ 2460 NJ 2460 2580J 2510 NJ 2510 3710
preplace netloc rx_clk_in_n_0_1 1 0 7 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 2110J
preplace netloc rx_clk_in_p_0_1 1 0 7 -30J 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ
preplace netloc rx_data_in_n_0_1 1 0 7 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 2070J
preplace netloc rx_data_in_p_0_1 1 0 7 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 2080J
preplace netloc rx_frame_in_n_0_1 1 0 7 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 2090J
preplace netloc rx_frame_in_p_0_1 1 0 7 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 2100J
preplace netloc spi1_clk_i_1 1 0 10 NJ 2480 NJ 2480 NJ 2480 NJ 2480 NJ 2480 NJ 2480 NJ 2480 2530J 2530 NJ 2530 3690
preplace netloc spi1_csn_i 1 0 10 NJ 2500 NJ 2500 NJ 2500 NJ 2500 NJ 2500 NJ 2500 NJ 2500 NJ 2500 NJ 2500 3650
preplace netloc sync_in_0_1 1 0 15 NJ 2640 NJ 2640 NJ 2640 NJ 2640 NJ 2640 NJ 2640 NJ 2640 NJ 2640 NJ 2640 NJ 2640 N 2640 N 2640 NJ 2640 NJ 2640 NJ
preplace netloc sys_ps7_FCLK_CLK1 1 6 9 2160 2240 NJ 2240 3020J 2330 3780 2210 N 2210 N 2210 NJ 2210 NJ 2210 N
preplace netloc sys_ps7_FCLK_RESET0_N 1 2 8 450 1410 NJ 1410 NJ 1410 NJ 1410 1980J 1650 NJ 1650 3110J 1470 3720
preplace netloc sys_ps7_FCLK_RESET1_N 1 9 6 NJ 2230 N 2230 N 2230 NJ 2230 NJ 2230 N
preplace netloc sys_ps7_GPIO_O 1 9 7 NJ 1590 N 1590 N 1590 NJ 1590 NJ 1590 NJ 1590 NJ
preplace netloc sys_ps7_GPIO_T 1 9 7 NJ 1610 N 1610 N 1610 NJ 1610 NJ 1610 NJ 1610 NJ
preplace netloc sys_ps7_SPI0_MOSI_O 1 9 7 NJ 1750 N 1750 N 1750 NJ 1750 NJ 1750 NJ 1750 NJ
preplace netloc sys_ps7_SPI0_SCLK_O 1 9 7 NJ 1710 N 1710 N 1710 NJ 1710 NJ 1710 NJ 1710 NJ
preplace netloc sys_ps7_SPI0_SS1_O 1 9 7 NJ 1830 N 1830 N 1830 NJ 1830 NJ 1830 NJ 1830 NJ
preplace netloc sys_ps7_SPI0_SS2_O 1 9 7 NJ 1850 N 1850 N 1850 NJ 1850 NJ 1850 NJ 1850 NJ
preplace netloc sys_ps7_SPI0_SS_O 1 9 7 NJ 1810 N 1810 N 1810 NJ 1810 NJ 1810 NJ 1810 NJ
preplace netloc sys_ps7_SPI1_MOSI_O 1 9 7 NJ 1950 N 1950 N 1950 NJ 1950 NJ 1950 NJ 1950 NJ
preplace netloc sys_ps7_SPI1_SCLK_O 1 9 7 NJ 1910 N 1910 N 1910 NJ 1910 NJ 1910 NJ 1910 NJ
preplace netloc sys_ps7_SPI1_SS1_O 1 9 7 NJ 2030 N 2030 N 2030 NJ 2030 NJ 2030 NJ 2030 NJ
preplace netloc sys_ps7_SPI1_SS2_O 1 9 7 NJ 2050 N 2050 N 2050 NJ 2050 NJ 2050 NJ 2050 NJ
preplace netloc sys_ps7_SPI1_SS_O 1 9 7 NJ 2010 N 2010 N 2010 NJ 2010 NJ 2010 NJ 2010 NJ
preplace netloc sys_rstgem_interconnect_aresetn 1 3 1 800 1170n
preplace netloc sys_rstgem_peripheral_aresetn 1 3 12 NJ 1560 NJ 1560 1630 1480 2070 1690 2680 2480 3150 2570 NJ 2570 N 2570 4470 2600 NJ 2600 NJ 2600 NJ
preplace netloc sysid_rom_0_rom_data 1 6 1 1980 1990n
preplace netloc up_enable_0_1 1 0 7 NJ 940 NJ 940 NJ 940 NJ 940 1150J 1040 NJ 1040 2010J
preplace netloc up_txnrx_0_1 1 0 7 NJ 980 NJ 980 NJ 980 NJ 980 1140J 1030 NJ 1030 2020J
preplace netloc util_a9361_tdd_sync_sync_out 1 6 10 2100 2700 NJ 2700 NJ 2700 NJ 2700 N 2700 N 2700 NJ 2700 NJ 2700 NJ 2700 6600
preplace netloc util_ad9361_adc_fifo_din_ovf 1 5 2 1580 490 NJ
preplace netloc util_ad9361_adc_fifo_dout_valid_0 1 5 1 1610 640n
preplace netloc util_ad9361_adc_pack_fifo_wr_overflow 1 4 3 1230 1010 NJ 1010 1970
preplace netloc util_ad9361_dac_fifo_din_enable_0 1 7 3 2740 220 NJ 220 3660
preplace netloc util_ad9361_dac_fifo_din_enable_1 1 7 3 2700 200 NJ 200 3690
preplace netloc util_ad9361_dac_fifo_din_enable_2 1 7 3 2710 210 NJ 210 3680
preplace netloc util_ad9361_dac_fifo_din_enable_3 1 7 3 2720 230 NJ 230 3670
preplace netloc util_ad9361_dac_fifo_din_valid_0 1 7 3 2730 240 NJ 240 3650
preplace netloc util_ad9361_dac_fifo_dout_data_0 1 6 6 2120 -40 NJ -40 NJ -40 3790 690 N 690 N
preplace netloc util_ad9361_dac_fifo_dout_data_1 1 6 6 2130 -30 NJ -30 NJ -30 3770 710 N 710 N
preplace netloc util_ad9361_dac_fifo_dout_data_2 1 6 6 2140 -20 NJ -20 NJ -20 3760 730 N 730 N
preplace netloc util_ad9361_dac_fifo_dout_data_3 1 6 6 2170 900 NJ 900 3100J 780 3750 780 N 780 4480
preplace netloc util_ad9361_dac_fifo_dout_unf 1 6 4 2150 -10 NJ -10 NJ -10 3740
preplace netloc util_ad9361_divclk_peripheral_aresetn 1 4 5 1160 20 NJ 20 NJ 20 NJ 20 3150
preplace netloc util_ad9361_divclk_peripheral_reset 1 4 4 NJ 1190 1590 30 NJ 30 2690
preplace netloc util_ad9361_divclk_sel_concat_dout 1 1 1 NJ 1140
preplace netloc util_da9361_dac_upack_fifo_rd_data_0 1 8 1 3130 360n
preplace netloc util_da9361_dac_upack_fifo_rd_data_1 1 8 1 3120 380n
preplace netloc util_da9361_dac_upack_fifo_rd_data_2 1 8 1 3050 400n
preplace netloc util_da9361_dac_upack_fifo_rd_data_3 1 8 1 3040 420n
preplace netloc util_da9361_dac_upack_fifo_rd_underflow 1 8 1 3020 340n
preplace netloc util_da9361_dac_upack_fifo_rd_valid 1 8 1 3140 320n
preplace netloc util_reduced_logic_0_Res 1 2 1 450 1140n
preplace netloc util_wfifo_0_dout_data_0 1 5 1 1640 660n
preplace netloc util_wfifo_0_dout_data_1 1 5 1 1570 720n
preplace netloc util_wfifo_0_dout_data_2 1 5 1 1550 780n
preplace netloc util_wfifo_0_dout_data_3 1 5 1 1540 840n
preplace netloc util_wfifo_0_dout_enable_0 1 5 1 1670 620n
preplace netloc util_wfifo_0_dout_enable_1 1 5 1 1660 680n
preplace netloc util_wfifo_0_dout_enable_2 1 5 1 1580 740n
preplace netloc util_wfifo_0_dout_enable_3 1 5 1 1560 800n
preplace netloc wr_rd_0_rd_data_0 1 12 3 5340J 710 NJ 710 6180
preplace netloc wr_rd_0_rd_data_1 1 12 3 5330J 730 NJ 730 6210
preplace netloc wr_rd_0_rd_data_2 1 12 3 NJ 720 NJ 720 6220
preplace netloc wr_rd_0_rd_data_3 1 12 3 NJ 740 NJ 740 6220
preplace netloc xlconcat_0_dout 1 8 1 3080 1270n
preplace netloc dds_lo_0_lo_i 1 10 1 4000 1280n
preplace netloc dds_lo_0_lo_q 1 10 1 3990 1300n
preplace netloc downconvert_ip_0_bb_i 1 11 3 4470 1130 NJ 1130 NJ
preplace netloc downconvert_ip_0_bb_q 1 11 3 4490 1150 NJ 1150 NJ
preplace netloc S00_AXI_1 1 5 5 1660 1490 1970J 1640 NJ 1640 3130J 1480 3700
preplace netloc axi_ad9361_adc_dma_m_dest_axi 1 7 1 2550 1310n
preplace netloc axi_ad9361_dac_dma_m_axis 1 7 1 2650 300n
preplace netloc axi_ad9361_dac_dma_m_src_axi 1 7 1 2520 1500n
preplace netloc axi_hp1_interconnect_M00_AXI 1 8 1 3100 1560n
preplace netloc axi_hp2_interconnect_M00_AXI 1 8 1 3060 1730n
preplace netloc axi_iic_0_IIC 1 9 7 NJ 2400 N 2400 N 2400 NJ 2400 NJ 2400 NJ 2400 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 1990 250n
preplace netloc axi_interconnect_0_M01_AXI 1 6 1 2010 1260n
preplace netloc axi_interconnect_0_M02_AXI 1 6 1 2090 1480n
preplace netloc axi_interconnect_0_M03_AXI 1 6 3 NJ 1720 2540J 1810 3040
preplace netloc axi_interconnect_0_M04_AXI 1 6 1 1980 1740n
preplace netloc axi_interconnect_0_M05_AXI 1 6 2 NJ 1760 2520
preplace netloc axi_spdif_tx_0_dma_req 1 8 1 3130 1850n
preplace netloc cordic_rotate_dac_qi0_M_AXIS_DOUT 1 13 1 N 610
preplace netloc cordic_rotate_qi0_M_AXIS_DOUT 1 12 1 N 960
preplace netloc sys_ps7_DDR 1 9 7 NJ 1630 N 1630 N 1630 NJ 1630 NJ 1630 NJ 1630 NJ
preplace netloc sys_ps7_DMA0_ACK 1 7 3 2740 1820 3150J 1490 3670
preplace netloc sys_ps7_FIXED_IO 1 9 7 NJ 1650 N 1650 N 1650 NJ 1650 NJ 1650 NJ 1650 NJ
preplace netloc util_cpack2_0_packed_fifo_wr 1 6 1 1980 810n
levelinfo -pg 1 -50 90 320 630 970 1400 1820 2340 2880 3400 3890 4300 5140 5550 5980 6390 6630
pagesize -pg 1 -db -bbox -sgen -210 -90 6800 2760
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"1",
   "da_mb_cnt":"2"
}
