<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='450' type='bool llvm::TargetPassConfig::addRegAssignmentFast()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='448'>/// Add core register alloator passes which do the actual register assignment
  /// and rewriting. \returns true if any passes were added.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1093' ll='1100' type='bool llvm::TargetPassConfig::addRegAssignmentFast()'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1132' u='c' c='_ZN4llvm16TargetPassConfig15addFastRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='173' c='_ZN12_GLOBAL__N_115NVPTXPassConfig20addRegAssignmentFastEv'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='306' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig20addRegAssignmentFastEv'/>
