`timescale 1ns / 1ps
module adder ( 
		//port list
		clk,
		rst_n,
		in1,
		in2,
		in3,
		in4,
		out
);

//port declaration
input wire clk;
input wire rst_n;
input wire [3:0] in1;
input wire [3:0] in2;
input wire [3:0] in3;
input wire [3:0] in4;
output reg [4:0] out;

always @(posedge clk, negedge rst_n)
begin
	if (~rst_n)
	begin
	out <= 5'b0;
	end
	else 
	begin
	out <= {1'b0,in1} + {1'b0,in2} + {1'b0,in3} + {1'b0,in4};
	end
end
endmodule
