INFO:sim:172 - Generating IP...
Resolving generics for 'bram_16x8'...
Applying external generics to 'bram_16x8'...
Delivering associated files for 'bram_16x8'...
Delivering EJava files for 'bram_16x8'...
Generating implementation netlist for 'bram_16x8'...
INFO:sim - Pre-processing HDL files for 'bram_16x8'...
Running synthesis for 'bram_16x8'
Running ngcbuild...
Writing VHO instantiation template for 'bram_16x8'...
Writing VHDL behavioral simulation model for 'bram_16x8'...
WARNING:sim - Overwriting existing file
   /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/ise/test_v1/ipc
   ore_dir/tmp/_cg/bram_16x8/doc/dist_mem_gen_v7_2_vinfo.html with file from
   view xilinx_documentation
Delivered 2 files into directory
/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/ise/test_v1/ipcore
_dir/tmp/_cg/bram_16x8
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'bram_16x8'...
Generating metadata file...
Generating ISE project file for 'bram_16x8'...
Generating ISE project...
XCO file found: bram_16x8.xco
XMDF file found: bram_16x8_xmdf.tcl
Adding
/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/ise/test_v1/ipcore
_dir/tmp/_cg/bram_16x8.asy -view all -origin_type imported
Adding
/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/ise/test_v1/ipcore
_dir/tmp/_cg/bram_16x8.ngc -view all -origin_type created
Checking file
"/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/ise/test_v1/ipcor
e_dir/tmp/_cg/bram_16x8.ngc" for project device match ...
File
"/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/ise/test_v1/ipcor
e_dir/tmp/_cg/bram_16x8.ngc" device information matches project device.
Adding
/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/ise/test_v1/ipcore
_dir/tmp/_cg/bram_16x8.sym -view all -origin_type imported
Adding
/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/ise/test_v1/ipcore
_dir/tmp/_cg/bram_16x8.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/ise/test_v1/ip
   core_dir/tmp/_cg/bram_16x8.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/ise/test_v1/ipcore
_dir/tmp/_cg/bram_16x8.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/bram_16x8"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'bram_16x8'.
