[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/-name-_2.13-0.1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/Passthrough$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/Passthrough$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/PassthroughGenerator$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/PassthroughGenerator$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/Passthrough$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/Passthrough$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/Passthrough.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/Passthrough.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/PassthroughGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/PassthroughGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/Passthrough$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/Passthrough$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	common[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/common[0m
[0m[[0m[0mdebug[0m] [0m[0m	common/Consts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/common/Consts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	common/Consts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/common/Consts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	common/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/common/Instructions.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	common/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/common/Instructions$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/Top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/Top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/DmemPortIo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/DmemPortIo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/fetch_core_Generator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/fetch_core_Generator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/Memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/Memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/Core.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/Core.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/ImemPortIo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/ImemPortIo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/fetch_Generator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/fetch_Generator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/Core$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/Core$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/fetch_Generator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/fetch_Generator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/Top$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/Top$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/fetch_Generator$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/fetch_Generator$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/Memory$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/Memory$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/fetch_core_Generator$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/fetch_core_Generator$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv_test/fetch_core_Generator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/riscv_test/fetch_core_Generator.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
