DIG_SYNTHESIS_TOOL = yosys
DIG_SIMULATOR_TOOL = iverilog
DIG_LINTER_TOOL    = iverilog
DIG_COVERAGE_TOOL  = covered
WAVEFORM_VIEWER    = gtkwave
PLATFORM           = platform
PROJECT_FLOW       = digital
TECH_LIB           = ${CADTOOLS}/yosys/examples/cmos/cmos_cells.lib
