#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x563487d8f8b0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x563487d35480 .param/l "num_cycles" 0 2 9, +C4<00000000000000000000000001000000>;
v0x563487dc3580_0 .var "Clk", 0 0;
v0x563487dc3620_0 .var "Reset", 0 0;
v0x563487dc36e0_0 .var/i "counter", 31 0;
v0x563487dc3780_0 .var/i "i", 31 0;
v0x563487dc3860_0 .var/i "outfile", 31 0;
S_0x563487d780c0 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x563487d8f8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0x563487d6c570 .functor AND 1, v0x563487dc14c0_0, v0x563487db3190_0, C4<1>, C4<1>;
L_0x563487d7aa50 .functor XOR 1, v0x563487dc14c0_0, L_0x563487dd70e0, C4<0>, C4<0>;
L_0x563487d2f770 .functor AND 1, v0x563487db9600_0, L_0x563487d7aa50, C4<1>, C4<1>;
L_0x563487dc3ac0 .functor OR 1, L_0x563487d6c570, L_0x563487d2f770, C4<0>, C4<0>;
L_0x7f2bd2a05018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x563487dc3c50 .functor XNOR 1, v0x563487db9600_0, L_0x7f2bd2a05018, C4<0>, C4<0>;
L_0x563487dc3d10 .functor XOR 1, v0x563487dc14c0_0, L_0x563487dd70e0, C4<0>, C4<0>;
L_0x563487dc3dc0 .functor AND 1, L_0x563487dc3c50, L_0x563487dc3d10, C4<1>, C4<1>;
L_0x563487dc3ed0 .functor AND 1, v0x563487dc14c0_0, v0x563487db3190_0, C4<1>, C4<1>;
L_0x7f2bd2a050a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x563487dc3fb0 .functor XNOR 1, L_0x563487dd70e0, L_0x7f2bd2a050a8, C4<0>, C4<0>;
L_0x7f2bd2a050f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x563487dc40b0 .functor XNOR 1, v0x563487db9600_0, L_0x7f2bd2a050f0, C4<0>, C4<0>;
L_0x563487dc4210 .functor AND 1, L_0x563487dc3fb0, L_0x563487dc40b0, C4<1>, C4<1>;
L_0x7f2bd2a05138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x563487dc42d0 .functor XNOR 1, v0x563487dba860_0, L_0x7f2bd2a05138, C4<0>, C4<0>;
L_0x563487dc4400 .functor AND 1, L_0x563487dc4210, L_0x563487dc42d0, C4<1>, C4<1>;
L_0x7f2bd2a051c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x563487dc4510 .functor XNOR 1, L_0x563487dd70e0, L_0x7f2bd2a051c8, C4<0>, C4<0>;
L_0x7f2bd2a05210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x563487dc4390 .functor XNOR 1, v0x563487db9600_0, L_0x7f2bd2a05210, C4<0>, C4<0>;
L_0x563487dc46d0 .functor AND 1, L_0x563487dc4510, L_0x563487dc4390, C4<1>, C4<1>;
L_0x7f2bd2a05258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x563487dc4900 .functor XNOR 1, v0x563487dba860_0, L_0x7f2bd2a05258, C4<0>, C4<0>;
L_0x563487dc49c0 .functor AND 1, L_0x563487dc46d0, L_0x563487dc4900, C4<1>, C4<1>;
v0x563487dc16e0_0 .net "IDEX_Flush", 0 0, L_0x563487dc3dc0;  1 drivers
v0x563487dc17a0_0 .net "IFID_Flush", 0 0, L_0x563487dc3ac0;  1 drivers
v0x563487dc1870_0 .net "IF_MUXcontrol", 1 0, L_0x563487dc4e90;  1 drivers
v0x563487dc1970_0 .net *"_ivl_1", 0 0, L_0x563487d6c570;  1 drivers
v0x563487dc1a10_0 .net *"_ivl_10", 0 0, L_0x563487dc3c50;  1 drivers
v0x563487dc1b00_0 .net *"_ivl_12", 0 0, L_0x563487dc3d10;  1 drivers
v0x563487dc1ba0_0 .net *"_ivl_17", 0 0, L_0x563487dc3ed0;  1 drivers
L_0x7f2bd2a05060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x563487dc1c60_0 .net/2u *"_ivl_18", 1 0, L_0x7f2bd2a05060;  1 drivers
v0x563487dc1d40_0 .net *"_ivl_2", 0 0, L_0x563487d7aa50;  1 drivers
v0x563487dc1e00_0 .net/2u *"_ivl_20", 0 0, L_0x7f2bd2a050a8;  1 drivers
v0x563487dc1ee0_0 .net *"_ivl_22", 0 0, L_0x563487dc3fb0;  1 drivers
v0x563487dc1fa0_0 .net/2u *"_ivl_24", 0 0, L_0x7f2bd2a050f0;  1 drivers
v0x563487dc2080_0 .net *"_ivl_26", 0 0, L_0x563487dc40b0;  1 drivers
v0x563487dc2140_0 .net *"_ivl_29", 0 0, L_0x563487dc4210;  1 drivers
v0x563487dc2200_0 .net/2u *"_ivl_30", 0 0, L_0x7f2bd2a05138;  1 drivers
v0x563487dc22e0_0 .net *"_ivl_32", 0 0, L_0x563487dc42d0;  1 drivers
v0x563487dc23a0_0 .net *"_ivl_35", 0 0, L_0x563487dc4400;  1 drivers
L_0x7f2bd2a05180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x563487dc2570_0 .net/2u *"_ivl_36", 1 0, L_0x7f2bd2a05180;  1 drivers
v0x563487dc2650_0 .net/2u *"_ivl_38", 0 0, L_0x7f2bd2a051c8;  1 drivers
v0x563487dc2730_0 .net *"_ivl_40", 0 0, L_0x563487dc4510;  1 drivers
v0x563487dc27f0_0 .net/2u *"_ivl_42", 0 0, L_0x7f2bd2a05210;  1 drivers
v0x563487dc28d0_0 .net *"_ivl_44", 0 0, L_0x563487dc4390;  1 drivers
v0x563487dc2990_0 .net *"_ivl_47", 0 0, L_0x563487dc46d0;  1 drivers
v0x563487dc2a50_0 .net/2u *"_ivl_48", 0 0, L_0x7f2bd2a05258;  1 drivers
v0x563487dc2b30_0 .net *"_ivl_5", 0 0, L_0x563487d2f770;  1 drivers
v0x563487dc2bf0_0 .net *"_ivl_50", 0 0, L_0x563487dc4900;  1 drivers
v0x563487dc2cb0_0 .net *"_ivl_53", 0 0, L_0x563487dc49c0;  1 drivers
L_0x7f2bd2a052a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x563487dc2d70_0 .net/2u *"_ivl_54", 1 0, L_0x7f2bd2a052a0;  1 drivers
L_0x7f2bd2a052e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563487dc2e50_0 .net/2u *"_ivl_56", 1 0, L_0x7f2bd2a052e8;  1 drivers
v0x563487dc2f30_0 .net *"_ivl_58", 1 0, L_0x563487dc4b70;  1 drivers
v0x563487dc3010_0 .net *"_ivl_60", 1 0, L_0x563487dc4d00;  1 drivers
v0x563487dc30f0_0 .net/2u *"_ivl_8", 0 0, L_0x7f2bd2a05018;  1 drivers
v0x563487dc31d0_0 .net "clk_i", 0 0, v0x563487dc3580_0;  1 drivers
v0x563487dc3480_0 .net "rst_i", 0 0, v0x563487dc3620_0;  1 drivers
L_0x563487dc4b70 .functor MUXZ 2, L_0x7f2bd2a052e8, L_0x7f2bd2a052a0, L_0x563487dc49c0, C4<>;
L_0x563487dc4d00 .functor MUXZ 2, L_0x563487dc4b70, L_0x7f2bd2a05180, L_0x563487dc4400, C4<>;
L_0x563487dc4e90 .functor MUXZ 2, L_0x563487dc4d00, L_0x7f2bd2a05060, L_0x563487dc3ed0, C4<>;
S_0x563487d73af0 .scope module, "ALU" "ALU" 3 175, 4 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUControl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "zero_o";
v0x563487d6ac50_0 .net "ALUControl_i", 2 0, v0x563487db1d40_0;  1 drivers
L_0x7f2bd2a05498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563487d8dea0_0 .net/2s *"_ivl_0", 31 0, L_0x7f2bd2a05498;  1 drivers
v0x563487d8dfa0_0 .net *"_ivl_2", 0 0, L_0x563487dd6ff0;  1 drivers
L_0x7f2bd2a054e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563487d6d870_0 .net/2u *"_ivl_4", 0 0, L_0x7f2bd2a054e0;  1 drivers
L_0x7f2bd2a05528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563487d6d970_0 .net/2u *"_ivl_6", 0 0, L_0x7f2bd2a05528;  1 drivers
v0x563487d7ed00_0 .net/s "data1_i", 31 0, L_0x563487dd65f0;  1 drivers
v0x563487d7edd0_0 .net/s "data2_i", 31 0, L_0x563487dd6d50;  1 drivers
v0x563487db1930_0 .var/s "data_o", 31 0;
v0x563487db1a10_0 .net "zero_o", 0 0, L_0x563487dd70e0;  1 drivers
E_0x563487ccf070 .event edge, v0x563487d6ac50_0, v0x563487d7edd0_0, v0x563487d7ed00_0;
L_0x563487dd6ff0 .cmp/eq 32, v0x563487db1930_0, L_0x7f2bd2a05498;
L_0x563487dd70e0 .functor MUXZ 1, L_0x7f2bd2a05528, L_0x7f2bd2a054e0, L_0x563487dd6ff0, C4<>;
S_0x563487db1b70 .scope module, "ALU_Control" "ALU_Control" 3 182, 5 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 2 "ALUOp_i";
    .port_info 3 /OUTPUT 3 "ALUControl_o";
v0x563487db1d40_0 .var "ALUControl_o", 2 0;
v0x563487db1e20_0 .net "ALUOp_i", 1 0, v0x563487db9270_0;  1 drivers
v0x563487db1ee0_0 .net "funct3", 2 0, v0x563487dba250_0;  1 drivers
v0x563487db1fa0_0 .net "funct7", 6 0, v0x563487dba390_0;  1 drivers
E_0x563487d9f0f0 .event edge, v0x563487db1e20_0, v0x563487db1ee0_0, v0x563487db1fa0_0;
S_0x563487db2130 .scope module, "Add_PC" "Adder" 3 52, 6 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x563487db2360_0 .net "data1_i", 31 0, v0x563487dbecf0_0;  1 drivers
L_0x7f2bd2a05378 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563487db2460_0 .net "data2_i", 31 0, L_0x7f2bd2a05378;  1 drivers
v0x563487db2540_0 .net "data_o", 31 0, L_0x563487dc54c0;  1 drivers
L_0x563487dc54c0 .arith/sum 32, v0x563487dbecf0_0, L_0x7f2bd2a05378;
S_0x563487db26b0 .scope module, "Adder_ID" "Adder" 3 109, 6 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x563487db28e0_0 .net "data1_i", 31 0, v0x563487dbd140_0;  1 drivers
v0x563487db29e0_0 .net "data2_i", 31 0, v0x563487dbc140_0;  1 drivers
v0x563487db2ac0_0 .net "data_o", 31 0, L_0x563487dd6550;  1 drivers
L_0x563487dd6550 .arith/sum 32, v0x563487dbd140_0, v0x563487dbc140_0;
S_0x563487db2c30 .scope module, "Control" "Control" 3 70, 7 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOP";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "Branch_o";
    .port_info 5 /OUTPUT 1 "MemRead_o";
    .port_info 6 /OUTPUT 1 "MemWrite_o";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /NODIR 0 "";
v0x563487db2fd0_0 .var "ALUOp_o", 1 0;
v0x563487db30d0_0 .var "ALUSrc_o", 0 0;
v0x563487db3190_0 .var "Branch_o", 0 0;
v0x563487db3230_0 .var "MemRead_o", 0 0;
v0x563487db32f0_0 .var "MemWrite_o", 0 0;
v0x563487db3400_0 .var "MemtoReg_o", 0 0;
v0x563487db34c0_0 .net "NoOP", 0 0, v0x563487db86b0_0;  1 drivers
v0x563487db3580_0 .net "Op_i", 6 0, L_0x563487dd5680;  1 drivers
v0x563487db3660_0 .var "RegWrite_o", 0 0;
E_0x563487d9e070 .event edge, v0x563487db3580_0, v0x563487db34c0_0;
S_0x563487db3840 .scope module, "Data_Memory" "Data_Memory" 3 217, 8 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x563487db3ab0_0 .net "MemRead_i", 0 0, v0x563487db4d00_0;  1 drivers
v0x563487db3b90_0 .net "MemWrite_i", 0 0, v0x563487db4ec0_0;  1 drivers
v0x563487db3c50_0 .net *"_ivl_0", 31 0, L_0x563487dd7270;  1 drivers
v0x563487db3d10_0 .net *"_ivl_2", 31 0, L_0x563487dd73b0;  1 drivers
v0x563487db3df0_0 .net *"_ivl_4", 29 0, L_0x563487dd7310;  1 drivers
L_0x7f2bd2a05570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563487db3f20_0 .net *"_ivl_6", 1 0, L_0x7f2bd2a05570;  1 drivers
L_0x7f2bd2a055b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563487db4000_0 .net/2s *"_ivl_8", 31 0, L_0x7f2bd2a055b8;  1 drivers
v0x563487db40e0_0 .net "addr_i", 31 0, v0x563487db4b60_0;  1 drivers
v0x563487db41c0_0 .net "clk_i", 0 0, v0x563487dc3580_0;  alias, 1 drivers
v0x563487db4310_0 .net "data_i", 31 0, v0x563487db5600_0;  1 drivers
v0x563487db43f0_0 .net "data_o", 31 0, L_0x563487dd7540;  1 drivers
v0x563487db44d0 .array/s "memory", 1023 0, 31 0;
E_0x563487d9f170 .event posedge, v0x563487db41c0_0;
L_0x563487dd7270 .array/port v0x563487db44d0, L_0x563487dd73b0;
L_0x563487dd7310 .part v0x563487db4b60_0, 2, 30;
L_0x563487dd73b0 .concat [ 30 2 0 0], L_0x563487dd7310, L_0x7f2bd2a05570;
L_0x563487dd7540 .functor MUXZ 32, L_0x7f2bd2a055b8, L_0x563487dd7270, v0x563487db4d00_0, C4<>;
S_0x563487db4690 .scope module, "EX_MEM" "EX_MEM" 3 199, 9 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /OUTPUT 5 "RDaddr_o";
    .port_info 6 /INPUT 32 "ALUresult_i";
    .port_info 7 /OUTPUT 32 "ALUresult_o";
    .port_info 8 /INPUT 1 "MemRead_i";
    .port_info 9 /OUTPUT 1 "MemRead_o";
    .port_info 10 /INPUT 1 "MemWrite_i";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
    .port_info 12 /INPUT 1 "RegWrite_i";
    .port_info 13 /OUTPUT 1 "RegWrite_o";
    .port_info 14 /INPUT 1 "MemtoReg_i";
    .port_info 15 /OUTPUT 1 "MemtoReg_o";
v0x563487db4a80_0 .net "ALUresult_i", 31 0, v0x563487db1930_0;  1 drivers
v0x563487db4b60_0 .var "ALUresult_o", 31 0;
v0x563487db4c30_0 .net "MemRead_i", 0 0, v0x563487db9770_0;  1 drivers
v0x563487db4d00_0 .var "MemRead_o", 0 0;
v0x563487db4dd0_0 .net "MemWrite_i", 0 0, v0x563487db9990_0;  1 drivers
v0x563487db4ec0_0 .var "MemWrite_o", 0 0;
v0x563487db4f60_0 .net "MemtoReg_i", 0 0, v0x563487db9b30_0;  1 drivers
v0x563487db5000_0 .var "MemtoReg_o", 0 0;
v0x563487db50a0_0 .net "RDaddr_i", 4 0, v0x563487db9ca0_0;  1 drivers
v0x563487db5210_0 .var "RDaddr_o", 4 0;
v0x563487db52f0_0 .net "RegWrite_i", 0 0, v0x563487db9de0_0;  1 drivers
v0x563487db53b0_0 .var "RegWrite_o", 0 0;
v0x563487db5470_0 .net "clk_i", 0 0, v0x563487dc3580_0;  alias, 1 drivers
v0x563487db5540_0 .net "data_i", 31 0, v0x563487db6bd0_0;  1 drivers
v0x563487db5600_0 .var "data_o", 31 0;
v0x563487db56f0_0 .net "rst_i", 0 0, v0x563487dc3620_0;  alias, 1 drivers
E_0x563487d9f130/0 .event negedge, v0x563487db56f0_0;
E_0x563487d9f130/1 .event posedge, v0x563487db41c0_0;
E_0x563487d9f130 .event/or E_0x563487d9f130/0, E_0x563487d9f130/1;
S_0x563487db5a20 .scope module, "EX_MUX1" "MUX4to1" 3 153, 10 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 32 "data4_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
L_0x563487dd65f0 .functor BUFZ 32, v0x563487db6210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563487db5d20_0 .net "data1_i", 31 0, v0x563487dbaa00_0;  1 drivers
v0x563487db5e20_0 .net "data2_i", 31 0, L_0x563487dd7830;  1 drivers
v0x563487db5f00_0 .net "data3_i", 31 0, v0x563487db4b60_0;  alias, 1 drivers
o0x7f2bd2a4f218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563487db6020_0 .net "data4_i", 31 0, o0x7f2bd2a4f218;  0 drivers
v0x563487db6100_0 .net "data_o", 31 0, L_0x563487dd65f0;  alias, 1 drivers
v0x563487db6210_0 .var "data_reg", 31 0;
v0x563487db62d0_0 .net "select_i", 1 0, v0x563487db79d0_0;  1 drivers
E_0x563487db5c90 .event edge, v0x563487db62d0_0, v0x563487db40e0_0, v0x563487db5e20_0, v0x563487db5d20_0;
S_0x563487db64b0 .scope module, "EX_MUX2" "MUX4to1" 3 161, 10 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 32 "data4_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x563487db67c0_0 .net "data1_i", 31 0, v0x563487dbadc0_0;  1 drivers
v0x563487db68c0_0 .net "data2_i", 31 0, L_0x563487dd7830;  alias, 1 drivers
v0x563487db6980_0 .net "data3_i", 31 0, v0x563487db4b60_0;  alias, 1 drivers
o0x7f2bd2a4f3f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563487db6a50_0 .net "data4_i", 31 0, o0x7f2bd2a4f3f8;  0 drivers
v0x563487db6b10_0 .net "data_o", 31 0, v0x563487db6bd0_0;  alias, 1 drivers
v0x563487db6bd0_0 .var "data_reg", 31 0;
v0x563487db6c90_0 .net "select_i", 1 0, v0x563487db7ab0_0;  1 drivers
E_0x563487db6730 .event edge, v0x563487db6c90_0, v0x563487db40e0_0, v0x563487db5e20_0, v0x563487db67c0_0;
S_0x563487db6e70 .scope module, "EX_MUX3" "MUX32" 3 169, 11 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x7f2bd2a05450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x563487dd6c40 .functor XNOR 1, v0x563487db9440_0, L_0x7f2bd2a05450, C4<0>, C4<0>;
v0x563487db7080_0 .net/2u *"_ivl_0", 0 0, L_0x7f2bd2a05450;  1 drivers
v0x563487db7180_0 .net *"_ivl_2", 0 0, L_0x563487dd6c40;  1 drivers
v0x563487db7240_0 .net "data1_i", 31 0, v0x563487db6bd0_0;  alias, 1 drivers
v0x563487db7360_0 .net "data2_i", 31 0, v0x563487dba530_0;  1 drivers
v0x563487db7440_0 .net "data_o", 31 0, L_0x563487dd6d50;  alias, 1 drivers
v0x563487db7550_0 .net "select_i", 0 0, v0x563487db9440_0;  1 drivers
L_0x563487dd6d50 .functor MUXZ 32, v0x563487dba530_0, v0x563487db6bd0_0, L_0x563487dd6c40, C4<>;
S_0x563487db7670 .scope module, "Forward" "Forward_Unit" 3 188, 12 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_EX_i";
    .port_info 1 /INPUT 5 "rs2_EX_i";
    .port_info 2 /INPUT 1 "regWrite_WB_i";
    .port_info 3 /INPUT 5 "rd_WB_i";
    .port_info 4 /INPUT 1 "regWrite_MEM_i";
    .port_info 5 /INPUT 5 "rd_MEM_i";
    .port_info 6 /OUTPUT 2 "forwardA_o";
    .port_info 7 /OUTPUT 2 "forwardB_o";
v0x563487db79d0_0 .var "forwardA_o", 1 0;
v0x563487db7ab0_0 .var "forwardB_o", 1 0;
v0x563487db7b80_0 .net "rd_MEM_i", 4 0, v0x563487db5210_0;  1 drivers
v0x563487db7c80_0 .net "rd_WB_i", 4 0, v0x563487dbe130_0;  1 drivers
v0x563487db7d20_0 .net "regWrite_MEM_i", 0 0, v0x563487db53b0_0;  1 drivers
v0x563487db7e10_0 .net "regWrite_WB_i", 0 0, v0x563487dbe2e0_0;  1 drivers
v0x563487db7eb0_0 .net "rs1_EX_i", 4 0, v0x563487dbaf70_0;  1 drivers
v0x563487db7f90_0 .net "rs2_EX_i", 4 0, v0x563487dbb120_0;  1 drivers
E_0x563487db5bb0/0 .event edge, v0x563487db53b0_0, v0x563487db5210_0, v0x563487db7eb0_0, v0x563487db7e10_0;
E_0x563487db5bb0/1 .event edge, v0x563487db7c80_0, v0x563487db7f90_0;
E_0x563487db5bb0 .event/or E_0x563487db5bb0/0, E_0x563487db5bb0/1;
S_0x563487db81c0 .scope module, "Hazard_Detection" "Hazard_Unit" 3 81, 13 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Reg1_i";
    .port_info 1 /INPUT 5 "Reg2_i";
    .port_info 2 /INPUT 5 "ID_EX_RDaddr_i";
    .port_info 3 /INPUT 1 "ID_EX_MemRead_i";
    .port_info 4 /OUTPUT 1 "PC_write_o";
    .port_info 5 /OUTPUT 1 "NoOP";
    .port_info 6 /OUTPUT 1 "Stall_o";
    .port_info 7 /NODIR 0 "";
v0x563487db84f0_0 .net "ID_EX_MemRead_i", 0 0, v0x563487db9770_0;  alias, 1 drivers
v0x563487db85e0_0 .net "ID_EX_RDaddr_i", 4 0, v0x563487db9ca0_0;  alias, 1 drivers
v0x563487db86b0_0 .var "NoOP", 0 0;
v0x563487db87b0_0 .var "PC_write_o", 0 0;
v0x563487db8850_0 .net "Reg1_i", 4 0, L_0x563487dd5770;  1 drivers
v0x563487db8940_0 .net "Reg2_i", 4 0, L_0x563487dd5810;  1 drivers
v0x563487db8a20_0 .var "Stall_o", 0 0;
E_0x563487db8460 .event edge, v0x563487db4c30_0, v0x563487db50a0_0, v0x563487db8940_0, v0x563487db8850_0;
S_0x563487db8c00 .scope module, "ID_EX" "ID_EX" 3 114, 14 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /INPUT 1 "MemRead_i";
    .port_info 7 /OUTPUT 1 "MemRead_o";
    .port_info 8 /INPUT 1 "MemWrite_i";
    .port_info 9 /OUTPUT 1 "MemWrite_o";
    .port_info 10 /INPUT 2 "ALUOp_i";
    .port_info 11 /OUTPUT 2 "ALUOp_o";
    .port_info 12 /INPUT 1 "ALUSrc_i";
    .port_info 13 /OUTPUT 1 "ALUSrc_o";
    .port_info 14 /INPUT 32 "rd1_i";
    .port_info 15 /OUTPUT 32 "rd1_o";
    .port_info 16 /INPUT 32 "rd2_i";
    .port_info 17 /OUTPUT 32 "rd2_o";
    .port_info 18 /INPUT 32 "imm_i";
    .port_info 19 /OUTPUT 32 "imm_o";
    .port_info 20 /INPUT 7 "funct7_i";
    .port_info 21 /OUTPUT 7 "funct7_o";
    .port_info 22 /INPUT 3 "funct3_i";
    .port_info 23 /OUTPUT 3 "funct3_o";
    .port_info 24 /INPUT 5 "rs1_i";
    .port_info 25 /OUTPUT 5 "rs1_o";
    .port_info 26 /INPUT 5 "rs2_i";
    .port_info 27 /OUTPUT 5 "rs2_o";
    .port_info 28 /INPUT 5 "RDaddr_i";
    .port_info 29 /OUTPUT 5 "RDaddr_o";
    .port_info 30 /OUTPUT 1 "Branch_o";
    .port_info 31 /INPUT 1 "Branch_i";
    .port_info 32 /INPUT 1 "predict_i";
    .port_info 33 /OUTPUT 1 "predict_o";
    .port_info 34 /INPUT 1 "flush_i";
    .port_info 35 /INPUT 32 "pc4_i";
    .port_info 36 /OUTPUT 32 "pc4_o";
    .port_info 37 /INPUT 32 "branchtarget_i";
    .port_info 38 /OUTPUT 32 "branchtarget_o";
v0x563487db9190_0 .net "ALUOp_i", 1 0, v0x563487db2fd0_0;  1 drivers
v0x563487db9270_0 .var "ALUOp_o", 1 0;
v0x563487db9340_0 .net "ALUSrc_i", 0 0, v0x563487db30d0_0;  1 drivers
v0x563487db9440_0 .var "ALUSrc_o", 0 0;
v0x563487db9510_0 .net "Branch_i", 0 0, v0x563487db3190_0;  1 drivers
v0x563487db9600_0 .var "Branch_o", 0 0;
v0x563487db96a0_0 .net "MemRead_i", 0 0, v0x563487db3230_0;  1 drivers
v0x563487db9770_0 .var "MemRead_o", 0 0;
v0x563487db9860_0 .net "MemWrite_i", 0 0, v0x563487db32f0_0;  1 drivers
v0x563487db9990_0 .var "MemWrite_o", 0 0;
v0x563487db9a60_0 .net "MemtoReg_i", 0 0, v0x563487db3400_0;  1 drivers
v0x563487db9b30_0 .var "MemtoReg_o", 0 0;
v0x563487db9c00_0 .net "RDaddr_i", 4 0, L_0x563487dd6ad0;  1 drivers
v0x563487db9ca0_0 .var "RDaddr_o", 4 0;
v0x563487db9d40_0 .net "RegWrite_i", 0 0, v0x563487db3660_0;  1 drivers
v0x563487db9de0_0 .var "RegWrite_o", 0 0;
v0x563487db9eb0_0 .net "branchtarget_i", 31 0, L_0x563487dd6550;  alias, 1 drivers
v0x563487db9f80_0 .var "branchtarget_o", 31 0;
v0x563487dba020_0 .net "clk_i", 0 0, v0x563487dc3580_0;  alias, 1 drivers
v0x563487dba110_0 .net "flush_i", 0 0, L_0x563487dc3dc0;  alias, 1 drivers
v0x563487dba1b0_0 .net "funct3_i", 2 0, L_0x563487dd6790;  1 drivers
v0x563487dba250_0 .var "funct3_o", 2 0;
v0x563487dba2f0_0 .net "funct7_i", 6 0, L_0x563487dd66b0;  1 drivers
v0x563487dba390_0 .var "funct7_o", 6 0;
v0x563487dba460_0 .net "imm_i", 31 0, v0x563487dbd140_0;  alias, 1 drivers
v0x563487dba530_0 .var "imm_o", 31 0;
v0x563487dba600_0 .net "pc4_i", 31 0, v0x563487dbbfb0_0;  1 drivers
v0x563487dba6c0_0 .var "pc4_o", 31 0;
v0x563487dba7a0_0 .net "predict_i", 0 0, v0x563487dc14c0_0;  1 drivers
v0x563487dba860_0 .var "predict_o", 0 0;
v0x563487dba920_0 .net "rd1_i", 31 0, L_0x563487dd5c10;  1 drivers
v0x563487dbaa00_0 .var "rd1_o", 31 0;
v0x563487dbaaf0_0 .net "rd2_i", 31 0, L_0x563487dd6230;  1 drivers
v0x563487dbadc0_0 .var "rd2_o", 31 0;
v0x563487dbaeb0_0 .net "rs1_i", 4 0, L_0x563487dd6940;  1 drivers
v0x563487dbaf70_0 .var "rs1_o", 4 0;
v0x563487dbb060_0 .net "rs2_i", 4 0, L_0x563487dd6a30;  1 drivers
v0x563487dbb120_0 .var "rs2_o", 4 0;
v0x563487dbb210_0 .net "rst_i", 0 0, v0x563487dc3620_0;  alias, 1 drivers
S_0x563487dbb780 .scope module, "IF_ID" "IF_ID" 3 59, 15 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "Stall_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /INPUT 32 "instr_i";
    .port_info 7 /OUTPUT 32 "instr_o";
v0x563487dbba80_0 .net "Stall_i", 0 0, v0x563487db8a20_0;  1 drivers
v0x563487dbbb70_0 .net "clk_i", 0 0, v0x563487dc3580_0;  alias, 1 drivers
v0x563487dbbc10_0 .net "flush_i", 0 0, L_0x563487dc3ac0;  alias, 1 drivers
v0x563487dbbce0_0 .net "instr_i", 31 0, L_0x563487dc53b0;  1 drivers
v0x563487dbbda0_0 .var "instr_o", 31 0;
o0x7f2bd2a505f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563487dbbed0_0 .net "pc4_i", 31 0, o0x7f2bd2a505f8;  0 drivers
v0x563487dbbfb0_0 .var "pc4_o", 31 0;
v0x563487dbc070_0 .net "pc_i", 31 0, v0x563487dbecf0_0;  alias, 1 drivers
v0x563487dbc140_0 .var "pc_o", 31 0;
v0x563487dbc210_0 .net "rst_i", 0 0, v0x563487dc3620_0;  alias, 1 drivers
L_0x563487dd5680 .part v0x563487dbbda0_0, 0, 7;
L_0x563487dd5770 .part v0x563487dbbda0_0, 15, 5;
L_0x563487dd5810 .part v0x563487dbbda0_0, 20, 5;
L_0x563487dd6410 .part v0x563487dbbda0_0, 15, 5;
L_0x563487dd64b0 .part v0x563487dbbda0_0, 20, 5;
L_0x563487dd66b0 .part v0x563487dbbda0_0, 25, 7;
L_0x563487dd6790 .part v0x563487dbbda0_0, 12, 3;
L_0x563487dd6940 .part v0x563487dbbda0_0, 15, 5;
L_0x563487dd6a30 .part v0x563487dbbda0_0, 20, 5;
L_0x563487dd6ad0 .part v0x563487dbbda0_0, 7, 5;
S_0x563487dbc3e0 .scope module, "IF_MUX" "MUX4to1" 3 31, 10 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 32 "data4_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
L_0x563487dc5070 .functor BUFZ 32, v0x563487dbcb20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563487dbc6a0_0 .net "data1_i", 31 0, L_0x563487dc54c0;  alias, 1 drivers
v0x563487dbc780_0 .net "data2_i", 31 0, L_0x563487dd6550;  alias, 1 drivers
v0x563487dbc870_0 .net "data3_i", 31 0, v0x563487dba6c0_0;  1 drivers
v0x563487dbc940_0 .net "data4_i", 31 0, v0x563487db9f80_0;  1 drivers
v0x563487dbca10_0 .net "data_o", 31 0, L_0x563487dc5070;  1 drivers
v0x563487dbcb20_0 .var "data_reg", 31 0;
v0x563487dbcc00_0 .net "select_i", 1 0, L_0x563487dc4e90;  alias, 1 drivers
E_0x563487dbc610 .event edge, v0x563487dbcc00_0, v0x563487dba6c0_0, v0x563487db2ac0_0, v0x563487db2540_0;
S_0x563487dbcde0 .scope module, "Imm_Gen" "Imm_Gen" 3 104, 16 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x563487dbd060_0 .net "data_i", 31 0, v0x563487dbbda0_0;  1 drivers
v0x563487dbd140_0 .var "data_o", 31 0;
E_0x563487dbcfe0 .event edge, v0x563487dbbda0_0;
S_0x563487dbd290 .scope module, "Instruction_Memory" "Instruction_Memory" 3 48, 17 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x563487dc53b0 .functor BUFZ 32, L_0x563487dc5130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563487dbd4b0_0 .net *"_ivl_0", 31 0, L_0x563487dc5130;  1 drivers
v0x563487dbd5b0_0 .net *"_ivl_2", 31 0, L_0x563487dc5270;  1 drivers
v0x563487dbd690_0 .net *"_ivl_4", 29 0, L_0x563487dc51d0;  1 drivers
L_0x7f2bd2a05330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563487dbd750_0 .net *"_ivl_6", 1 0, L_0x7f2bd2a05330;  1 drivers
v0x563487dbd830_0 .net "addr_i", 31 0, v0x563487dbecf0_0;  alias, 1 drivers
v0x563487dbd990_0 .net "instr_o", 31 0, L_0x563487dc53b0;  alias, 1 drivers
v0x563487dbda50 .array "memory", 255 0, 31 0;
L_0x563487dc5130 .array/port v0x563487dbda50, L_0x563487dc5270;
L_0x563487dc51d0 .part v0x563487dbecf0_0, 2, 30;
L_0x563487dc5270 .concat [ 30 2 0 0], L_0x563487dc51d0, L_0x7f2bd2a05330;
S_0x563487dbdb50 .scope module, "MEM_WB" "MEM_WB" 3 225, 18 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 32 "ALUresult_i";
    .port_info 5 /INPUT 32 "data_i";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 32 "ALUresult_o";
    .port_info 10 /OUTPUT 32 "data_o";
    .port_info 11 /OUTPUT 5 "RDaddr_o";
v0x563487dbdd30_0 .net "ALUresult_i", 31 0, v0x563487db4b60_0;  alias, 1 drivers
v0x563487dbddf0_0 .var "ALUresult_o", 31 0;
v0x563487dbded0_0 .net "MemtoReg_i", 0 0, v0x563487db5000_0;  1 drivers
v0x563487dbdfa0_0 .var "MemtoReg_o", 0 0;
v0x563487dbe040_0 .net "RDaddr_i", 4 0, v0x563487db5210_0;  alias, 1 drivers
v0x563487dbe130_0 .var "RDaddr_o", 4 0;
v0x563487dbe1f0_0 .net "RegWrite_i", 0 0, v0x563487db53b0_0;  alias, 1 drivers
v0x563487dbe2e0_0 .var "RegWrite_o", 0 0;
v0x563487dbe380_0 .net "clk_i", 0 0, v0x563487dc3580_0;  alias, 1 drivers
v0x563487dbe540_0 .net "data_i", 31 0, L_0x563487dd7540;  alias, 1 drivers
v0x563487dbe5e0_0 .var "data_o", 31 0;
v0x563487dbe680_0 .net "rst_i", 0 0, v0x563487dc3620_0;  alias, 1 drivers
S_0x563487dbe8a0 .scope module, "PC" "PC" 3 40, 19 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "PCWrite_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0x563487dbea60_0 .net "PCWrite_i", 0 0, v0x563487db87b0_0;  1 drivers
v0x563487dbeb50_0 .net "clk_i", 0 0, v0x563487dc3580_0;  alias, 1 drivers
v0x563487dbebf0_0 .net "pc_i", 31 0, L_0x563487dc5070;  alias, 1 drivers
v0x563487dbecf0_0 .var "pc_o", 31 0;
v0x563487dbed90_0 .net "rst_i", 0 0, v0x563487dc3620_0;  alias, 1 drivers
S_0x563487dbef40 .scope module, "Registers" "Registers" 3 92, 20 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RS1data_o";
    .port_info 8 /OUTPUT 32 "RS2data_o";
L_0x563487dc5560 .functor AND 1, L_0x563487dd5940, v0x563487dbe2e0_0, C4<1>, C4<1>;
L_0x563487dd5f60 .functor AND 1, L_0x563487dd5e30, v0x563487dbe2e0_0, C4<1>, C4<1>;
v0x563487dbf200_0 .net "RDaddr_i", 4 0, v0x563487dbe130_0;  alias, 1 drivers
v0x563487dbf330_0 .net "RDdata_i", 31 0, L_0x563487dd7830;  alias, 1 drivers
v0x563487dbf440_0 .net "RS1addr_i", 4 0, L_0x563487dd6410;  1 drivers
v0x563487dbf500_0 .net "RS1data_o", 31 0, L_0x563487dd5c10;  alias, 1 drivers
v0x563487dbf5c0_0 .net "RS2addr_i", 4 0, L_0x563487dd64b0;  1 drivers
v0x563487dbf6d0_0 .net "RS2data_o", 31 0, L_0x563487dd6230;  alias, 1 drivers
v0x563487dbf790_0 .net "RegWrite_i", 0 0, v0x563487dbe2e0_0;  alias, 1 drivers
v0x563487dbf880_0 .net *"_ivl_0", 0 0, L_0x563487dd5940;  1 drivers
v0x563487dbf920_0 .net *"_ivl_12", 0 0, L_0x563487dd5e30;  1 drivers
v0x563487dbfa70_0 .net *"_ivl_15", 0 0, L_0x563487dd5f60;  1 drivers
v0x563487dbfb30_0 .net *"_ivl_16", 31 0, L_0x563487dd6060;  1 drivers
v0x563487dbfc10_0 .net *"_ivl_18", 6 0, L_0x563487dd6140;  1 drivers
L_0x7f2bd2a05408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563487dbfcf0_0 .net *"_ivl_21", 1 0, L_0x7f2bd2a05408;  1 drivers
v0x563487dbfdd0_0 .net *"_ivl_3", 0 0, L_0x563487dc5560;  1 drivers
v0x563487dbfe90_0 .net *"_ivl_4", 31 0, L_0x563487dd59e0;  1 drivers
v0x563487dbff70_0 .net *"_ivl_6", 6 0, L_0x563487dd5a80;  1 drivers
L_0x7f2bd2a053c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563487dc0050_0 .net *"_ivl_9", 1 0, L_0x7f2bd2a053c0;  1 drivers
v0x563487dc0130_0 .net "clk_i", 0 0, v0x563487dc3580_0;  alias, 1 drivers
v0x563487dc01d0_0 .var/i "i", 31 0;
v0x563487dc02b0 .array/s "register", 31 0, 31 0;
v0x563487dc0370_0 .net "rst_i", 0 0, v0x563487dc3620_0;  alias, 1 drivers
L_0x563487dd5940 .cmp/eq 5, L_0x563487dd6410, v0x563487dbe130_0;
L_0x563487dd59e0 .array/port v0x563487dc02b0, L_0x563487dd5a80;
L_0x563487dd5a80 .concat [ 5 2 0 0], L_0x563487dd6410, L_0x7f2bd2a053c0;
L_0x563487dd5c10 .functor MUXZ 32, L_0x563487dd59e0, L_0x563487dd7830, L_0x563487dc5560, C4<>;
L_0x563487dd5e30 .cmp/eq 5, L_0x563487dd64b0, v0x563487dbe130_0;
L_0x563487dd6060 .array/port v0x563487dc02b0, L_0x563487dd6140;
L_0x563487dd6140 .concat [ 5 2 0 0], L_0x563487dd64b0, L_0x7f2bd2a05408;
L_0x563487dd6230 .functor MUXZ 32, L_0x563487dd6060, L_0x563487dd7830, L_0x563487dd5f60, C4<>;
S_0x563487dc0530 .scope module, "WB_MUX" "MUX32" 3 239, 11 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x7f2bd2a05600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x563487dd7720 .functor XNOR 1, v0x563487dbdfa0_0, L_0x7f2bd2a05600, C4<0>, C4<0>;
v0x563487dc06c0_0 .net/2u *"_ivl_0", 0 0, L_0x7f2bd2a05600;  1 drivers
v0x563487dc07c0_0 .net *"_ivl_2", 0 0, L_0x563487dd7720;  1 drivers
v0x563487dc0880_0 .net "data1_i", 31 0, v0x563487dbddf0_0;  1 drivers
v0x563487dc0950_0 .net "data2_i", 31 0, v0x563487dbe5e0_0;  1 drivers
v0x563487dc0a20_0 .net "data_o", 31 0, L_0x563487dd7830;  alias, 1 drivers
v0x563487dc0b10_0 .net "select_i", 0 0, v0x563487dbdfa0_0;  1 drivers
L_0x563487dd7830 .functor MUXZ 32, v0x563487dbe5e0_0, v0x563487dbddf0_0, L_0x563487dd7720, C4<>;
S_0x563487dc0c40 .scope module, "branch_predictor" "branch_predictor" 3 23, 21 1 0, S_0x563487d780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_condition";
    .port_info 1 /INPUT 1 "branch_outcome";
    .port_info 2 /INPUT 1 "EX_branch";
    .port_info 3 /OUTPUT 1 "predict_o";
    .port_info 4 /INPUT 1 "clk_i";
P_0x563487dc0e20 .param/l "ST_STRONG_NOT_TAKEN" 0 21 13, C4<00>;
P_0x563487dc0e60 .param/l "ST_STRONG_TAKEN" 0 21 10, C4<11>;
P_0x563487dc0ea0 .param/l "ST_WEAK_NOT_TAKEN" 0 21 12, C4<01>;
P_0x563487dc0ee0 .param/l "ST_WEAK_TAKEN" 0 21 11, C4<10>;
v0x563487dc1170_0 .net "EX_branch", 0 0, v0x563487db9600_0;  1 drivers
v0x563487dc1260_0 .net "branch_condition", 0 0, v0x563487db3190_0;  alias, 1 drivers
v0x563487dc1350_0 .net "branch_outcome", 0 0, L_0x563487dd70e0;  alias, 1 drivers
v0x563487dc1420_0 .net "clk_i", 0 0, v0x563487dc3580_0;  alias, 1 drivers
v0x563487dc14c0_0 .var "predict_o", 0 0;
v0x563487dc15b0_0 .var "state", 1 0;
E_0x563487dc1110 .event edge, v0x563487dc15b0_0;
    .scope S_0x563487dc0c40;
T_0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563487dc15b0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x563487dc0c40;
T_1 ;
    %wait E_0x563487d9f170;
    %load/vec4 v0x563487dc15b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x563487dc1350_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563487dc1170_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563487dc15b0_0, 0;
T_1.5 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x563487dc1350_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563487dc1170_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x563487dc15b0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x563487dc1350_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563487dc1170_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x563487dc15b0_0, 0;
T_1.9 ;
T_1.8 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x563487dc1350_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563487dc1170_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563487dc15b0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0x563487dc1350_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563487dc1170_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563487dc15b0_0, 0;
T_1.13 ;
T_1.12 ;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x563487dc1350_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563487dc1170_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x563487dc15b0_0, 0;
T_1.15 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563487dc0c40;
T_2 ;
    %wait E_0x563487dc1110;
    %load/vec4 v0x563487dc15b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563487dc14c0_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563487dc14c0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563487dc14c0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563487dc14c0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563487dc14c0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563487dbc3e0;
T_3 ;
    %wait E_0x563487dbc610;
    %load/vec4 v0x563487dbcc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x563487dbc6a0_0;
    %store/vec4 v0x563487dbcb20_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x563487dbc780_0;
    %store/vec4 v0x563487dbcb20_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x563487dbc870_0;
    %store/vec4 v0x563487dbcb20_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x563487dbc940_0;
    %store/vec4 v0x563487dbcb20_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x563487dbe8a0;
T_4 ;
    %wait E_0x563487d9f130;
    %load/vec4 v0x563487dbed90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dbecf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563487dbea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x563487dbebf0_0;
    %assign/vec4 v0x563487dbecf0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563487dbb780;
T_5 ;
    %wait E_0x563487d9f130;
    %load/vec4 v0x563487dbc210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dbc140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dbbda0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dbbfb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563487dbba80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x563487dbc070_0;
    %assign/vec4 v0x563487dbc140_0, 0;
    %load/vec4 v0x563487dbbce0_0;
    %assign/vec4 v0x563487dbbda0_0, 0;
    %load/vec4 v0x563487dbbed0_0;
    %assign/vec4 v0x563487dbbfb0_0, 0;
T_5.2 ;
    %load/vec4 v0x563487dbbc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dbbda0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563487db2c30;
T_6 ;
    %wait E_0x563487d9e070;
    %load/vec4 v0x563487db34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563487db2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db30d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db32f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3400_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x563487db3580_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563487db2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db30d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db32f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563487db3660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3400_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x563487db3580_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563487db2fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563487db30d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563487db3230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db32f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563487db3660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563487db3400_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x563487db3580_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563487db2fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563487db30d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563487db32f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3400_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x563487db3580_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x563487db2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db30d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563487db3190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db32f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3400_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x563487db3580_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x563487db2fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563487db30d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db32f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563487db3660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3400_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563487db2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db30d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db32f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db3400_0, 0;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x563487db81c0;
T_7 ;
    %wait E_0x563487db8460;
    %load/vec4 v0x563487db84f0_0;
    %load/vec4 v0x563487db8850_0;
    %load/vec4 v0x563487db85e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563487db8940_0;
    %load/vec4 v0x563487db85e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x563487db8a20_0, 0, 1;
    %load/vec4 v0x563487db84f0_0;
    %load/vec4 v0x563487db8850_0;
    %load/vec4 v0x563487db85e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563487db8940_0;
    %load/vec4 v0x563487db85e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x563487db87b0_0, 0, 1;
    %load/vec4 v0x563487db84f0_0;
    %load/vec4 v0x563487db8850_0;
    %load/vec4 v0x563487db85e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563487db8940_0;
    %load/vec4 v0x563487db85e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x563487db86b0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563487dbef40;
T_8 ;
    %wait E_0x563487d9f130;
    %load/vec4 v0x563487dc0370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563487dc01d0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x563487dc01d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x563487dc01d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563487dc02b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563487dc01d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x563487dc01d0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563487dbf790_0;
    %load/vec4 v0x563487dbf200_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x563487dbf330_0;
    %load/vec4 v0x563487dbf200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563487dc02b0, 0, 4;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563487dbcde0;
T_9 ;
    %wait E_0x563487dbcfe0;
    %load/vec4 v0x563487dbd060_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x563487dbd060_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x563487dbd060_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563487dbd060_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563487dbd060_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x563487dbd140_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x563487dbd060_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x563487dbd060_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x563487dbd060_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563487dbd060_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563487dbd140_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x563487dbd060_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x563487dbd060_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x563487dbd060_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563487dbd140_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x563487dbd060_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x563487dbd060_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563487dbd140_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x563487db8c00;
T_10 ;
    %wait E_0x563487d9f130;
    %load/vec4 v0x563487dbb210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563487db9270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dbaa00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dbadc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dba530_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563487dba390_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563487dba250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563487dbaf70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563487dbb120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563487db9ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487dba860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487db9f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dba6c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x563487dba110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563487db9270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dbaa00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dbadc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dba530_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563487dba390_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563487dba250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563487dbaf70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563487dbb120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563487db9ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db9600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487dba860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487db9f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dba6c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x563487db9d40_0;
    %assign/vec4 v0x563487db9de0_0, 0;
    %load/vec4 v0x563487db9a60_0;
    %assign/vec4 v0x563487db9b30_0, 0;
    %load/vec4 v0x563487db96a0_0;
    %assign/vec4 v0x563487db9770_0, 0;
    %load/vec4 v0x563487db9860_0;
    %assign/vec4 v0x563487db9990_0, 0;
    %load/vec4 v0x563487db9190_0;
    %assign/vec4 v0x563487db9270_0, 0;
    %load/vec4 v0x563487db9340_0;
    %assign/vec4 v0x563487db9440_0, 0;
    %load/vec4 v0x563487dba920_0;
    %assign/vec4 v0x563487dbaa00_0, 0;
    %load/vec4 v0x563487dbaaf0_0;
    %assign/vec4 v0x563487dbadc0_0, 0;
    %load/vec4 v0x563487dba460_0;
    %assign/vec4 v0x563487dba530_0, 0;
    %load/vec4 v0x563487dba2f0_0;
    %assign/vec4 v0x563487dba390_0, 0;
    %load/vec4 v0x563487dba1b0_0;
    %assign/vec4 v0x563487dba250_0, 0;
    %load/vec4 v0x563487dbaeb0_0;
    %assign/vec4 v0x563487dbaf70_0, 0;
    %load/vec4 v0x563487dbb060_0;
    %assign/vec4 v0x563487dbb120_0, 0;
    %load/vec4 v0x563487db9c00_0;
    %assign/vec4 v0x563487db9ca0_0, 0;
    %load/vec4 v0x563487db9510_0;
    %assign/vec4 v0x563487db9600_0, 0;
    %load/vec4 v0x563487dba7a0_0;
    %assign/vec4 v0x563487dba860_0, 0;
    %load/vec4 v0x563487db9eb0_0;
    %assign/vec4 v0x563487db9f80_0, 0;
    %load/vec4 v0x563487dba600_0;
    %assign/vec4 v0x563487dba6c0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563487db5a20;
T_11 ;
    %wait E_0x563487db5c90;
    %load/vec4 v0x563487db62d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x563487db5d20_0;
    %store/vec4 v0x563487db6210_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x563487db5e20_0;
    %store/vec4 v0x563487db6210_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x563487db5f00_0;
    %store/vec4 v0x563487db6210_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x563487db6020_0;
    %store/vec4 v0x563487db6210_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x563487db64b0;
T_12 ;
    %wait E_0x563487db6730;
    %load/vec4 v0x563487db6c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x563487db67c0_0;
    %store/vec4 v0x563487db6bd0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x563487db68c0_0;
    %store/vec4 v0x563487db6bd0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x563487db6980_0;
    %store/vec4 v0x563487db6bd0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x563487db6a50_0;
    %store/vec4 v0x563487db6bd0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x563487d73af0;
T_13 ;
    %wait E_0x563487ccf070;
    %load/vec4 v0x563487d6ac50_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563487db1930_0, 0, 32;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v0x563487d7ed00_0;
    %load/vec4 v0x563487d7edd0_0;
    %and;
    %store/vec4 v0x563487db1930_0, 0, 32;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v0x563487d7ed00_0;
    %load/vec4 v0x563487d7edd0_0;
    %xor;
    %store/vec4 v0x563487db1930_0, 0, 32;
    %jmp T_13.9;
T_13.2 ;
    %load/vec4 v0x563487d7ed00_0;
    %load/vec4 v0x563487d7edd0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x563487db1930_0, 0, 32;
    %jmp T_13.9;
T_13.3 ;
    %load/vec4 v0x563487d7ed00_0;
    %load/vec4 v0x563487d7edd0_0;
    %add;
    %store/vec4 v0x563487db1930_0, 0, 32;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v0x563487d7ed00_0;
    %load/vec4 v0x563487d7edd0_0;
    %sub;
    %store/vec4 v0x563487db1930_0, 0, 32;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v0x563487d7ed00_0;
    %load/vec4 v0x563487d7edd0_0;
    %mul;
    %store/vec4 v0x563487db1930_0, 0, 32;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x563487d7ed00_0;
    %load/vec4 v0x563487d7edd0_0;
    %add;
    %store/vec4 v0x563487db1930_0, 0, 32;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x563487d7ed00_0;
    %load/vec4 v0x563487d7edd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x563487db1930_0, 0, 32;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x563487db1b70;
T_14 ;
    %wait E_0x563487d9f0f0;
    %load/vec4 v0x563487db1e20_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x563487db1fa0_0;
    %load/vec4 v0x563487db1ee0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.2 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x563487db1d40_0, 0, 3;
    %jmp T_14.8;
T_14.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x563487db1d40_0, 0, 3;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x563487db1d40_0, 0, 3;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x563487db1d40_0, 0, 3;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563487db1d40_0, 0, 3;
    %jmp T_14.8;
T_14.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563487db1d40_0, 0, 3;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x563487db1e20_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_14.9, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563487db1d40_0, 0, 3;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x563487db1ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %jmp T_14.13;
T_14.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563487db1d40_0, 0, 3;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563487db1d40_0, 0, 3;
    %jmp T_14.13;
T_14.13 ;
    %pop/vec4 1;
T_14.10 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x563487db7670;
T_15 ;
    %wait E_0x563487db5bb0;
    %load/vec4 v0x563487db7d20_0;
    %load/vec4 v0x563487db7b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563487db7b80_0;
    %load/vec4 v0x563487db7eb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563487db79d0_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x563487db7e10_0;
    %load/vec4 v0x563487db7c80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563487db7c80_0;
    %load/vec4 v0x563487db7eb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563487db79d0_0, 0, 2;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563487db79d0_0, 0, 2;
T_15.3 ;
T_15.1 ;
    %load/vec4 v0x563487db7d20_0;
    %load/vec4 v0x563487db7b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563487db7b80_0;
    %load/vec4 v0x563487db7f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563487db7ab0_0, 0, 2;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x563487db7e10_0;
    %load/vec4 v0x563487db7c80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563487db7c80_0;
    %load/vec4 v0x563487db7f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563487db7ab0_0, 0, 2;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563487db7ab0_0, 0, 2;
T_15.7 ;
T_15.5 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x563487db4690;
T_16 ;
    %wait E_0x563487d9f130;
    %load/vec4 v0x563487db56f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487db5600_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563487db5210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487db4b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db4d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db4ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db53b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487db5000_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x563487db5540_0;
    %assign/vec4 v0x563487db5600_0, 0;
    %load/vec4 v0x563487db50a0_0;
    %assign/vec4 v0x563487db5210_0, 0;
    %load/vec4 v0x563487db4a80_0;
    %assign/vec4 v0x563487db4b60_0, 0;
    %load/vec4 v0x563487db4c30_0;
    %assign/vec4 v0x563487db4d00_0, 0;
    %load/vec4 v0x563487db4dd0_0;
    %assign/vec4 v0x563487db4ec0_0, 0;
    %load/vec4 v0x563487db52f0_0;
    %assign/vec4 v0x563487db53b0_0, 0;
    %load/vec4 v0x563487db4f60_0;
    %assign/vec4 v0x563487db5000_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x563487db3840;
T_17 ;
    %wait E_0x563487d9f170;
    %load/vec4 v0x563487db3b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x563487db4310_0;
    %load/vec4 v0x563487db40e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563487db44d0, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x563487dbdb50;
T_18 ;
    %wait E_0x563487d9f130;
    %load/vec4 v0x563487dbe680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487dbe2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563487dbdfa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dbddf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563487dbe5e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563487dbe130_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x563487dbe1f0_0;
    %assign/vec4 v0x563487dbe2e0_0, 0;
    %load/vec4 v0x563487dbded0_0;
    %assign/vec4 v0x563487dbdfa0_0, 0;
    %load/vec4 v0x563487dbdd30_0;
    %assign/vec4 v0x563487dbddf0_0, 0;
    %load/vec4 v0x563487dbe540_0;
    %assign/vec4 v0x563487dbe5e0_0, 0;
    %load/vec4 v0x563487dbe040_0;
    %assign/vec4 v0x563487dbe130_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x563487d8f8b0;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x563487dc3580_0;
    %inv;
    %store/vec4 v0x563487dc3580_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x563487d8f8b0;
T_20 ;
    %vpi_call 2 19 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563487dc36e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563487dc3780_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x563487dc3780_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x563487dc3780_0;
    %store/vec4a v0x563487dbda50, 4, 0;
    %load/vec4 v0x563487dc3780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563487dc3780_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563487dc3780_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x563487dc3780_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x563487dc3780_0;
    %store/vec4a v0x563487db44d0, 4, 0;
    %load/vec4 v0x563487dc3780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563487dc3780_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call 2 35 "$readmemb", "instruction_1.txt", v0x563487dbda50 {0 0 0};
    %vpi_func 2 39 "$fopen" 32, "output1.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x563487dc3860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563487dc3580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563487dc3620_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563487dc3620_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563487dc3620_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487db44d0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487db44d0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487db44d0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487db44d0, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487db44d0, 4, 0;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487dc02b0, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487dc02b0, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487dc02b0, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487dc02b0, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487dc02b0, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487dc02b0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487dc02b0, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563487dc02b0, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x563487d8f8b0;
T_21 ;
    %wait E_0x563487d9f170;
    %load/vec4 v0x563487dc36e0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 69 "$finish" {0 0 0};
T_21.0 ;
    %vpi_call 2 73 "$fdisplay", v0x563487dc3860_0, "cycle = %6d, PC = %6d, ", v0x563487dc36e0_0, v0x563487dbecf0_0 {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x563487dc3860_0, "Predict = %6d, IFID_Flush = %6d", v0x563487dc14c0_0, v0x563487dbbc10_0 {0 0 0};
    %load/vec4 v0x563487db9600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.2, 4;
    %vpi_call 2 76 "$fdisplay", v0x563487dc3860_0, "ALU_out = %6d", v0x563487db1930_0 {0 0 0};
T_21.2 ;
    %vpi_call 2 80 "$fdisplay", v0x563487dc3860_0, "Registers" {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x563487dc3860_0, "x0 = %6d, x8  = %6d, x16 = %6d, x24 = %6d", &A<v0x563487dc02b0, 0>, &A<v0x563487dc02b0, 8>, &A<v0x563487dc02b0, 16>, &A<v0x563487dc02b0, 24> {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x563487dc3860_0, "x1 = %6d, x9  = %6d, x17 = %6d, x25 = %6d", &A<v0x563487dc02b0, 1>, &A<v0x563487dc02b0, 9>, &A<v0x563487dc02b0, 17>, &A<v0x563487dc02b0, 25> {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x563487dc3860_0, "x2 = %6d, x10 = %6d, x18 = %6d, x26 = %6d", &A<v0x563487dc02b0, 2>, &A<v0x563487dc02b0, 10>, &A<v0x563487dc02b0, 18>, &A<v0x563487dc02b0, 26> {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x563487dc3860_0, "x3 = %6d, x11 = %6d, x19 = %6d, x27 = %6d", &A<v0x563487dc02b0, 3>, &A<v0x563487dc02b0, 11>, &A<v0x563487dc02b0, 19>, &A<v0x563487dc02b0, 27> {0 0 0};
    %vpi_call 2 85 "$fdisplay", v0x563487dc3860_0, "x4 = %6d, x12 = %6d, x20 = %6d, x28 = %6d", &A<v0x563487dc02b0, 4>, &A<v0x563487dc02b0, 12>, &A<v0x563487dc02b0, 20>, &A<v0x563487dc02b0, 28> {0 0 0};
    %vpi_call 2 86 "$fdisplay", v0x563487dc3860_0, "x5 = %6d, x13 = %6d, x21 = %6d, x29 = %6d", &A<v0x563487dc02b0, 5>, &A<v0x563487dc02b0, 13>, &A<v0x563487dc02b0, 21>, &A<v0x563487dc02b0, 29> {0 0 0};
    %vpi_call 2 87 "$fdisplay", v0x563487dc3860_0, "x6 = %6d, x14 = %6d, x22 = %6d, x30 = %6d", &A<v0x563487dc02b0, 6>, &A<v0x563487dc02b0, 14>, &A<v0x563487dc02b0, 22>, &A<v0x563487dc02b0, 30> {0 0 0};
    %vpi_call 2 88 "$fdisplay", v0x563487dc3860_0, "x7 = %6d, x15 = %6d, x23 = %6d, x31 = %6d", &A<v0x563487dc02b0, 7>, &A<v0x563487dc02b0, 15>, &A<v0x563487dc02b0, 23>, &A<v0x563487dc02b0, 31> {0 0 0};
    %vpi_call 2 92 "$fdisplay", v0x563487dc3860_0, "Data Memory: 0x00 = %6d", &A<v0x563487db44d0, 0> {0 0 0};
    %vpi_call 2 93 "$fdisplay", v0x563487dc3860_0, "Data Memory: 0x04 = %6d", &A<v0x563487db44d0, 1> {0 0 0};
    %vpi_call 2 94 "$fdisplay", v0x563487dc3860_0, "Data Memory: 0x08 = %6d", &A<v0x563487db44d0, 2> {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x563487dc3860_0, "Data Memory: 0x0C = %6d", &A<v0x563487db44d0, 3> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x563487dc3860_0, "Data Memory: 0x10 = %6d", &A<v0x563487db44d0, 4> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x563487dc3860_0, "Data Memory: 0x14 = %6d", &A<v0x563487db44d0, 5> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x563487dc3860_0, "Data Memory: 0x18 = %6d", &A<v0x563487db44d0, 6> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x563487dc3860_0, "Data Memory: 0x1C = %6d", &A<v0x563487db44d0, 7> {0 0 0};
    %vpi_call 2 101 "$fdisplay", v0x563487dc3860_0, "\012" {0 0 0};
    %load/vec4 v0x563487dc36e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563487dc36e0_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "MUX4to1.v";
    "MUX32.v";
    "Forward_Unit.v";
    "Hazard_Unit.v";
    "ID_EX.v";
    "IF_ID.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "PC.v";
    "Registers.v";
    "branch_predictor.v";
