
********************************************************
******        tp5_top                             ******
********************************************************


                 SEGMENT  TABLE

segment : seg_reset , base = 0xbfc00000 , size = 0x1000 , target = 0 , cached = 1
segment : seg_kcode , base = 0x80000000 , size = 0x4000 , target = 1 , cached = 1
segment : seg_kdata , base = 0x82000000 , size = 0x10000 , target = 1 , cached = 1
segment : seg_kunc , base = 0x81000000 , size = 0x10000 , target = 1 , cached = 0
segment : seg_code , base = 0x400000 , size = 0x4000 , target = 1 , cached = 1
segment : seg_stack , base = 0x2000000 , size = 0x100000 , target = 1 , cached = 1
segment : seg_data , base = 0x1000000 , size = 0x80000 , target = 1 , cached = 1
segment : seg_fbf , base = 0x96000000 , size = 0x10000 , target = 3 , cached = 0
segment : seg_tty , base = 0x90000000 , size = 0x20 , target = 2 , cached = 0
segment : seg_icu , base = 0x9f000000 , size = 0x40 , target = 4 , cached = 0
segment : seg_tim , base = 0x91000000 , size = 0x20 , target = 5 , cached = 0
segment : seg_dma , base = 0x93000000 , size = 0x20 , target = 6 , cached = 0
segment : seg_ioc , base = 0x92000000 , size = 0x20 , target = 7 , cached = 0



Instanciation of PibuBcu : bcu
    nb_master = 4
    nb_target = 8
    time_out  = 100

Instanciation of PibusSimpleRam : rom
    latency = 0
    segment seg_reset | base = 0xbfc00000 | size = 0x1000

Instanciation of PibusSimpleRam : ram
    latency = 0
    segment seg_kcode | base = 0x80000000 | size = 0x4000
    segment seg_kdata | base = 0x82000000 | size = 0x10000
    segment seg_kunc | base = 0x81000000 | size = 0x10000
    segment seg_code | base = 0x400000 | size = 0x4000
    segment seg_stack | base = 0x2000000 | size = 0x100000
    segment seg_data | base = 0x1000000 | size = 0x80000

Instanciation of PibusMultiTty : tty
    ntty = 2
    segment seg_tty | base = 0x90000000 | size = 0x20

Instanciation of PibusFrameBuffer : fbf
    latency = 0
    segment seg_fbf | base = 0x96000000 | size = 0x10000

Instanciation of PibusIcu : icu
    irq_in  = 6
    irq_out = 2
    segment seg_icu | base = 0x9f000000 | size = 0x40

Instanciation of PibusMultiTimer : tim
    ntimer = 2
    segment seg_tim | base = 0x91000000 | size = 0x20

Instanciation of PibusDma : dma
    burst length = 10
    segment seg_dma | base = 0x93000000 | size = 0x20

Instanciation of PibusBlockDevice : ioc
    file_name  = soft/Makefile
    block_size = 512
    latency    = 1000
    segment seg_ioc | base = 0x92000000 | size = 0x20

Instanciation of PibusMips32Xcache : proc[0]
    proc_id      = 0
    icache_ways  = 4
    icache_sets  = 128
    icache_words = 8
    dcache_ways  = 4
    dcache_sets  = 128
    dcache_words = 8
    wbuf_depth   = 8
    snoop        = 0

Instanciation of PibusMips32Xcache : proc[1]
    proc_id      = 1
    icache_ways  = 4
    icache_sets  = 128
    icache_words = 8
    dcache_ways  = 4
    dcache_sets  = 128
    dcache_words = 8
    wbuf_depth   = 8
    snoop        = 0

bcu : connected
ram : connected
rom : connected
tty : connected
tim : connected
fbf : connected
icu : connected
dma : connected
ioc : connected
procs : connected

Loading at 0xbfc00000 size 0x1000: seg_reset 
Loading at 0x80000000 size 0x4000: seg_kcode .MIPS.abiflags 
Loading at 0x82000000 size 0x10000: seg_kdata 
Loading at 0x81000000 size 0x10000: seg_kunc 
Loading at 0x400000 size 0x4000: seg_code .MIPS.abiflags 
Loading at 0x2000000 size 0x100000: nothing
Loading at 0x1000000 size 0x80000: seg_data 
*******************  cycle = 1 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_SELECT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0
ack         = 0
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 2 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0
ack         = 0
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 3 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = AD | selected target = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00000
ack         = 0
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 4 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00004
ack         = 0x2
data        = 0x401b7801
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 5 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00008
ack         = 0x2
data        = 0x337b0001
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 6 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc0000c
ack         = 0x2
data        = 0x1760001b
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 7 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00010
ack         = 0x2
data        = 0x3c0c8200
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 8 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00014
ack         = 0x2
data        = 0x258c031c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 9 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00018
ack         = 0x2
data        = 0x3c0d8000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 10 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0xbfc0001c
ack         = 0x2
data        = 0x25ad1c1c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 11 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DT | granted master = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc0001c
ack         = 0x2
data        = 0xad8d0008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 12 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
bcu : fsm = AD | selected target = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00000
ack         = 0x2
data        = 0xad8d0008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 13 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00004
ack         = 0x2
data        = 0x401b7801
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 14 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00008
ack         = 0x2
data        = 0x337b0001
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 15 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc0000c
ack         = 0x2
data        = 0x1760001b
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 16 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00010
ack         = 0x2
data        = 0x3c0c8200
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 17 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00014
ack         = 0x2
data        = 0x258c031c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 18 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00018
ack         = 0x2
data        = 0x3c0d8000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 19 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0xbfc0001c
ack         = 0x2
data        = 0x25ad1c1c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 20 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc0001c
ack         = 0x2
data        = 0xad8d0008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 21 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00060
ack         = 0x2
data        = 0xad8d0008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 22 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00064
ack         = 0x2
data        = 0x409a6000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 23 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00068
ack         = 0x2
data        = 0x3c1a0100
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 24 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00000>
proc[0] : <InsRsp    valid no error ins 0x401b7801>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc0006c
ack         = 0x2
data        = 0x275a0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 25 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00004>
proc[0] : <InsRsp    valid no error ins 0x337b0001>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00070
ack         = 0x2
data        = 0x8f5a0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 26 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00008>
proc[0] : <InsRsp    valid no error ins 0x1760001b>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00074
ack         = 0x2
data        = 0x409a7000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 27 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc0000c>
proc[0] : <InsRsp    valid no error ins 0x3c0c8200>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00078
ack         = 0x2
data        = 0x42000018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 28 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00010>
proc[0] : <InsRsp    valid no error ins 0x258c031c>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0xbfc0007c
ack         = 0x2
data        = 0x3c0c8200
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 29 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00014>
proc[0] : <InsRsp    valid no error ins 0x3c0d8000>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc0007c
ack         = 0x2
data        = 0x258c031c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 30 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00018>
proc[0] : <InsRsp    valid no error ins 0x25ad1c1c>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc0007c
ack         = 0x2
data        = 0x258c031c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 31 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc0001c>
proc[0] : <InsRsp    valid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_HYPER type DATA_READ @ 0 wdata 0 be 0>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc0007c
ack         = 0x2
data        = 0x258c031c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 32 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_MISS_SELECT  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc0007c
ack         = 0x2
data        = 0x258c031c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 33 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
  WBUF = 0x1 
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc0007c
ack         = 0x2
data        = 0x258c031c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 34 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
  WBUF = 0x1 
bcu : fsm = AD | selected target = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00020
ack         = 0x2
data        = 0x258c031c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 35 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00024
ack         = 0x2
data        = 0x3c0c9f00
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 36 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00028
ack         = 0x2
data        = 0x258c0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 37 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc0002c
ack         = 0x2
data        = 0x24080004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 38 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00030
ack         = 0x2
data        = 0xad880008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 39 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00034
ack         = 0x2
data        = 0x1084027
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 40 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00038
ack         = 0x2
data        = 0xad88000c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 41 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0xbfc0003c
ack         = 0x2
data        = 0x3c0c9100
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 42 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
  WBUF = 0x1 
bcu : fsm = DT | granted master = 1
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc0003c
ack         = 0x2
data        = 0x258c0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 43 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = AD | selected target = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00080
ack         = 0x2
data        = 0x258c0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 44 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00084
ack         = 0x2
data        = 0x3c0d8000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 45 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp  invalid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00088
ack         = 0x2
data        = 0x25ad1c1c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 46 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00020>
proc[0] : <InsRsp    valid no error ins 0x3c0c9f00>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc0008c
ack         = 0x2
data        = 0xad8d0010
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 47 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00024>
proc[0] : <InsRsp    valid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00090
ack         = 0x2
data        = 0x3c0c9f00
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 48 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00028>
proc[0] : <InsRsp    valid no error ins 0x24080004>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00094
ack         = 0x2
data        = 0x258c0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 49 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc0002c>
proc[0] : <InsRsp    valid no error ins 0xad880008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x82000324 wdata 0x80001c1c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00098
ack         = 0x2
data        = 0x24080010
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 50 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00030>
proc[0] : <InsRsp    valid no error ins 0x1084027>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_WRITE @ 0x9f000008 wdata 0x4 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0xbfc0009c
ack         = 0x2
data        = 0xad880028
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 51 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00034>
proc[0] : <InsRsp    valid no error ins 0xad88000c>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f000008 wdata 0x4 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DT | granted master = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc0009c
ack         = 0x2
data        = 0x1084027
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 52 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00038>
proc[0] : <InsRsp    valid no error ins 0x3c0c9100>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_WRITE_AD
  WBUF = 0x1 
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x82000324
ack         = 0x2
data        = 0x1084027
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 53 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc0003c>
proc[0] : <InsRsp    valid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
  WBUF = 0x2 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x82000324
ack         = 0x2
data        = 0x80001c1c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 54 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_SELECT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x2 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x82000324
ack         = 0x2
data        = 0x80001c1c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 55 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x82000324
ack         = 0x2
data        = 0x80001c1c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 56 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
  WBUF = 0x1 
bcu : fsm = AD | selected target = 4
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 1
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x9f000008
ack         = 0x2
data        = 0x80001c1c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 57 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : SET_MASK | index = 0 | mask[0] = 0  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x9f000008
ack         = 0x2
data        = 0x4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 58 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x9f000008
ack         = 0x2
data        = 0x4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 59 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x9f000008
ack         = 0x2
data        = 0x4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 60 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 4
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 1
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x9f00000c
ack         = 0x2
data        = 0x4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 61 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : RESET_MASK | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x9f00000c
ack         = 0x2
data        = 0xfffffffb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 62 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x8200032c
ack         = 0x2
data        = 0xfffffffb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 63 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x8200032c
ack         = 0x2
data        = 0x80001c1c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 64 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
bcu : fsm = AD | selected target = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00040
ack         = 0x2
data        = 0x80001c1c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 65 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00044
ack         = 0x2
data        = 0x340dc350
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 66 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00048
ack         = 0x2
data        = 0xad8d0008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 67 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc0004c
ack         = 0x2
data        = 0xad8d0004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 68 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00050
ack         = 0x2
data        = 0x3c1d0200
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 69 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00054
ack         = 0x2
data        = 0x27bd0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 70 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00058
ack         = 0x2
data        = 0x3c1b0001
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 71 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0xbfc0005c
ack         = 0x2
data        = 0x3bbe821
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 72 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc0005c
ack         = 0x2
data        = 0x341aff13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 73 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 4
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 1
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x9f000028
ack         = 0x2
data        = 0x341aff13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 74 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : SET_MASK | index = 1 | mask[0] = 0x4  mask[0x1] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x9f000028
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 75 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp  invalid no error ins 0x258c0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x9f000028
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 76 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00040>
proc[0] : <InsRsp    valid no error ins 0x340dc350>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x9f000028
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 77 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00044>
proc[0] : <InsRsp    valid no error ins 0xad8d0008>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x9f00000c wdata 0xfffffffb be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000a0
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 78 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00048>
proc[0] : <InsRsp    valid no error ins 0xad8d0004>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_WRITE @ 0x91000008 wdata 0xc350 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000a4
ack         = 0x2
data        = 0xad88002c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 79 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc0004c>
proc[0] : <InsRsp    valid no error ins 0x3c1d0200>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000a8
ack         = 0x2
data        = 0x3c0c9100
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 80 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00050>
proc[0] : <InsRsp    valid no error ins 0x27bd0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000ac
ack         = 0x2
data        = 0x258c0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 81 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00054>
proc[0] : <InsRsp    valid no error ins 0x3c1b0001>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000b0
ack         = 0x2
data        = 0x3c0d0001
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 82 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00058>
proc[0] : <InsRsp    valid no error ins 0x3bbe821>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000b4
ack         = 0x2
data        = 0x35ad86a0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 83 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc0005c>
proc[0] : <InsRsp    valid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000b8
ack         = 0x2
data        = 0xad8d0018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 84 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_SELECT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0xbfc000bc
ack         = 0x2
data        = 0xad8d0014
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 85 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DT | granted master = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc000bc
ack         = 0x2
data        = 0x3c1d0200
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 86 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
  WBUF = 0x1 
bcu : fsm = AD | selected target = 5
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 1
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x91000008
ack         = 0x2
data        = 0x3c1d0200
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 87 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : WRITE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x91000008
ack         = 0x2
data        = 0xc350
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 88 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x91000008
ack         = 0x2
data        = 0xc350
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 89 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x91000008
ack         = 0x2
data        = 0xc350
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 90 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 5
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 1
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x91000004
ack         = 0x2
data        = 0xc350
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 91 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : WRITE   period[0] = 0xc350   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x91000004
ack         = 0x2
data        = 0xc350
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 92 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x91000004
ack         = 0x2
data        = 0xc350
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 93 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = AD | selected target = 4
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 1
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x9f00002c
ack         = 0x2
data        = 0xc350
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 94 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : RESET_MASK | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x9f00002c
ack         = 0x2
data        = 0xffffffef
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 95 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
bcu : fsm = AD | selected target = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00060
ack         = 0x2
data        = 0xffffffef
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 96 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00064
ack         = 0x2
data        = 0x409a6000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 97 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00068
ack         = 0x2
data        = 0x3c1a0100
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 98 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc0006c
ack         = 0x2
data        = 0x275a0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 99 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00070
ack         = 0x2
data        = 0x8f5a0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 100 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00074
ack         = 0x2
data        = 0x409a7000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 101 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc00078
ack         = 0x2
data        = 0x42000018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 102 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0xbfc0007c
ack         = 0x2
data        = 0x3c0c8200
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 103 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc0007c
ack         = 0x2
data        = 0x258c031c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 104 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 5
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 1
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x91000018
ack         = 0x2
data        = 0x258c031c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 105 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : WRITE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x91000018
ack         = 0x2
data        = 0x186a0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 106 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp  invalid no error ins 0x341aff13>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x91000018
ack         = 0x2
data        = 0x186a0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 107 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00060>
proc[0] : <InsRsp    valid no error ins 0x409a6000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x91000018
ack         = 0x2
data        = 0x186a0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 108 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00064>
proc[0] : <InsRsp    valid no error ins 0x3c1a0100>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 5
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 1
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x91000014
ack         = 0x2
data        = 0x186a0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 109 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00068>
proc[0] : <InsRsp    valid no error ins 0x275a0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : WRITE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x91000014
ack         = 0x2
data        = 0x186a0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 110 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc0006c>
proc[0] : <InsRsp    valid no error ins 0x8f5a0000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_WRITE @ 0x91000004 wdata 0xc350 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x91000014
ack         = 0x2
data        = 0x186a0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 111 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_SELECT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x91000014
ack         = 0x2
data        = 0x186a0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 112 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = AD | selected target = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000c0
ack         = 0x2
data        = 0x186a0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 113 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000c4
ack         = 0x2
data        = 0x27bd0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 114 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000c8
ack         = 0x2
data        = 0x3c1b0002
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 115 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000cc
ack         = 0x2
data        = 0x3bbe821
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 116 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000d0
ack         = 0x2
data        = 0x341aff13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 117 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000d4
ack         = 0x2
data        = 0x409a6000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 118 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000d8
ack         = 0x2
data        = 0x3c1a0100
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 119 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0xbfc000dc
ack         = 0x2
data        = 0x275a0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 120 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DT | granted master = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc000dc
ack         = 0x2
data        = 0x8f5a0004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 121 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000000
ack         = 0x2
data        = 0x8f5a0004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 122 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000004
ack         = 0x2
data        = 0x4012e8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 123 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000008
ack         = 0x2
data        = 0x4013fc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 124 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x100000c
ack         = 0x2
data        = 0x2d
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 125 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000010
ack         = 0x2
data        = 0x7830
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 126 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000014
ack         = 0x2
data        = 0x40091c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 127 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000018
ack         = 0x2
data        = 0x400944
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 128 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x100001c
ack         = 0x2
data        = 0x400bf8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 129 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DT
bcu : fsm = DT
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x100001c
ack         = 0x2
data        = 0x400bf8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 130 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x100001c
ack         = 0x2
data        = 0x400bf8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 131 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_UPDT  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x100001c
ack         = 0x2
data        = 0x400bf8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 132 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x100001c
ack         = 0x2
data        = 0x400bf8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 133 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x4012e8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x100001c
ack         = 0x2
data        = 0x400bf8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 134 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00070>
proc[0] : <InsRsp    valid no error ins 0x409a7000>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000000
ack         = 0x2
data        = 0x400bf8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 135 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0xbfc00074>
proc[0] : <InsRsp    valid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000004
ack         = 0x2
data        = 0x4012e8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 136 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_SELECT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000008
ack         = 0x2
data        = 0x4013fc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 137 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x100000c
ack         = 0x2
data        = 0x2d
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 138 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000010
ack         = 0x2
data        = 0x7830
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 139 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000014
ack         = 0x2
data        = 0x40091c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 140 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000018
ack         = 0x2
data        = 0x400944
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 141 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x100001c
ack         = 0x2
data        = 0x400bf8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 142 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x100001c
ack         = 0x2
data        = 0x400bf8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 143 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4012e0
ack         = 0x2
data        = 0x400bf8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 144 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4012e4
ack         = 0x2
data        = 0x3e00008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 145 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4012e8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 146 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4012ec
ack         = 0x2
data        = 0x27bdf038
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 147 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4012f0
ack         = 0x2
data        = 0xafbf0fc4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 148 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4012f4
ack         = 0x2
data        = 0xafbe0fc0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 149 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4012f8
ack         = 0x2
data        = 0x3a0f025
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 150 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x4012fc
ack         = 0x2
data        = 0x24020002
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 151 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x4012fc
ack         = 0x2
data        = 0xafc20010
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 152 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000e0
ack         = 0x2
data        = 0xafc20010
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 153 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000e4
ack         = 0x2
data        = 0x409a7000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 154 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp  invalid no error ins 0x42000018>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000e8
ack         = 0x2
data        = 0x42000018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 155 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012e8>
proc[0] : <InsRsp    valid no error ins 0x27bdf038>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000ec
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 156 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012ec>
proc[0] : <InsRsp    valid no error ins 0xafbf0fc4>
proc[0] : <DataReq invalid mode MODE_KERNEL type DATA_READ @ 0x1000000 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4012e8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000f0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 157 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012f0>
proc[0] : <InsRsp    valid no error ins 0xafbe0fc0>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200fffc wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000f4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 158 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012f4>
proc[0] : <InsRsp    valid no error ins 0x3a0f025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200fff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0xbfc000f8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 159 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012f8>
proc[0] : <InsRsp    valid no error ins 0x24020002>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200fff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 1
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0xbfc000fc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 160 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4012fc>
proc[0] : <InsRsp    valid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200fff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DT | granted master = 0
rom : READ_OK
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0xbfc000fc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 161 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_MISS_SELECT  DCACHE_WRITE_REQ  PIBUS_WRITE_AD
  WBUF = 0x1 
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200fffc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 162 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
  WBUF = 0x2 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200fffc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 163 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x2 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200fffc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 164 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200fffc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 165 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
  WBUF = 0x1 
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200fff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 166 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200fff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 167 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200fff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 168 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4013e0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 169 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4013e4
ack         = 0x2
data        = 0xc100472
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 170 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4013e8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 171 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4013ec
ack         = 0x2
data        = 0x8fc20010
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 172 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4013f0
ack         = 0x2
data        = 0x24420001
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 173 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4013f4
ack         = 0x2
data        = 0xafc20010
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 174 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4013f8
ack         = 0x2
data        = 0x1000ffc7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 175 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x4013fc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 176 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x4013fc
ack         = 0x2
data        = 0x27bdffe0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 177 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200f048
ack         = 0x2
data        = 0x27bdffe0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 178 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f048
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 179 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f048
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 180 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f048
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 181 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401300
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 182 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401304
ack         = 0x2
data        = 0xafc00014
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 183 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401308
ack         = 0x2
data        = 0x3c020100
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 184 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x40130c
ack         = 0x2
data        = 0x2444007c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 185 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401310
ack         = 0x2
data        = 0xc1001ea
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 186 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401314
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 187 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401318
ack         = 0x2
data        = 0x24020001
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 188 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x40131c
ack         = 0x2
data        = 0xafc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 189 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40131c
ack         = 0x2
data        = 0xafc0001c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 190 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401400
ack         = 0x2
data        = 0xafc0001c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 191 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401404
ack         = 0x2
data        = 0xafbf001c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 192 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp  invalid no error ins 0xafc20010>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401408
ack         = 0x2
data        = 0xafbe0018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 193 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401300>
proc[0] : <InsRsp    valid no error ins 0xafc00014>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f048 wdata 0x2 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x40140c
ack         = 0x2
data        = 0x3a0f025
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 194 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401304>
proc[0] : <InsRsp    valid no error ins 0x3c020100>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401410
ack         = 0x2
data        = 0x3c020100
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 195 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401308>
proc[0] : <InsRsp    valid no error ins 0x2444007c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401414
ack         = 0x2
data        = 0x244400c8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 196 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40130c>
proc[0] : <InsRsp    valid no error ins 0xc1001ea>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x401418
ack         = 0x2
data        = 0xc1001ea
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 197 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x401310>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x40141c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 198 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_SELECT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40141c
ack         = 0x2
data        = 0x3c020100
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 199 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200f04c
ack         = 0x2
data        = 0x3c020100
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 200 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f04c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 201 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f04c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 202 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f04c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 203 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007a0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 204 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007a4
ack         = 0x2
data        = 0x3e00008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 205 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007a8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 206 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007ac
ack         = 0x2
data        = 0x27bdffa8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 207 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007b0
ack         = 0x2
data        = 0xafbf0054
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 208 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007b4
ack         = 0x2
data        = 0xafbe0050
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 209 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007b8
ack         = 0x2
data        = 0x3a0f025
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 210 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x4007bc
ack         = 0x2
data        = 0xafc40058
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 211 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x4007bc
ack         = 0x2
data        = 0xafc5005c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 212 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201fffc
ack         = 0x2
data        = 0xafc5005c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 213 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201fffc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 214 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201fffc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 215 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007a8>
proc[0] : <InsRsp    valid no error ins 0x27bdffa8>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201fffc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 216 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ac>
proc[0] : <InsRsp    valid no error ins 0xafbf0054>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f04c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201fff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 217 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007b0>
proc[0] : <InsRsp    valid no error ins 0xafbe0050>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200f034 wdata 0x401314 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201fff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 218 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007b4>
proc[0] : <InsRsp    valid no error ins 0x3a0f025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200f030 wdata 0x200f038 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201fff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 219 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007b8>
proc[0] : <InsRsp    valid no error ins 0xafc40058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f030 wdata 0x200f038 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201fff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 220 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007bc>
proc[0] : <InsRsp    valid no error ins 0xafc5005c>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200f038 wdata 0x100007c be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_WRITE_AD
  WBUF = 0x1 
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200f034
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 221 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_MISS_SELECT  DCACHE_WRITE_REQ  PIBUS_WRITE_DT
  WBUF = 0x2 
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f034
ack         = 0x2
data        = 0x401314
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 222 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x3 
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007a0
ack         = 0x2
data        = 0x401314
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 223 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x2 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007a4
ack         = 0x2
data        = 0x3e00008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 224 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x2 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007a8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 225 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x2 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007ac
ack         = 0x2
data        = 0x27bdffa8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 226 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x2 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007b0
ack         = 0x2
data        = 0xafbf0054
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 227 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x2 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007b4
ack         = 0x2
data        = 0xafbe0050
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 228 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x2 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007b8
ack         = 0x2
data        = 0x3a0f025
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 229 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x2 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x4007bc
ack         = 0x2
data        = 0xafc40058
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 230 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x2 
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x4007bc
ack         = 0x2
data        = 0xafc5005c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 231 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
  WBUF = 0x2 
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200f030
ack         = 0x2
data        = 0xafc5005c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 232 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
  WBUF = 0x2 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f030
ack         = 0x2
data        = 0x200f038
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 233 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x2 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f030
ack         = 0x2
data        = 0x200f038
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 234 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f030
ack         = 0x2
data        = 0x200f038
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 235 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
  WBUF = 0x1 
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200f038
ack         = 0x2
data        = 0x200f038
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 236 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f038
ack         = 0x2
data        = 0x100007c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 237 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f038
ack         = 0x2
data        = 0x100007c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 238 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f038
ack         = 0x2
data        = 0x100007c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 239 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffdc
ack         = 0x2
data        = 0x100007c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 240 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffdc
ack         = 0x2
data        = 0x40141c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 241 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200f03c
ack         = 0x2
data        = 0x40141c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 242 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f03c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 243 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffd8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 244 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffd8
ack         = 0x2
data        = 0x201ffe0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 245 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007c0
ack         = 0x2
data        = 0x201ffe0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 246 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007c4
ack         = 0x2
data        = 0xafc60060
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 247 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007c8
ack         = 0x2
data        = 0xafc70064
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 248 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007cc
ack         = 0x2
data        = 0x27c2005c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 249 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007d0
ack         = 0x2
data        = 0xafc20034
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 250 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007d4
ack         = 0x2
data        = 0x10000044
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 251 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007d8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 252 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x4007dc
ack         = 0x2
data        = 0xafc00018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 253 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x4007dc
ack         = 0x2
data        = 0x10000004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 254 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffe0
ack         = 0x2
data        = 0x10000004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 255 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffe0
ack         = 0x2
data        = 0x10000c8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 256 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp  invalid no error ins 0xafc5005c>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffe0
ack         = 0x2
data        = 0x10000c8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 257 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c0>
proc[0] : <InsRsp    valid no error ins 0xafc60060>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f03c wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffe0
ack         = 0x2
data        = 0x10000c8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 258 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c4>
proc[0] : <InsRsp    valid no error ins 0xafc70064>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200f040 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffe4
ack         = 0x2
data        = 0x10000c8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 259 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007c8>
proc[0] : <InsRsp    valid no error ins 0x27c2005c>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200f044 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffe4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 260 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007cc>
proc[0] : <InsRsp    valid no error ins 0xafc20034>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f044 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffe4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 261 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007d0>
proc[0] : <InsRsp    valid no error ins 0x10000044>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_WRITE_AD
  WBUF = 0x1 
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200f040
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 262 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007d4>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
  WBUF = 0x2 
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f040
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 263 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_SELECT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x2 
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007c0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 264 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007c4
ack         = 0x2
data        = 0xafc60060
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 265 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007c8
ack         = 0x2
data        = 0xafc70064
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 266 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007cc
ack         = 0x2
data        = 0x27c2005c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 267 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007d0
ack         = 0x2
data        = 0xafc20034
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 268 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007d4
ack         = 0x2
data        = 0x10000044
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 269 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007d8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 270 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x4007dc
ack         = 0x2
data        = 0xafc00018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 271 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
  WBUF = 0x1 
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x4007dc
ack         = 0x2
data        = 0x10000004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 272 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
  WBUF = 0x1 
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200f044
ack         = 0x2
data        = 0x10000004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 273 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f044
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 274 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f044
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 275 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f044
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 276 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200f014
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 277 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f014
ack         = 0x2
data        = 0x200f03c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 278 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200f014
ack         = 0x2
data        = 0x200f03c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 279 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffe8
ack         = 0x2
data        = 0x200f03c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 280 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffe8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 281 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008e0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 282 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008e4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 283 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008e8
ack         = 0x2
data        = 0x8fc20058
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 284 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008ec
ack         = 0x2
data        = 0x80420000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 285 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008f0
ack         = 0x2
data        = 0x1440ffba
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 286 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008f4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 287 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008f8
ack         = 0x2
data        = 0x1025
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 288 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x4008fc
ack         = 0x2
data        = 0x100000c5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 289 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x4008fc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 290 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffec
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 291 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffec
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 292 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp  invalid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffec
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 293 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200f014 wdata 0x200f03c be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffec
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 294 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_SELECT  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffbc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 295 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffbc
ack         = 0x2
data        = 0x201ffe4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 296 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200f020
ack         = 0x2
data        = 0x201ffe4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 297 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200f024
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 298 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200f028
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 299 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200f02c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 300 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200f030
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 301 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200f034
ack         = 0x2
data        = 0x200f038
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 302 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200f038
ack         = 0x2
data        = 0x401314
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 303 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x200f03c
ack         = 0x2
data        = 0x100007c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 304 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x200f03c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 305 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008e0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 306 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_MISS_UPDT  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008e4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 307 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008e8
ack         = 0x2
data        = 0x8fc20058
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 308 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008ec
ack         = 0x2
data        = 0x80420000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 309 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008e8>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008f0
ack         = 0x2
data        = 0x1440ffba
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 310 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_SELECT  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008f4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 311 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4008f8
ack         = 0x2
data        = 0x1025
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 312 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x4008fc
ack         = 0x2
data        = 0x100000c5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 313 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x4008fc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 314 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000060
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 315 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000064
ack         = 0x2
data        = 0x400bf8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 316 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000068
ack         = 0x2
data        = 0x400a8c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 317 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x100006c
ack         = 0x2
data        = 0x33323130
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 318 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000070
ack         = 0x2
data        = 0x37363534
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 319 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000074
ack         = 0x2
data        = 0x42413938
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 320 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000078
ack         = 0x2
data        = 0x46454443
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 321 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x100007c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 322 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x100007c
ack         = 0x2
data        = 0x202a2a2a
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 323 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ffe0
ack         = 0x2
data        = 0x202a2a2a
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 324 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_UPDT  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ffe4
ack         = 0x2
data        = 0x10000c8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 325 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ffe8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 326 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ffec
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 327 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008ec>
proc[0] : <InsRsp    valid no error ins 0x1440ffba>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201fff0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 328 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4008f0>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201fff4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 329 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007d8>
proc[0] : <InsRsp    valid no error ins 0xafc00018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201fff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 330 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007dc>
proc[0] : <InsRsp    valid no error ins 0x10000004>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x201fffc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 331 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_SELECT  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201fffc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 332 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201fffc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 333 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 334 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 335 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 336 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 337 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007e0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 338 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007e4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 339 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007e8
ack         = 0x2
data        = 0x8fc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 340 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007ec
ack         = 0x2
data        = 0x24420001
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 341 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007f0
ack         = 0x2
data        = 0xafc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 342 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007f4
ack         = 0x2
data        = 0x8fc30058
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 343 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007f8
ack         = 0x2
data        = 0x8fc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 344 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x4007fc
ack         = 0x2
data        = 0x621021
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 345 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x4007fc
ack         = 0x2
data        = 0x80420000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 346 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x10000c0
ack         = 0x2
data        = 0x80420000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 347 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x10000c4
ack         = 0x2
data        = 0x6c6c7566
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 348 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp  invalid no error ins 0x10000004>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x10000c8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 349 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e0>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x10000cc
ack         = 0x2
data        = 0x746e4920
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 350 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x10000d0
ack         = 0x2
data        = 0x63617265
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 351 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x10000d4
ack         = 0x2
data        = 0x65766974
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 352 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_SELECT  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x10000d8
ack         = 0x2
data        = 0x43475020
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 353 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x10000dc
ack         = 0x2
data        = 0xa2044
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 354 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x10000dc
ack         = 0x2
data        = 0x2a2a2a0a
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 355 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200efe0
ack         = 0x2
data        = 0x2a2a2a0a
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 356 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200efe4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 357 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200efe8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 358 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200efec
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 359 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200eff0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 360 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200eff4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 361 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x200eff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 362 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x200effc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 363 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DT
bcu : fsm = DT
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x200effc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 364 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x200effc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 365 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_MISS_UPDT  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 366 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 367 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 368 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 369 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007e0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 370 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_SELECT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007e4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 371 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007e8
ack         = 0x2
data        = 0x8fc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 372 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007ec
ack         = 0x2
data        = 0x24420001
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 373 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007f0
ack         = 0x2
data        = 0xafc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 374 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007f4
ack         = 0x2
data        = 0x8fc30058
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 375 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x4007f8
ack         = 0x2
data        = 0x8fc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 376 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x4007fc
ack         = 0x2
data        = 0x621021
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 377 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x4007fc
ack         = 0x2
data        = 0x80420000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 378 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400800
ack         = 0x2
data        = 0x80420000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 379 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400804
ack         = 0x2
data        = 0x10400008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 380 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400808
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 381 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x40080c
ack         = 0x2
data        = 0x8fc30058
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 382 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400810
ack         = 0x2
data        = 0x8fc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 383 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400814
ack         = 0x2
data        = 0x621021
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 384 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400818
ack         = 0x2
data        = 0x80430000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 385 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x40081c
ack         = 0x2
data        = 0x24020025
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 386 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40081c
ack         = 0x2
data        = 0x1462fff1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 387 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ffa0
ack         = 0x2
data        = 0x1462fff1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 388 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ffa4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 389 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp  invalid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ffa8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 390 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ffac
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 391 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ffb0
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 392 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ffb4
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 393 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ffb8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 394 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x201ffbc
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 395 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ffbc
ack         = 0x2
data        = 0x201ffe4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 396 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ffbc
ack         = 0x2
data        = 0x201ffe4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 397 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ffbc
ack         = 0x2
data        = 0x201ffe4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 398 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ffbc
ack         = 0x2
data        = 0x201ffe4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 399 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_SELECT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ffbc
ack         = 0x2
data        = 0x201ffe4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 400 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ffbc
ack         = 0x2
data        = 0x201ffe4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 401 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400820
ack         = 0x2
data        = 0x201ffe4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 402 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400824
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 403 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400828
ack         = 0x2
data        = 0x8fc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 404 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x40082c
ack         = 0x2
data        = 0x10400015
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 405 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400830
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 406 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400834
ack         = 0x2
data        = 0x8fc20058
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 407 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400838
ack         = 0x2
data        = 0xafa00010
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 408 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x40083c
ack         = 0x2
data        = 0x3825
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 409 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40083c
ack         = 0x2
data        = 0x8fc60018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 410 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_WAIT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400800
ack         = 0x2
data        = 0x8fc60018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 411 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_MISS_UPDT  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400804
ack         = 0x2
data        = 0x10400008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 412 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp  invalid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400808
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 413 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x40080c
ack         = 0x2
data        = 0x8fc30058
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 414 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400810
ack         = 0x2
data        = 0x8fc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 415 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400814
ack         = 0x2
data        = 0x621021
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 416 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400818
ack         = 0x2
data        = 0x80430000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 417 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x40081c
ack         = 0x2
data        = 0x24020025
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 418 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x1 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40081c
ack         = 0x2
data        = 0x1462fff1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 419 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40081c
ack         = 0x2
data        = 0x1462fff1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 420 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40081c
ack         = 0x2
data        = 0x1462fff1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 421 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x1>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40081c
ack         = 0x2
data        = 0x1462fff1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 422 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1462fff1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 423 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 424 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 425 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 426 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 427 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 428 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 429 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x1>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 430 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 431 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 432 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 433 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400820
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 434 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400824
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 435 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400828
ack         = 0x2
data        = 0x8fc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 436 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x1>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x40082c
ack         = 0x2
data        = 0x10400015
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 437 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400830
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 438 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400834
ack         = 0x2
data        = 0x8fc20058
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 439 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x2 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400838
ack         = 0x2
data        = 0xafa00010
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 440 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x40083c
ack         = 0x2
data        = 0x3825
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 441 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40083c
ack         = 0x2
data        = 0x8fc60018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 442 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x2>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40083c
ack         = 0x2
data        = 0x8fc60018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 443 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x2>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8fc60018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 444 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x2>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 445 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 446 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 447 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 448 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 449 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 450 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x2>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 451 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x2>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 452 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x2>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 453 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 454 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 455 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 456 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 457 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x2>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 458 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x2>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 459 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x2>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 460 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x3 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 461 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 462 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 463 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x3>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 464 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x3>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 465 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x3>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 466 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 467 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 468 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 469 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 470 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 471 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x3>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 472 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x3>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 473 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x3>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 474 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 475 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 476 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 477 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100007c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x202a2a2a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 478 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x3>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 479 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x3>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 480 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x3>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 481 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x4 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 482 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 483 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 484 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 485 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 486 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 487 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_SELECT  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 488 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 489 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000080
ack         = 0x2
data        = 0x4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 490 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000084
ack         = 0x2
data        = 0x72617453
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 491 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000088
ack         = 0x2
data        = 0x676e6974
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 492 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x100008c
ack         = 0x2
data        = 0x69725020
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 493 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000090
ack         = 0x2
data        = 0x4320656d
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 494 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000094
ack         = 0x2
data        = 0x75706d6f
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 495 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x1000098
ack         = 0x2
data        = 0x69746174
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 496 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DTAD
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x100009c
ack         = 0x2
data        = 0x2a206e6f
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 497 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_READ_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x100009c
ack         = 0x2
data        = 0xa0a2a2a
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 498 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_WAIT  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xa0a2a2a
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 499 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_MISS_UPDT  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 500 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 501 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 502 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 503 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 504 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 505 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 506 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 507 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 508 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 509 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 510 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 511 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 512 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 513 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 514 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 515 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x4>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 516 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x5 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 517 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x3
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 518 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 519 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x5>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 520 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x5>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 521 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x5>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 522 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 523 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 524 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 525 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 526 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 527 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x5>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 528 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x5>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 529 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x5>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 530 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 531 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 532 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 533 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 534 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x5>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 535 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x5>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 536 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x5>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 537 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x6 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 538 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 539 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 540 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x6>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 541 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x6>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x5
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 542 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x6>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 543 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 544 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 545 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 546 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 547 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 548 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x6>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 549 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x6>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 550 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x6>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 551 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 552 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 553 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 554 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 555 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x6>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 556 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x6>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 557 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x6>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 558 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x7 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 559 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 560 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 561 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x7>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 562 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x7>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x6
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 563 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x7>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 564 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 565 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 566 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 567 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 568 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 569 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x7>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 570 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x7>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 571 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x7>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 572 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 573 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 574 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 575 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000080 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x72617453>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 576 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x7>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 577 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x7>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 578 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x7>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 579 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x8 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 580 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 581 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 582 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 583 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x7
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 584 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 585 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 586 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 587 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 588 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 589 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 590 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 591 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 592 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 593 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 594 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 595 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 596 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 597 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 598 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 599 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x8>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 600 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x9 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 601 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 602 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 603 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x9>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 604 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x9>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 605 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x9>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 606 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 607 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 608 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 609 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 610 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 611 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x9>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 612 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x9>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 613 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x9>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 614 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 615 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 616 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 617 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 618 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x9>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 619 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x9>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 620 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x9>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 621 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0xa be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 622 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 623 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 624 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xa>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 625 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xa>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x9
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 626 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xa>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 627 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 628 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 629 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 630 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 631 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 632 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xa>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 633 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xa>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 634 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xa>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 635 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 636 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 637 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 638 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 639 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xa>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 640 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xa>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 641 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xa>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 642 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0xb be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 643 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 644 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 645 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xb>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 646 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xb>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xa
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 647 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xb>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 648 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 649 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 650 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 651 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 652 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 653 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xb>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 654 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xb>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 655 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xb>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 656 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 657 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 658 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 659 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000084 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x676e6974>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 660 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xb>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 661 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xb>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 662 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xb>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 663 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0xc be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 664 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 665 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 666 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xc>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 667 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xc>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xb
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 668 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xc>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 669 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 670 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 671 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 672 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 673 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 674 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xc>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 675 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xc>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 676 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xc>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 677 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 678 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 679 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 680 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 681 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xc>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 682 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xc>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 683 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xc>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 684 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0xd be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 685 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 686 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 687 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xd>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 688 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xd>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 689 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xd>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 690 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 691 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 692 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 693 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 694 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 695 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xd>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 696 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xd>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 697 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xd>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 698 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 699 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 700 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 701 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 702 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xd>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 703 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xd>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 704 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xd>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 705 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0xe be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 706 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 707 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 708 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xe>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 709 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xe>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xd
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 710 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xe>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 711 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 712 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 713 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 714 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 715 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 716 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xe>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 717 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xe>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 718 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xe>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 719 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 720 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 721 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 722 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 723 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xe>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 724 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xe>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 725 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xe>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 726 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0xf be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 727 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 728 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 729 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xf>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 730 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xf>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xe
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 731 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xf>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 732 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 733 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 734 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 735 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 736 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 737 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xf>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 738 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xf>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 739 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xf>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 740 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 741 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 742 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 743 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000088 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69725020>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 744 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0xf>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 745 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xf>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 746 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0xf>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 747 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x10 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 748 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 749 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 750 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x10>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 751 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x10>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xf
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 752 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x10>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 753 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 754 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 755 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 756 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 757 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 758 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x10>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 759 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x10>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 760 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x10>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 761 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 762 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 763 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 764 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 765 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x10>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 766 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x10>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 767 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x10>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 768 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x11 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 769 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 770 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 771 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x11>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 772 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x11>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 773 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x11>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 774 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 775 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 776 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 777 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 778 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 779 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x11>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 780 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x11>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 781 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x11>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 782 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 783 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 784 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 785 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 786 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x11>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 787 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x11>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 788 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x11>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 789 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x12 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 790 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 791 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 792 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x12>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 793 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x12>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x11
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 794 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x12>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 795 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 796 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 797 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 798 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 799 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 800 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x12>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 801 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x12>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 802 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x12>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 803 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 804 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 805 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 806 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 807 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x12>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 808 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x12>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 809 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x12>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 810 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x13 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 811 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 812 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 813 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x13>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 814 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x13>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x12
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 815 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x13>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 816 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 817 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 818 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 819 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 820 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 821 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x13>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 822 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x13>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 823 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x13>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 824 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 825 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 826 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 827 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x100008c wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x4320656d>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 828 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x13>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 829 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x13>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 830 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x13>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 831 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x14 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 832 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 833 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 834 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x14>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ffa0
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 835 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x14>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 836 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x14>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x14
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 837 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x14
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 838 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x14
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 839 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x14
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 840 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x14
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 841 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x14
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 842 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x14>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x14
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 843 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x14>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x14
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 844 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x14>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x14
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 845 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x14
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 846 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ff98
ack         = 0x2
data        = 0x14
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 847 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff98
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 848 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff98
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 849 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x14>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff98
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 850 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x14>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400840
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 851 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x14>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400844
ack         = 0x2
data        = 0x402825
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 852 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x15 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400848
ack         = 0x2
data        = 0x24040002
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 853 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x40084c
ack         = 0x2
data        = 0xc100000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 854 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400850
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 855 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x15>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400854
ack         = 0x2
data        = 0xafc2002c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 856 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x15>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400858
ack         = 0x2
data        = 0x8fc3002c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 857 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x15>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x40085c
ack         = 0x2
data        = 0x8fc20018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 858 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40085c
ack         = 0x2
data        = 0x10620004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 859 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10620004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 860 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x15
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 861 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x15
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 862 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x15
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 863 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x15>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x15
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 864 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x15>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x15
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 865 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x15>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x15
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 866 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x15
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 867 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x15
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 868 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400000
ack         = 0x2
data        = 0x15
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 869 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400004
ack         = 0x2
data        = 0x27bdfff8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 870 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x15>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400008
ack         = 0x2
data        = 0xafbf0004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 871 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x15>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x40000c
ack         = 0x2
data        = 0xafbe0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 872 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x15>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400010
ack         = 0x2
data        = 0x3a0f025
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 873 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x16 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400014
ack         = 0x2
data        = 0xafc40008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 874 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400018
ack         = 0x2
data        = 0xafc5000c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 875 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x40001c
ack         = 0x2
data        = 0xafc60010
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 876 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x16>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40001c
ack         = 0x2
data        = 0xafc70014
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 877 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x16>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0xafc70014
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 878 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x16>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x16
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 879 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x16
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 880 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x16
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 881 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x16
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 882 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x16
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 883 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x16
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 884 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x16>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x16
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 885 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x16>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ff84
ack         = 0x2
data        = 0x16
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 886 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x16>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff84
ack         = 0x2
data        = 0x400850
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 887 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff84
ack         = 0x2
data        = 0x400850
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 888 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff84
ack         = 0x2
data        = 0x400850
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 889 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ff80
ack         = 0x2
data        = 0x400850
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 890 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff80
ack         = 0x2
data        = 0x201ff88
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 891 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x16>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff80
ack         = 0x2
data        = 0x201ff88
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 892 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x16>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff80
ack         = 0x2
data        = 0x201ff88
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 893 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x16>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ff88
ack         = 0x2
data        = 0x201ff88
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 894 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x17 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff88
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 895 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff88
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 896 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff88
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 897 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x17>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ff8c
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 898 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x17>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff8c
ack         = 0x2
data        = 0x10000c8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 899 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x17>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x10000c8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 900 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x17
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 901 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ff90
ack         = 0x2
data        = 0x17
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 902 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff90
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 903 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff90
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 904 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff90
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 905 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x17>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ff94
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 906 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x17>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff94
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 907 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x17>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff94
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 908 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff94
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 909 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400020
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 910 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400024
ack         = 0x2
data        = 0x8fc20008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 911 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000090 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x75706d6f>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400028
ack         = 0x2
data        = 0x8fc4000c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 912 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x17>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x40002c
ack         = 0x2
data        = 0x8fc50010
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 913 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x17>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400030
ack         = 0x2
data        = 0x8fc60014
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 914 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x17>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400034
ack         = 0x2
data        = 0x8fc70018
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 915 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x18 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x400038
ack         = 0x2
data        = 0xc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 916 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x40003c
ack         = 0x2
data        = 0x3c0e825
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 917 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = DT
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40003c
ack         = 0x2
data        = 0x8fbf0004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 918 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x18>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x40003c
ack         = 0x2
data        = 0x8fbf0004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 919 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x18>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x8fbf0004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 920 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x18>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x18
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 921 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x18
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 922 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x18
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 923 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x18
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 924 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ff80
ack         = 0x2
data        = 0x18
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 925 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ff84
ack         = 0x2
data        = 0x201ff88
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 926 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x18>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ff88
ack         = 0x2
data        = 0x400850
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 927 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x18>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ff8c
ack         = 0x2
data        = 0x2
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 928 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x18>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ff90
ack         = 0x2
data        = 0x10000c8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 929 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x1>
proc[0] : <DataRsp   valid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ff94
ack         = 0x2
data        = 0x13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 930 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x201ff98
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 931 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x201ff9c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 932 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x1>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ff9c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 933 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x18>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ff9c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 934 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x18>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ff9c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 935 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x18>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ff9c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 936 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x19 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ff9c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 937 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ff9c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 938 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ff9c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 939 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x19>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x201ff9c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 940 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x19>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 941 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x19>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x19
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 942 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x19
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 943 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x80000180
ack         = 0x2
data        = 0x19
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 944 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x80000184
ack         = 0x2
data        = 0x401b6800
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 945 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x80000188
ack         = 0x2
data        = 0x3c1a8200
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 946 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x8000018c
ack         = 0x2
data        = 0x275a00d0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 947 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x19>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x80000190
ack         = 0x2
data        = 0x337b003c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 948 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x19>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x80000194
ack         = 0x2
data        = 0x35bd021
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 949 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x19>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x80000198
ack         = 0x2
data        = 0x8f5a0000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 950 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x2>
proc[0] : <DataRsp   valid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x8000019c
ack         = 0x2
data        = 0x3400008
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 951 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x8000019c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 952 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x8000019c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 953 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x2>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x8000019c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 954 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x19>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x8000019c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 955 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x19>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x8000019c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 956 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x19>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x8000019c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 957 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x1a be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x8000019c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 958 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x8000019c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 959 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x8000019c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 960 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x1a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = IDLE | granted master = 0
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x8000019c
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 961 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 962 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT | granted master = 1
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1a
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 963 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x820000e0
ack         = 0x2
data        = 0x1a
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 964 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x820000e4
ack         = 0x2
data        = 0x800020c4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 965 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x820000e8
ack         = 0x2
data        = 0x800020fc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 966 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x820000ec
ack         = 0x2
data        = 0x80002134
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 967 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x820000f0
ack         = 0x2
data        = 0x8000216c
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 968 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x1a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x820000f4
ack         = 0x2
data        = 0x800001a0
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 969 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x820000f8
ack         = 0x2
data        = 0x800021a4
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 970 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x820000fc
ack         = 0x2
data        = 0x800021dc
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 971 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x4>
proc[0] : <DataRsp   valid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x820000fc
ack         = 0x2
data        = 0x80002214
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 972 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x820000fc
ack         = 0x2
data        = 0x80002214
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 973 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x820000fc
ack         = 0x2
data        = 0x80002214
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 974 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x4>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x820000fc
ack         = 0x2
data        = 0x80002214
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 975 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x1a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x820000fc
ack         = 0x2
data        = 0x80002214
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 976 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x820000fc
ack         = 0x2
data        = 0x80002214
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 977 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1a>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x820000fc
ack         = 0x2
data        = 0x80002214
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 978 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x1b be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x820000fc
ack         = 0x2
data        = 0x80002214
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 979 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_REQ  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x820000fc
ack         = 0x2
data        = 0x80002214
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 980 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
  WBUF = 0x1 
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x800001a0
ack         = 0x2
data        = 0x80002214
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 981 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x1b>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x800001a4
ack         = 0x2
data        = 0x27bdffe8
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 982 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f8>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1b>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x800001a8
ack         = 0x2
data        = 0x401a6000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 983 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007fc>
proc[0] : <InsRsp    valid no error ins 0x80420000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1b>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x800001ac
ack         = 0x2
data        = 0xafba0010
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 984 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x800001b0
ack         = 0x2
data        = 0x401b7000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 985 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400800>
proc[0] : <InsRsp    valid no error ins 0x10400008>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x800001b4
ack         = 0x2
data        = 0x277b0004
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 986 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400804>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0x1
address     = 0x800001b8
ack         = 0x2
data        = 0xafbb0014
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 987 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400808>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DTAD | selected target = 1
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0x1
lock        = 0
address     = 0x800001bc
ack         = 0x2
data        = 0x305a001f
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 988 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40080c>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200f038 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x100007c>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_REQ
bcu : fsm = DT | granted master = 0
rom : IDLE
ram : READ_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x800001bc
ack         = 0x2
data        = 0x1ad080
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 989 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x1b>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_AD
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1ad080
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 990 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400810>
proc[0] : <InsRsp    valid no error ins 0x621021>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1b>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_WRITE_DT
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1b
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 991 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400814>
proc[0] : <InsRsp    valid no error ins 0x80430000>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1b>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1b
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 992 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400818>
proc[0] : <InsRsp    valid no error ins 0x24020025>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x8>
proc[0] : <DataRsp   valid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1b
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 993 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x40081c>
proc[0] : <InsRsp    valid no error ins 0x1462fff1>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1b
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 994 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x400820>
proc[0] : <InsRsp    valid no error ins 0>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1b
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 995 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e4>
proc[0] : <InsRsp    valid no error ins 0x8fc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x1000094 wdata 0 be 0x8>
proc[0] : <DataRsp invalid no error rdata 0x69746174>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1b
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 996 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq   valid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0x1b>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1b
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 997 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007e8>
proc[0] : <InsRsp    valid no error ins 0x24420001>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1b>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = IDLE | granted master = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x200eff8
ack         = 0x2
data        = 0x1b
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 998 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007ec>
proc[0] : <InsRsp    valid no error ins 0xafc20018>
proc[0] : <DataReq invalid mode MODE_USER type DATA_READ @ 0x200eff8 wdata 0 be 0xf>
proc[0] : <DataRsp invalid no error rdata 0x1b>
proc[0] : ICACHE_IDLE  DCACHE_IDLE  PIBUS_IDLE
bcu : fsm = AD | selected target = 1
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 1
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0x1
read        = 0
lock        = 0
address     = 0x201ff78
ack         = 0x2
data        = 0x1b
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
*******************  cycle = 999 ***************************************
proc[0] : <InsReq    valid mode MODE_USER @ 0x4007f0>
proc[0] : <InsRsp    valid no error ins 0x8fc30058>
proc[0] : <DataReq   valid mode MODE_USER type DATA_WRITE @ 0x200eff8 wdata 0x1c be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = DT
rom : IDLE
ram : WRITE_OK
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 1 | mask[0] = 0x4  mask[0x1] = 0x10  
tim : IDLE   period[0] = 0xc350   running[0] = 0x1
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0
lock        = 0
address     = 0x201ff78
ack         = 0x2
data        = 0xff13
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
