685|671|Public
25|$|After a {{measuring}} time of 2 or 5 minutes, {{depending on the}} data sheet specification, the measured leakage current value has to be lower than the calculated value. Normally the leakage current is always lower the longer the <b>capacitor</b> <b>voltage</b> is applied. The leakage current during operation after, for example, one hour is the operational leakage current. This value depends strongly on the manufacturer's series characteristics. It could be lower than 1/100 of the specified value.|$|E
25|$|In his 1971 paper, Chua {{extrapolated}} {{a conceptual}} symmetry between the non-linear resistor (voltage vs. current), non-linear <b>capacitor</b> (<b>voltage</b> vs. charge) and non-linear inductor (magnetic flux linkage vs. current). He then inferred {{the possibility of}} a memristor as another fundamental non-linear circuit element linking magnetic flux and charge. In contrast to a linear (or non-linear) resistor the memristor has a dynamic relationship between current and voltage including a memory of past voltages or currents. Other scientists had proposed dynamic memory resistors such as the memistor of Bernard Widrow, but Chua attempted to introduce mathematical generality.|$|E
2500|$|... as the <b>capacitor</b> <b>voltage</b> {{decreases}} from Ucharge down to Umin.|$|E
40|$|Abstract—Compared {{with the}} {{conventional}} boosting PFC con-verter, the three-level boosting PFC converter has two cascaded switches and two cascaded capacitors across the dc-side <b>voltage.</b> Two <b>capacitor</b> <b>voltages</b> {{may be different}} due to their mismatched equivalent series resistance, their mismatched capacitance, and the mismatched conducting time of the corresponding switches. It fol-lows that the controller needs to sense the <b>capacitor</b> <b>voltages</b> to balance both <b>capacitor</b> <b>voltages.</b> In this paper, the sensorless ca-pacitor voltage balancing control (SCVBC) without sensing the <b>capacitor</b> <b>voltages</b> is proposed, and {{the total number of}} the feed-back signals is saved. The proposed SCVBC is digitally imple-mented in an FPGA-based system. The provided simulated and experimental results also demonstrate the proposed SCVBC. Index Terms—Sensorless control, voltage-balancing control. I...|$|R
40|$|This paper {{presents}} a simple SVM technique of <b>capacitors</b> <b>voltages</b> balance for three-level NPC inverters. In the proposed SVM algorithm the voltages sensors are not required. An adaptative observer to estimate <b>capacitors</b> <b>voltages</b> was used. The presented SVM technique slightly modifies {{space vector modulation}} technique by adding a control parameter {{which is used to}} adjust the distribution of vector times of middle voltage vector according to the <b>capacitors</b> <b>voltages.</b> Simulation results are given to show the validity of the proposed balance algorithm...|$|R
40|$|As <b>capacitor</b> <b>voltages</b> are {{necessary}} for the three-cell DC�DC chopper control, the estimation of such voltages by an observer is attractive solution in terms of cost. However, due to the hybrid behavior of this structure, the <b>capacitor</b> <b>voltages</b> may be partially or even not observable for a given switching configuration. In other words, the observability matrix associated to the <b>capacitor</b> <b>voltages</b> never has a full rank. In {{order to make the}} observer conceivable, this paper proposes a new design by establishing sufficient conditions under which the <b>capacitor</b> <b>voltages</b> can be reconstructed within appropriate specific switching sequence and not necessarily instantly. An interconnected high gain observer is then designed for the considered structure. Furthermore, the analysis of convergence is given according to specific switching sequence, and the bounds of the observer tuning parameters are numerically verified. A significant load current benchmark including a three-cell chopper is used as prototype to show the performance and the effectiveness of the proposed observer. Wiley Online librar...|$|R
2500|$|The rate of {{self-discharge}} with decreasing <b>capacitor</b> <b>voltage</b> {{follows the}} formula ...|$|E
2500|$|That means, after [...] <b>capacitor</b> <b>voltage</b> [...] {{dropped to}} 37% {{of the initial}} value.|$|E
2500|$|The time {{curve of}} {{self-discharge}} over insulation resistance with decreasing <b>capacitor</b> <b>voltage</b> follows the formula ...|$|E
3000|$|Situation 3 : When i a <  0 and N [...] sa <  0, the <b>capacitor</b> <b>voltages</b> of the {{positive}} and negative UFBSMs are sorted together, and the UFBSMs with the lowest <b>capacitor</b> <b>voltages</b> whose sorted serial numbers are 1, 2, 3,…, N [...] sa are negatively inserted for charging, and the other UFBSMs whose sorted serial numbers are N [...] sa +  1, N [...] sa +  2,…, N [...] s [...] are bypassed.|$|R
40|$|The paper {{describes}} the operational principle of flying capacitor and modular multilevel inverters. The detailed discussions of dc link <b>capacitors</b> <b>voltage</b> balancing methods for both inverters {{are given in}} order to enable fair comparison. The causes of dc link <b>capacitors</b> <b>voltage</b> imbalance in flying capacitor multilevel inverter with more than three levels are highlighted. Computer simulation is {{used to compare the}} performance of both inverters under several operating conditions...|$|R
3000|$|Situation 1 : When i a >  0 and N [...] sa >  0, the <b>capacitor</b> <b>voltages</b> of the {{positive}} and negative UFBSMs are sorted together, and then the UFBSMs with the lowest <b>capacitor</b> <b>voltages</b> whose sorted serial numbers are 1, 2, …, N [...] sa are positively inserted for charging, and the other UFBSMs whose sorted serial numbers are N [...] sa +  1, N [...] sa +  2,…, N [...] s [...] are bypassed.|$|R
2500|$|Water is a {{relatively}} good solvent for inorganic chemicals. Treated with acids such as sulfuric acid (...) , alkalis such as potassium hydroxide (KOH), or salts such as quaternary phosphonium salts, sodium perchlorate (...) , lithium perchlorate (...) or lithium hexafluoride arsenate (...) , water offers relatively high conductivity values of about 100 to 1000mS/cm. Aqueous electrolytes have a dissociation voltage of 1.15V per electrode (2.3V <b>capacitor</b> <b>voltage)</b> and {{a relatively}} low operating temperature range. They are used in supercapacitors with low specific energy and high specific power.|$|E
2500|$|Electrolytes {{with organic}} {{solvents}} such as acetonitrile, propylene carbonate, tetrahydrofuran, diethyl carbonate, γ-butyrolactone and solutions with quaternary ammonium salts or alkyl ammonium salts such as tetraethylammonium tetrafluoroborate (...) or triethyl (metyl) tetrafluoroborate (...) {{are more expensive}} than aqueous electrolytes, {{but they have a}} higher dissociation voltage of typically 1.35V per electrode (2.7V <b>capacitor</b> <b>voltage),</b> and a higher temperature range. The lower electrical conductivity of organic solvents (10 to 60mS/cm) leads to a lower specific power, but since the specific energy increases with the square of the voltage, a higher specific energy.|$|E
2500|$|Like the {{two-level}} converter and the six-pulse line-commutated converter, a MMC {{consists of}} six valves, each connecting one AC terminal to one DC terminal. [...] However, where each valve of the two-level converter is effectively a high-voltage controlled switch {{consisting of a}} large number of IGBTs connected in series, each valve of a MMC is a separate controllable voltage source in its own right. [...] Each MMC valve consists of a number of independent converter submodules, each containing its own storage capacitor. [...] In the most common form of the circuit, the half-bridge variant, each submodule contains two IGBTs connected in series across the capacitor, with the midpoint connection and one of the two capacitor terminals brought out as external connections. Depending on which of the two IGBTs in each submodule is turned on, the capacitor is either bypassed or connected into the circuit. [...] Each submodule therefore acts as an independent two-level converter generating a voltage of either 0 or Usm (where Usm is the submodule <b>capacitor</b> <b>voltage).</b> [...] With a suitable number of submodules connected in series, the valve can synthesize a stepped voltage waveform that approximates very closely to a sine-wave and contains very low levels of harmonic distortion.|$|E
3000|$|Firstly, {{simulation}} results of fast model in PSCAD are saved as. OUT file. Then {{the data of}} <b>capacitor</b> <b>voltages</b> (U [...]...|$|R
40|$|The multicell {{converter}} topology {{possesses a}} natural voltage balancing property. This paper uses models obtained previously {{to perform a}} stability analysis of multicell converters for the general case of p-cells. It uses a generic model in steady-state- and time constant analyses to determine the stability of multicell converters. In this paper stability refers to balanced cell <b>capacitor</b> <b>voltages,</b> whereas instability refers to unbalanced cell <b>capacitor</b> <b>voltages.</b> The stability analysis is performed for both sinusoidal modulation as well as fixed duty-cycle modulation. The model used in the stability analyses in this paper is valid for any modulation method. The conditions that lead to stability of the cell <b>capacitor</b> <b>voltages</b> {{as well as that}} leading to instability are presented. Theoretical results are included to verify the presented stability analyses and properties. Conference Pape...|$|R
40|$|A {{theoretical}} {{analysis of}} the Modular Multilevel Converter is presented. The interaction between arm currents and modulating signals causes <b>capacitors</b> <b>voltage</b> oscillation at both fundamental frequency and twice the fundamental frequency. <b>Capacitors</b> <b>voltage</b> oscillation {{is the cause of}} undesired DC and second order harmonic voltage in the converter arms, besides an additional voltage at the fundamental frequency. All these components are compensated modifying the ideal modulating signals by means of additional DC, first and second order harmonic signals...|$|R
50|$|So at DC (0 Hz), the <b>capacitor</b> <b>voltage</b> is {{in phase}} with the signal voltage while the {{resistor}} voltage leads it by 90°. As frequency increases, the <b>capacitor</b> <b>voltage</b> comes {{to have a}} 90° lag relative to the signal and the resistor voltage comes to be in-phase with the signal.|$|E
5000|$|... #Caption: The {{circuit diagram}} {{for a simple}} <b>capacitor</b> <b>voltage</b> {{transformer}} ...|$|E
5000|$|... as the <b>capacitor</b> <b>voltage</b> {{decreases}} from Ucharge down to Umin.|$|E
40|$|Employing space vector {{modulation}} in a multi-level H-bridge StatCom (H-StatCom) {{can provide}} an excellent trade-off between harmonic performance and switching frequency. However {{the nature of the}} techniques used to balance the <b>capacitor</b> <b>voltages</b> in this modulation strategy are heuristic in nature, with their stability and balancing characteristics being difficult to quantify. This paper develops a method to investigate the likelihood that the <b>capacitor</b> <b>voltages</b> remain balanced for the operating modes and system parameters typical in H-StatCom applications...|$|R
40|$|In the {{conventional}} DC-AC inverter {{consisting of two}} DC-DC converters with unipolar output capacitors, the output <b>capacitor</b> <b>voltages</b> of the DC-DC converters must be higher than the DC input voltage. To overcome this weakness, this paper proposes a single-phase DC-AC inverter consisting of two embedded Z-source converters with bipolar output capacitors. The proposed inverter is composed of two embedded Z-source converters with a common DC source and output AC load. Though the output <b>capacitor</b> <b>voltages</b> of the converters are relatively low compared to those of a conventional inverter, an equivalent level of AC output voltages can be obtained. Moreover, by controlling the output <b>capacitor</b> <b>voltages</b> asymmetrically, the AC output voltage of the proposed inverter can be higher than the DC input voltage. To verify {{the validity of the}} proposed inverter, experiments were performed with a DC source voltage of 38 [*]V. By controlling the output <b>capacitor</b> <b>voltages</b> of the converters symmetrically or asymmetrically, the proposed inverter can produce sinusoidal AC output voltages. The experiments show that efficiencies of up to 95 % and 97 % can be achieved with the proposed inverter using symmetric and asymmetric control, respectively...|$|R
40|$|The {{proposed}} unity {{power factor}} converter system which {{is able to}} operate from a 150 V three-phase supply whilst delivering the required 200 V DC voltage has been built and tested. This circuit functions as a high power factor low harmonic rectifier based on the concept that the peak <b>capacitor</b> <b>voltages</b> are proportional to the line input currents. Hence the low frequency components of the <b>capacitor</b> <b>voltages</b> are also approximately proportional to the line input currents. The system can be designed to achieve nearly sinusoidal supply input currents, when operated with discontinuous resonant <b>capacitor</b> <b>voltages</b> Output power control is achieved by variations of the IGBTs switching frequency. The converter is therefore able to compensate for any changes in the load resistance. The proposed topology offers advantages, including: a relatively simple power, control and protection circuits, high power capability, and high converter efficiencies...|$|R
5000|$|The rate of {{self-discharge}} with decreasing <b>capacitor</b> <b>voltage</b> {{follows the}} formula ...|$|E
5000|$|... wherein {{also the}} <b>capacitor</b> <b>voltage</b> {{decreases}} from Ucharge down to Umin.|$|E
5000|$|That means, after [...] <b>capacitor</b> <b>voltage</b> [...] {{dropped to}} 37% {{of the initial}} value.|$|E
40|$|The Modular Multilevel Converter (M 2 C) {{is proven}} to be a key {{converter}} technology which is suitable for various high-voltage high-power applications. It offers several advantages over the conventional Voltage Source Converters(VSC) and multilevel converters. This Thesis deals with the measurement system for an M 2 C. Different methods to measure submodule <b>capacitor</b> <b>voltages</b> are analyzed, implemented on circuit boards and verified experimentally. The aim is to define the best approach to measure submodule <b>capacitor</b> <b>voltages</b> from reliability, speed,accuracy and simplicity point of view. Initially, a detailed study on the operation of a M 2 C is given in order to define the importance of having a fast and accurate measurement system of the submodule <b>capacitor</b> <b>voltages.</b> Secondly, a study of different methods to measure <b>capacitor</b> <b>voltages</b> is carried out. First the configuration of an ADC (Analog-to-Digital Converter) is presented and afterwards an alternative method based on voltage-to-frequency conversion is presented. Then, a research of the electronic components which are suitable to fulfill the demands of such measurement systems and which are available on the market has been carried out. In particular, two different families of components are examined; VCOs (Voltage Controlled Oscillators) and VFCs(Voltage-to-Frequency Converters). As next step, the description of the digital interface between the submodule and the Field Programmable Gate Array (FPGA) is given. The FPGA receives information about the submodule <b>capacitor</b> <b>voltages.</b> This process is programmed using VHDL (VHSIC-very-high-speed-integrated-circuit Hardware Description Language). Finally, a hardware implementation of the measurement systems is performed, in order to verify the effectiveness of the proposed methods...|$|R
3000|$|Situation 2 : When i a >  0 and N [...] sa <  0, the {{negative}} UFBSMs are bypassed, {{and only the}} <b>capacitor</b> <b>voltages</b> of the positive UFBSMs are sorted. The positive UFBSMs with the lowest <b>capacitor</b> <b>voltages</b> whose sorted serial numbers are 1, 2,…, N [...] s  − N [...] sa are bypassed, and the other positive UFBSMs whose sorted serial numbers are N [...] s  − N [...] sa +  1, N [...] s  − N [...] sa +  2, …, N [...] s [...] are negatively inserted for discharging.|$|R
40|$|Abstract—In the literature, both {{photovoltaic}} voltage and PV current {{need to be}} sensed {{to perform}} maximum power point track-ing (MPPT) control. For three-level boost converter, both <b>capacitor</b> <b>voltages</b> need to be sensed and an additional voltage balancing con-trol loop is required to balance the <b>capacitor</b> <b>voltages.</b> In this paper, the MPPT control and the voltage balancing control with sensing only inductor current is proposed. The provided simulation and experimental results demonstrate the proposed method. Index Terms—Maximum power point tracking (MPPT), voltage balancing control. I...|$|R
5000|$|The time {{curve of}} {{self-discharge}} over insulation resistance with decreasing <b>capacitor</b> <b>voltage</b> follows the formula ...|$|E
5000|$|... #Caption: Figure 5. Switched <b>capacitor</b> <b>voltage</b> doubler {{achieved}} by simply switching charged capacitors from parallel to series ...|$|E
5000|$|<b>Capacitor</b> <b>voltage</b> transformer: Transformer {{in which}} {{capacitor}} divider {{is used to}} reduce high voltage before application to the primary winding.|$|E
40|$|Multi-level {{inverters}} are {{became popular}} for usage in medium voltage, low voltage power applications due to flexibility {{in control and}} better performance characteristics in terms of harmonic regulation. Neutral point clamped are popular as they require less number of sources as their input when compared with their counter parts i. e. cascaded multi-level inverters and found to be reliable when compared with flying capacitor based multi-level inverters. But when neutral clamped technologies are used for generation of three-phase <b>voltages,</b> the <b>capacitors</b> that are connected at input side experiences imbalance in their voltages, this makes neutral point clamped multi-level inverters less reliable. In the proposed work an attempt is made to study circuits that balances the <b>capacitor</b> <b>voltages</b> and a scheme is investigated for balancing the <b>capacitor</b> <b>voltages.</b> Method proposed in [1] uses PID controller for balancing the <b>capacitor</b> <b>voltages.</b> In this project PI based control scheme and artificial neural network (ANN) based control scheme for the front end circuit shown in [1] are designed for achieving balance among the <b>capacitor</b> <b>voltages.</b> The proposed control scheme is simulated {{with the help of}} Simpowersystems block set and neural network toolbox of MATLAB software for different load conditions. Results obtained from ANN based controller and PI controller are presented...|$|R
40|$|License, which permits {{unrestricted}} use, distribution, {{and reproduction}} in any medium, provided the original work is properly cited. In the conventional DC-AC inverter {{consisting of two}} DC-DC converters with unipolar output capacitors, the output <b>capacitor</b> <b>voltages</b> of the DC-DC converters must be higher than the DC input voltage. To overcome this weakness, this paper proposes a single-phase DC-AC inverter consisting of two embedded Z-source converters with bipolar output capacitors. The proposed inverter is composed of two embedded Z-source converters with a common DC source and output AC load. Though the output <b>capacitor</b> <b>voltages</b> of the converters are relatively low compared to those of a conventional inverter, an equivalent level of AC output voltages can be obtained. Moreover, by controlling the output <b>capacitor</b> <b>voltages</b> asymmetrically, the AC output voltage of the proposed inverter can be higher than the DC input voltage. To verify {{the validity of the}} proposed inverter, experiments were performed with a DC source voltage of 38 V. By controlling the output <b>capacitor</b> <b>voltages</b> of the converters symmetrically or asymmetrically, the proposed inverter can produce sinusoidal AC output voltages. The experiments show that efficiencies of up to 95 % and 97 % can be achieved with the proposed inverter using symmetric and asymmetric control, respectively. 1...|$|R
3000|$|The {{modulation}} scheme of the DSs can {{ensure that the}} total energy of each stack is balanced. However, the energy balance inside the stack, i.e. the voltage balance of the SM capacitors, is not ensured. In the MMC and the HCMC, sorting strategies [5, 6, 23] are used to balance the SM <b>capacitor</b> <b>voltages</b> and obtain operating states of SMs. In fact, in the MMC and the HCMC, the SMs inside one stack can produce the same voltage levels; thus, their <b>capacitor</b> <b>voltages</b> can be sorted together to determine the operating states of the SMs. In the NHMC, however, each stack is composed of {{two different types of}} UFBSM which may produce different voltage levels. As a result, in some situations, the SM <b>capacitor</b> <b>voltages</b> of the NHMC cannot be sorted together to obtain the operating states of the SMs; thus, the existing sorting strategies cannot be simply transplanted to the NHMC. This paper proposes a modified sorting strategy for the NHMC to balance the SM <b>capacitor</b> <b>voltages</b> inside each stack. Taking the stack of phase a as an example, the proposed sorting strategy depends on the direction of the AC-side current i a and the voltage level number N [...] sa as follows.|$|R
