/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 336 192)
	(text "UART_TXRX" (rect 5 0 79 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 27 37 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "rst" (rect 21 43 36 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "rx" (rect 0 0 10 19)(font "Intel Clear" (font_size 8)))
		(text "rx" (rect 21 59 31 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "outRdyFlg" (rect 0 0 60 19)(font "Intel Clear" (font_size 8)))
		(text "outRdyFlg" (rect 21 75 81 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "sigOut[0..255][7..0]" (rect 0 0 115 19)(font "Intel Clear" (font_size 8)))
		(text "sigOut[0..255][7..0]" (rect 21 91 136 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 272 48)
		(output)
		(text "sigIn[0..255][7..0]" (rect 0 0 105 19)(font "Intel Clear" (font_size 8)))
		(text "sigIn[0..255][7..0]" (rect 146 43 251 62)(font "Intel Clear" (font_size 8)))
		(line (pt 272 48)(pt 256 48)(line_width 3))
	)
	(port
		(pt 272 32)
		(output)
		(text "dataRdyFlg" (rect 0 0 68 19)(font "Intel Clear" (font_size 8)))
		(text "dataRdyFlg" (rect 183 27 251 46)(font "Intel Clear" (font_size 8)))
		(line (pt 272 32)(pt 256 32))
	)
	(port
		(pt 272 64)
		(output)
		(text "tx" (rect 0 0 10 19)(font "Intel Clear" (font_size 8)))
		(text "tx" (rect 241 59 251 78)(font "Intel Clear" (font_size 8)))
		(line (pt 272 64)(pt 256 64))
	)
	(port
		(pt 272 80)
		(output)
		(text "txRdy" (rect 0 0 34 19)(font "Intel Clear" (font_size 8)))
		(text "txRdy" (rect 217 75 251 94)(font "Intel Clear" (font_size 8)))
		(line (pt 272 80)(pt 256 80))
	)
	(port
		(pt 272 96)
		(output)
		(text "txEndFlg" (rect 0 0 50 19)(font "Intel Clear" (font_size 8)))
		(text "txEndFlg" (rect 201 91 251 110)(font "Intel Clear" (font_size 8)))
		(line (pt 272 96)(pt 256 96))
	)
	(drawing
		(rectangle (rect 16 16 256 112))
	)
)
