# Verilog Snippets

This extension for Visual Studio Code adds snippets for Verilog.

## Usage

Type a part of keywords in the snippet and press enter. Such as:

```verilog
parameter
wire
reg
input
output
begin
if
ifelse
elif
else
elseBegin
case
always
always @ case
default
module
assign
generate
```
