$date
	Sun Aug 03 22:22:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module eqSim2 $end
$var wire 1 ! s $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module g $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! s $end
$var wire 1 $ s1 $end
$var wire 1 % s2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
1!
$end
#50
0!
1%
1"
#100
1!
0$
1#
#150
0!
1$
0"
#200
