module pwm (clk,step,audio) ;
input clk ;
input [15:0] percent ;
output audio ;

reg [15:0] pwm_counter = 0;
  
  always @(posedge clk)
    begin
	 		fpaddress <= fpaddress + step ;
			pwm_counter <= pwm_counter + 1 ;
			audio <= (pwm_counter <	percent) ;
    end

endmodule
