<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Feb  8 11:04:39 2020" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynquplus" BOARD="digilentinc.com:genesys-zu-3eg:part0:1.0" DEVICE="xczu3eg" NAME="bd_d10d" PACKAGE="sfvc784" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="150000000" DIR="I" NAME="lite_aclk" SIGIS="clk" SIGNAME="External_Ports_lite_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lite_aresetn" SIGIS="rst" SIGNAME="External_Ports_lite_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="dphy_clk_200M" SIGIS="clk" SIGNAME="External_Ports_dphy_clk_200M">
      <CONNECTIONS>
        <CONNECTION INSTANCE="r_sync" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="phy" PORT="core_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="35000000.0" DIR="O" NAME="rxbyteclkhs" SIGIS="clk" SIGNAME="phy_rxbyteclkhs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phy" PORT="rxbyteclkhs"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="1500000000" DIR="O" NAME="clkoutphy_out" SIGIS="clk" SIGNAME="phy_clkoutphy_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phy" PORT="clkoutphy_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="system_rst_out" SIGIS="undef" SIGNAME="phy_system_rst_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phy" PORT="system_rst_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pll_lock_out" SIGIS="undef" SIGNAME="phy_pll_lock_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phy" PORT="pll_lock_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="csirxss_csi_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="rx_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="150000000" DIR="I" NAME="video_aclk" SIGIS="clk" SIGNAME="External_Ports_video_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="m_axis_aclk"/>
        <CONNECTION INSTANCE="vfb_0" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="vfb_0" PORT="vfb_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="video_aresetn" SIGIS="rst" SIGNAME="External_Ports_video_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="r_sync" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="rx" PORT="m_axis_aresetn"/>
        <CONNECTION INSTANCE="vfb_0" PORT="s_axis_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="csirxss_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="csirxss_s_axi_arready" SIGIS="undef" SIGNAME="rx_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="csirxss_s_axi_arvalid" SIGIS="undef" SIGNAME="rx_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="csirxss_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="csirxss_s_axi_awready" SIGIS="undef" SIGNAME="rx_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="csirxss_s_axi_awvalid" SIGIS="undef" SIGNAME="rx_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="csirxss_s_axi_bready" SIGIS="undef" SIGNAME="rx_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="csirxss_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="csirxss_s_axi_bvalid" SIGIS="undef" SIGNAME="rx_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="csirxss_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="csirxss_s_axi_rready" SIGIS="undef" SIGNAME="rx_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="csirxss_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="csirxss_s_axi_rvalid" SIGIS="undef" SIGNAME="rx_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="csirxss_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="csirxss_s_axi_wready" SIGIS="undef" SIGNAME="rx_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="csirxss_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="csirxss_s_axi_wvalid" SIGIS="undef" SIGNAME="rx_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="video_out_tdata" RIGHT="0" SIGIS="undef" SIGNAME="vfb_0_vfb_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vfb_0" PORT="vfb_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="9" NAME="video_out_tdest" RIGHT="0" SIGIS="undef" SIGNAME="vfb_0_vfb_vcdt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vfb_0" PORT="vfb_vcdt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="video_out_tlast" SIGIS="undef" SIGNAME="vfb_0_vfb_eol">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vfb_0" PORT="vfb_eol"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="video_out_tready" SIGIS="undef" SIGNAME="vfb_0_vfb_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vfb_0" PORT="vfb_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="video_out_tuser" RIGHT="0" SIGIS="undef" SIGNAME="vfb_0_vfb_sof">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vfb_0" PORT="vfb_sof"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="video_out_tvalid" SIGIS="undef" SIGNAME="vfb_0_vfb_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vfb_0" PORT="vfb_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mipi_phy_if_clk_n" SIGIS="undef" SIGNAME="phy_clk_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phy" PORT="clk_rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mipi_phy_if_clk_p" SIGIS="undef" SIGNAME="phy_clk_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phy" PORT="clk_rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="mipi_phy_if_data_n" RIGHT="0" SIGIS="undef" SIGNAME="phy_data_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phy" PORT="data_rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="mipi_phy_if_data_p" RIGHT="0" SIGIS="undef" SIGNAME="phy_data_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phy" PORT="data_rxp"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_mipi_phy_if" NAME="mipi_phy_if" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="mipi_phy_if_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="mipi_phy_if_clk_p"/>
        <PORTMAP LOGICAL="DATA_N" PHYSICAL="mipi_phy_if_data_n"/>
        <PORTMAP LOGICAL="DATA_P" PHYSICAL="mipi_phy_if_data_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_csirxss_s_axi" DATAWIDTH="32" NAME="csirxss_s_axi" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_zynq_ultra_ps_e_1_0_pl_clk0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="csirxss_s_axi_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="csirxss_s_axi_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="csirxss_s_axi_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="csirxss_s_axi_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="csirxss_s_axi_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="csirxss_s_axi_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="csirxss_s_axi_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="csirxss_s_axi_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="csirxss_s_axi_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="csirxss_s_axi_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="csirxss_s_axi_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="csirxss_s_axi_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="csirxss_s_axi_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="csirxss_s_axi_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="csirxss_s_axi_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="csirxss_s_axi_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="csirxss_s_axi_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="rx" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="csirxss_s_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="rx"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="vfb_0_m_vfb" NAME="video_out" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="10"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_zynq_ultra_ps_e_1_0_pl_clk0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="video_out_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="video_out_tdest"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="video_out_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="video_out_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="video_out_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="video_out_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="3" FULLNAME="/phy" HWVERSION="4.1" INSTANCE="phy" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mipi_dphy" VLNV="xilinx.com:ip:mipi_dphy:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mipi_dphy;v=v4_1;d=pg202-mipi-dphy.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERSAL" VALUE="0"/>
        <PARAMETER NAME="C_CLK_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL0_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL1_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL2_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL3_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL4_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL5_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL6_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL7_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_EN_BUFG_ON_WR_CLK_OUT" VALUE="true"/>
        <PARAMETER NAME="C_DPHY_LANES" VALUE="2"/>
        <PARAMETER NAME="C_DPHY_TXIFS" VALUE="1"/>
        <PARAMETER NAME="C_EN_TXSPLT" VALUE="0"/>
        <PARAMETER NAME="C_EN_RXPPI_AS_MON" VALUE="0"/>
        <PARAMETER NAME="HP_IO_BANK_SELECTION" VALUE="66"/>
        <PARAMETER NAME="HP_IO_BANK_NAME" VALUE="66_(HP)"/>
        <PARAMETER NAME="CLK_LANE_IO_LOC" VALUE="G1"/>
        <PARAMETER NAME="CLK_LANE_IO_LOC_NAME" VALUE="IO_L1P_T0L_N0_DBC_66"/>
        <PARAMETER NAME="C_CLK_LANE_IO_POSITION" VALUE="0"/>
        <PARAMETER NAME="DATA_LANE0_IO_LOC" VALUE="E1"/>
        <PARAMETER NAME="C_DATA_LANE0_IO_POSITION" VALUE="2"/>
        <PARAMETER NAME="DATA_LANE0_IO_LOC_NAME" VALUE="IO_L2P_T0L_N2_66"/>
        <PARAMETER NAME="C_DATA_LANE1_IO_POSITION" VALUE="4"/>
        <PARAMETER NAME="C_DATA_LANE2_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DATA_LANE3_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DATA_LANE4_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DATA_LANE5_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DATA_LANE6_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DATA_LANE7_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="DATA_LANE1_IO_LOC" VALUE="F2"/>
        <PARAMETER NAME="DATA_LANE1_IO_LOC_NAME" VALUE="IO_L3P_T0L_N4_AD15P_66"/>
        <PARAMETER NAME="DATA_LANE2_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE2_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE3_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE3_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE4_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE4_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE5_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE5_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE6_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE6_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE7_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE7_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="C_DPHY_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="C_HS_LINE_RATE" VALUE="280"/>
        <PARAMETER NAME="C_LPX_PERIOD" VALUE="50"/>
        <PARAMETER NAME="C_STABLE_CLK_PERIOD" VALUE="5.000"/>
        <PARAMETER NAME="C_ESC_CLK_PERIOD" VALUE="50.000"/>
        <PARAMETER NAME="C_HS_TIMEOUT" VALUE="65541"/>
        <PARAMETER NAME="C_ESC_TIMEOUT" VALUE="25600"/>
        <PARAMETER NAME="C_INIT" VALUE="100000"/>
        <PARAMETER NAME="C_WAKEUP" VALUE="1000000"/>
        <PARAMETER NAME="MTBF_SYNC_STAGES" VALUE="3"/>
        <PARAMETER NAME="C_EN_ACT_LANES" VALUE="0"/>
        <PARAMETER NAME="C_EN_REG_IF" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEBUG_REGS" VALUE="0"/>
        <PARAMETER NAME="C_EN_IO_SEL" VALUE="1"/>
        <PARAMETER NAME="C_EXAMPLE_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_EN_DPHY_IO" VALUE="1"/>
        <PARAMETER NAME="SupportLevel" VALUE="true"/>
        <PARAMETER NAME="C_EN_TIMEOUT_REGS" VALUE="0"/>
        <PARAMETER NAME="DPHY_PRESET" VALUE="CSI2RX_XLNX"/>
        <PARAMETER NAME="C_TXPLL_CLKIN_PERIOD" VALUE="8.000"/>
        <PARAMETER NAME="C_DIV4_CLK_PERIOD" VALUE="28.571"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_DIVCLK_MULT" VALUE="8"/>
        <PARAMETER NAME="C_PLL_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_PLL_CLK0_DIVIDE" VALUE="8"/>
        <PARAMETER NAME="C_PLL_CLK1_DIVIDE" VALUE="32"/>
        <PARAMETER NAME="C_EN_BG0_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG0_PIN6" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG1_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG1_PIN6" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG2_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG2_PIN6" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG3_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG3_PIN6" VALUE="false"/>
        <PARAMETER NAME="C_IS_7SERIES" VALUE="false"/>
        <PARAMETER NAME="C_DDR_CLK_PERIOD" VALUE="7.142"/>
        <PARAMETER NAME="C_IDLY_TAP" VALUE="0"/>
        <PARAMETER NAME="C_CAL_MODE" VALUE="FIXED"/>
        <PARAMETER NAME="C_EN_CLK300M" VALUE="0"/>
        <PARAMETER NAME="C_SHARE_IDLYCTRL" VALUE="false"/>
        <PARAMETER NAME="C_FIFO_RD_EN_CONTROL" VALUE="true"/>
        <PARAMETER NAME="C_EN_ULPS_WAKEUP_CNT" VALUE="false"/>
        <PARAMETER NAME="C_HS_SETTLE_NS" VALUE="170"/>
        <PARAMETER NAME="C_EN_HS_OBUFTDS" VALUE="0"/>
        <PARAMETER NAME="C_USE_LANE0_TXREADYHS" VALUE="true"/>
        <PARAMETER NAME="C_XMIT_FIRST_DESKEW_SEQ" VALUE="false"/>
        <PARAMETER NAME="C_XMIT_PERIODIC_DESKEW_SEQ" VALUE="false"/>
        <PARAMETER NAME="C_RCVE_DESKEW_SEQ" VALUE="false"/>
        <PARAMETER NAME="C_SKEWCAL_FIRST_TIME" VALUE="4096"/>
        <PARAMETER NAME="C_SKEWCAL_PERIODIC_TIME" VALUE="128"/>
        <PARAMETER NAME="C_IDLY_GROUP_NAME" VALUE="mipi_csi2rx_idly_group"/>
        <PARAMETER NAME="C_STRETCH_LINE_RATE" VALUE="1500"/>
        <PARAMETER NAME="C_RX_EQUALIZATION" VALUE="EQ_LEVEL4"/>
        <PARAMETER NAME="C_TX_OUTPUT_IMPEDANCE" VALUE="RDRV_40_40"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d10d_phy_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DPHYRX_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DPHYTX_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C_EN_8LANE_TX_SIM" VALUE="false"/>
        <PARAMETER NAME="C_TXIF1_CREATEINST" VALUE="true"/>
        <PARAMETER NAME="C_TXIF1_INSTNAME" VALUE="tx66"/>
        <PARAMETER NAME="C_TXIF2_CREATEINST" VALUE="false"/>
        <PARAMETER NAME="C_TXIF2_INSTNAME" VALUE="tx64"/>
        <PARAMETER NAME="C_TXIF3_CREATEINST" VALUE="false"/>
        <PARAMETER NAME="C_TXIF3_INSTNAME" VALUE="tx64"/>
        <PARAMETER NAME="C_TXIF4_CREATEINST" VALUE="false"/>
        <PARAMETER NAME="C_TXIF4_INSTNAME" VALUE="tx64"/>
        <PARAMETER NAME="TXIF2_HP_IO_BANK_SELECTION" VALUE="64"/>
        <PARAMETER NAME="TXIF3_HP_IO_BANK_SELECTION" VALUE="64"/>
        <PARAMETER NAME="TXIF4_HP_IO_BANK_SELECTION" VALUE="64"/>
        <PARAMETER NAME="TXIF2_HP_IO_BANK_NAME" VALUE="64_(HP)"/>
        <PARAMETER NAME="TXIF3_HP_IO_BANK_NAME" VALUE="64_(HP)"/>
        <PARAMETER NAME="TXIF4_HP_IO_BANK_NAME" VALUE="64_(HP)"/>
        <PARAMETER NAME="CLK_LANE_TXIF2_IO_LOC" VALUE="AC9"/>
        <PARAMETER NAME="DATA_LANE0_TXIF2_IO_LOC" VALUE="AE9"/>
        <PARAMETER NAME="DATA_LANE1_TXIF2_IO_LOC" VALUE="AB8"/>
        <PARAMETER NAME="DATA_LANE2_TXIF2_IO_LOC" VALUE="AD7"/>
        <PARAMETER NAME="DATA_LANE3_TXIF2_IO_LOC" VALUE="AB7"/>
        <PARAMETER NAME="CLK_LANE_TXIF3_IO_LOC" VALUE="AC9"/>
        <PARAMETER NAME="DATA_LANE0_TXIF3_IO_LOC" VALUE="AE9"/>
        <PARAMETER NAME="DATA_LANE1_TXIF3_IO_LOC" VALUE="AB8"/>
        <PARAMETER NAME="DATA_LANE2_TXIF3_IO_LOC" VALUE="AD7"/>
        <PARAMETER NAME="DATA_LANE3_TXIF3_IO_LOC" VALUE="AB7"/>
        <PARAMETER NAME="CLK_LANE_TXIF4_IO_LOC" VALUE="AC9"/>
        <PARAMETER NAME="DATA_LANE0_TXIF4_IO_LOC" VALUE="AE9"/>
        <PARAMETER NAME="DATA_LANE1_TXIF4_IO_LOC" VALUE="AB8"/>
        <PARAMETER NAME="DATA_LANE2_TXIF4_IO_LOC" VALUE="AD7"/>
        <PARAMETER NAME="DATA_LANE3_TXIF4_IO_LOC" VALUE="AB7"/>
        <PARAMETER NAME="DATA_LANE0_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE1_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE2_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE3_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE4_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE5_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE6_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE7_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE0_TXIF2_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE1_TXIF2_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE2_TXIF2_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE3_TXIF2_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE0_TXIF3_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE1_TXIF3_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE2_TXIF3_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE3_TXIF3_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE0_TXIF4_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE1_TXIF4_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE2_TXIF4_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE3_TXIF4_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="CLK_LANE_TXIF2_IO_LOC_NAME" VALUE="IO_L1P_T0L_N0_DBC_64"/>
        <PARAMETER NAME="DATA_LANE0_TXIF2_IO_LOC_NAME" VALUE="IO_L2P_T0L_N2_64"/>
        <PARAMETER NAME="DATA_LANE1_TXIF2_IO_LOC_NAME" VALUE="IO_L3P_T0L_N4_AD15P_64"/>
        <PARAMETER NAME="DATA_LANE2_TXIF2_IO_LOC_NAME" VALUE="IO_L4P_T0U_N6_DBC_AD7P_64"/>
        <PARAMETER NAME="DATA_LANE3_TXIF2_IO_LOC_NAME" VALUE="IO_L5P_T0U_N8_AD14P_64"/>
        <PARAMETER NAME="CLK_LANE_TXIF3_IO_LOC_NAME" VALUE="IO_L1P_T0L_N0_DBC_64"/>
        <PARAMETER NAME="DATA_LANE0_TXIF3_IO_LOC_NAME" VALUE="IO_L2P_T0L_N2_64"/>
        <PARAMETER NAME="DATA_LANE1_TXIF3_IO_LOC_NAME" VALUE="IO_L3P_T0L_N4_AD15P_64"/>
        <PARAMETER NAME="DATA_LANE2_TXIF3_IO_LOC_NAME" VALUE="IO_L4P_T0U_N6_DBC_AD7P_64"/>
        <PARAMETER NAME="DATA_LANE3_TXIF3_IO_LOC_NAME" VALUE="IO_L5P_T0U_N8_AD14P_64"/>
        <PARAMETER NAME="CLK_LANE_TXIF4_IO_LOC_NAME" VALUE="IO_L1P_T0L_N0_DBC_64"/>
        <PARAMETER NAME="DATA_LANE0_TXIF4_IO_LOC_NAME" VALUE="IO_L2P_T0L_N2_64"/>
        <PARAMETER NAME="DATA_LANE1_TXIF4_IO_LOC_NAME" VALUE="IO_L3P_T0L_N4_AD15P_64"/>
        <PARAMETER NAME="DATA_LANE2_TXIF4_IO_LOC_NAME" VALUE="IO_L4P_T0U_N6_DBC_AD7P_64"/>
        <PARAMETER NAME="DATA_LANE3_TXIF4_IO_LOC_NAME" VALUE="IO_L5P_T0U_N8_AD14P_64"/>
        <PARAMETER NAME="C_CLK_LANE_TXIF2_IO_POSITION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_LANE0_TXIF2_IO_POSITION" VALUE="2"/>
        <PARAMETER NAME="C_DATA_LANE1_TXIF2_IO_POSITION" VALUE="4"/>
        <PARAMETER NAME="C_DATA_LANE2_TXIF2_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DATA_LANE3_TXIF2_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_CLK_LANE_TXIF3_IO_POSITION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_LANE0_TXIF3_IO_POSITION" VALUE="2"/>
        <PARAMETER NAME="C_DATA_LANE1_TXIF3_IO_POSITION" VALUE="4"/>
        <PARAMETER NAME="C_DATA_LANE2_TXIF3_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DATA_LANE3_TXIF3_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_CLK_LANE_TXIF4_IO_POSITION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_LANE0_TXIF4_IO_POSITION" VALUE="2"/>
        <PARAMETER NAME="C_DATA_LANE1_TXIF4_IO_POSITION" VALUE="4"/>
        <PARAMETER NAME="C_DATA_LANE2_TXIF4_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DATA_LANE3_TXIF4_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="XIPHY_LINE_RATE_MIN" VALUE="600.00"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="External_Ports_dphy_clk_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dphy_clk_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_rst" SIGIS="rst" SIGNAME="r_sync_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="r_sync" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="35000000.0" DIR="O" NAME="rxbyteclkhs" SIGIS="clk" SIGNAME="phy_rxbyteclkhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_rxbyteclkhs"/>
            <CONNECTION INSTANCE="rx" PORT="dl1_rxbyteclkhs"/>
            <CONNECTION INSTANCE="External_Ports" PORT="rxbyteclkhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1500000000" DIR="O" NAME="clkoutphy_out" SIGIS="clk" SIGNAME="phy_clkoutphy_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkoutphy_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pll_lock_out" SIGIS="undef" SIGNAME="phy_pll_lock_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pll_lock_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="system_rst_out" SIGIS="undef" SIGNAME="phy_system_rst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="system_rst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="init_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="cl_stopstate" SIGIS="undef" SIGNAME="phy_cl_stopstate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="cl_stopstate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cl_enable" SIGIS="undef" SIGNAME="phy_cl_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="cl_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cl_ulpsactivenot" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl0_stopstate" SIGIS="undef" SIGNAME="phy_dl0_stopstate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_stopstate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_enable" SIGIS="undef" SIGNAME="phy_dl0_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_shutdown"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_ulpsactivenot" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl1_stopstate" SIGIS="undef" SIGNAME="phy_dl1_stopstate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl1_stopstate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_enable" SIGIS="undef" SIGNAME="phy_dl1_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl1_shutdown"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_ulpsactivenot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="dl0_rxdatahs" RIGHT="0" SIGIS="undef" SIGNAME="phy_dl0_rxdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_rxdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_rxvalidhs" SIGIS="undef" SIGNAME="phy_dl0_rxvalidhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_rxvalidhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_rxactivehs" SIGIS="undef" SIGNAME="phy_dl0_rxactivehs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_rxactivehs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_rxsynchs" SIGIS="undef" SIGNAME="phy_dl0_rxsynchs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_rxsynchs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_forcerxmode" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl0_rxclkesc" SIGIS="clk"/>
        <PORT DIR="O" NAME="dl0_rxlpdtesc" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl0_rxulpsesc" SIGIS="undef" SIGNAME="phy_dl0_rxulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_rxulpmesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dl0_rxtriggeresc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="dl0_rxdataesc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl0_rxvalidesc" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl0_errsoths" SIGIS="undef" SIGNAME="phy_dl0_errsoths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_errsoths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_errsotsynchs" SIGIS="undef" SIGNAME="phy_dl0_errsotsynchs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_errsotsynchs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_erresc" SIGIS="undef" SIGNAME="phy_dl0_erresc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_erresc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_errsyncesc" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl0_errcontrol" SIGIS="undef" SIGNAME="phy_dl0_errcontrol">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl0_errcontrol"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dl1_rxdatahs" RIGHT="0" SIGIS="undef" SIGNAME="phy_dl1_rxdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl1_rxdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_rxvalidhs" SIGIS="undef" SIGNAME="phy_dl1_rxvalidhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl1_rxvalidhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_rxactivehs" SIGIS="undef" SIGNAME="phy_dl1_rxactivehs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl1_rxactivehs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_rxsynchs" SIGIS="undef" SIGNAME="phy_dl1_rxsynchs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl1_rxsynchs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_forcerxmode" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl1_rxclkesc" SIGIS="clk"/>
        <PORT DIR="O" NAME="dl1_rxlpdtesc" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl1_rxulpsesc" SIGIS="undef" SIGNAME="phy_dl1_rxulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl1_rxulpmesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dl1_rxtriggeresc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="dl1_rxdataesc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl1_rxvalidesc" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl1_errsoths" SIGIS="undef" SIGNAME="phy_dl1_errsoths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl1_errsoths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_errsotsynchs" SIGIS="undef" SIGNAME="phy_dl1_errsotsynchs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl1_errsotsynchs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_erresc" SIGIS="undef" SIGNAME="phy_dl1_erresc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl1_erresc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_errsyncesc" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl1_errcontrol" SIGIS="undef" SIGNAME="phy_dl1_errcontrol">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="dl1_errcontrol"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cl_rxclkactivehs" SIGIS="undef"/>
        <PORT DIR="O" NAME="cl_rxulpsclknot" SIGIS="undef" SIGNAME="phy_cl_rxulpsclknot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="cl_rxulpsclknot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_rxp" SIGIS="undef" SIGNAME="phy_clk_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="mipi_phy_if_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_rxn" SIGIS="undef" SIGNAME="phy_clk_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="mipi_phy_if_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="data_rxp" RIGHT="0" SIGIS="undef" SIGNAME="phy_data_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="mipi_phy_if_data_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="data_rxn" RIGHT="0" SIGIS="undef" SIGNAME="phy_data_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="mipi_phy_if_data_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_mipi_phy_if" NAME="rx_mipi_phy_if" TYPE="TARGET" VLNV="xilinx.com:interface:mipi_phy:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="clk_rxn"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="clk_rxp"/>
            <PORTMAP LOGICAL="DATA_N" PHYSICAL="data_rxn"/>
            <PORTMAP LOGICAL="DATA_P" PHYSICAL="data_rxp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="phy_rx_mipi_ppi_if" NAME="rx_mipi_ppi_if" TYPE="INITIATOR" VLNV="xilinx.com:interface:rx_mipi_ppi_if:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CL_ENABLE" PHYSICAL="cl_enable"/>
            <PORTMAP LOGICAL="CL_RXCLKACTIVEHS" PHYSICAL="cl_rxclkactivehs"/>
            <PORTMAP LOGICAL="CL_RXULPSCLKNOT" PHYSICAL="cl_rxulpsclknot"/>
            <PORTMAP LOGICAL="CL_STOPSTATE" PHYSICAL="cl_stopstate"/>
            <PORTMAP LOGICAL="CL_ULPSACTIVENOT" PHYSICAL="cl_ulpsactivenot"/>
            <PORTMAP LOGICAL="DL0_ENABLE" PHYSICAL="dl0_enable"/>
            <PORTMAP LOGICAL="DL0_ERRCONTROL" PHYSICAL="dl0_errcontrol"/>
            <PORTMAP LOGICAL="DL0_ERRESC" PHYSICAL="dl0_erresc"/>
            <PORTMAP LOGICAL="DL0_ERRSOTHS" PHYSICAL="dl0_errsoths"/>
            <PORTMAP LOGICAL="DL0_ERRSOTSYNCHS" PHYSICAL="dl0_errsotsynchs"/>
            <PORTMAP LOGICAL="DL0_ERRSYNCESC" PHYSICAL="dl0_errsyncesc"/>
            <PORTMAP LOGICAL="DL0_FORCERXMODE" PHYSICAL="dl0_forcerxmode"/>
            <PORTMAP LOGICAL="DL0_RXACTIVEHS" PHYSICAL="dl0_rxactivehs"/>
            <PORTMAP LOGICAL="DL0_RXCLKESC" PHYSICAL="dl0_rxclkesc"/>
            <PORTMAP LOGICAL="DL0_RXDATAESC" PHYSICAL="dl0_rxdataesc"/>
            <PORTMAP LOGICAL="DL0_RXDATAHS" PHYSICAL="dl0_rxdatahs"/>
            <PORTMAP LOGICAL="DL0_RXLPDTESC" PHYSICAL="dl0_rxlpdtesc"/>
            <PORTMAP LOGICAL="DL0_RXSYNCHS" PHYSICAL="dl0_rxsynchs"/>
            <PORTMAP LOGICAL="DL0_RXTRIGGERESC" PHYSICAL="dl0_rxtriggeresc"/>
            <PORTMAP LOGICAL="DL0_RXULPSESC" PHYSICAL="dl0_rxulpsesc"/>
            <PORTMAP LOGICAL="DL0_RXVALIDESC" PHYSICAL="dl0_rxvalidesc"/>
            <PORTMAP LOGICAL="DL0_RXVALIDHS" PHYSICAL="dl0_rxvalidhs"/>
            <PORTMAP LOGICAL="DL0_STOPSTATE" PHYSICAL="dl0_stopstate"/>
            <PORTMAP LOGICAL="DL0_ULPSACTIVENOT" PHYSICAL="dl0_ulpsactivenot"/>
            <PORTMAP LOGICAL="DL1_ENABLE" PHYSICAL="dl1_enable"/>
            <PORTMAP LOGICAL="DL1_ERRCONTROL" PHYSICAL="dl1_errcontrol"/>
            <PORTMAP LOGICAL="DL1_ERRESC" PHYSICAL="dl1_erresc"/>
            <PORTMAP LOGICAL="DL1_ERRSOTHS" PHYSICAL="dl1_errsoths"/>
            <PORTMAP LOGICAL="DL1_ERRSOTSYNCHS" PHYSICAL="dl1_errsotsynchs"/>
            <PORTMAP LOGICAL="DL1_ERRSYNCESC" PHYSICAL="dl1_errsyncesc"/>
            <PORTMAP LOGICAL="DL1_FORCERXMODE" PHYSICAL="dl1_forcerxmode"/>
            <PORTMAP LOGICAL="DL1_RXACTIVEHS" PHYSICAL="dl1_rxactivehs"/>
            <PORTMAP LOGICAL="DL1_RXCLKESC" PHYSICAL="dl1_rxclkesc"/>
            <PORTMAP LOGICAL="DL1_RXDATAESC" PHYSICAL="dl1_rxdataesc"/>
            <PORTMAP LOGICAL="DL1_RXDATAHS" PHYSICAL="dl1_rxdatahs"/>
            <PORTMAP LOGICAL="DL1_RXLPDTESC" PHYSICAL="dl1_rxlpdtesc"/>
            <PORTMAP LOGICAL="DL1_RXSYNCHS" PHYSICAL="dl1_rxsynchs"/>
            <PORTMAP LOGICAL="DL1_RXTRIGGERESC" PHYSICAL="dl1_rxtriggeresc"/>
            <PORTMAP LOGICAL="DL1_RXULPSESC" PHYSICAL="dl1_rxulpsesc"/>
            <PORTMAP LOGICAL="DL1_RXVALIDESC" PHYSICAL="dl1_rxvalidesc"/>
            <PORTMAP LOGICAL="DL1_RXVALIDHS" PHYSICAL="dl1_rxvalidhs"/>
            <PORTMAP LOGICAL="DL1_STOPSTATE" PHYSICAL="dl1_stopstate"/>
            <PORTMAP LOGICAL="DL1_ULPSACTIVENOT" PHYSICAL="dl1_ulpsactivenot"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/r_sync" HWVERSION="5.0" INSTANCE="r_sync" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d10d_r_sync_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_dphy_clk_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dphy_clk_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_video_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="r_sync_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="core_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/rx" HWVERSION="1.0" INSTANCE="rx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mipi_csi2_rx_ctrl" VLNV="xilinx.com:ip:mipi_csi2_rx_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_CSI_OPT1_REGS" VALUE="0"/>
        <PARAMETER NAME="C_CSI_OPT2_CRC" VALUE="0"/>
        <PARAMETER NAME="C_CSI_OPT3_FIXEDLANES" VALUE="0"/>
        <PARAMETER NAME="CSI_LANES" VALUE="2"/>
        <PARAMETER NAME="CSI_OFFLOAD_NONIMAGE" VALUE="0"/>
        <PARAMETER NAME="CSI_EN_VC_SUPPORT" VALUE="1"/>
        <PARAMETER NAME="CSI_FIXED_VC" VALUE="0"/>
        <PARAMETER NAME="C_CSI_FILTER_USERDATATYPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_VCX" VALUE="false"/>
        <PARAMETER NAME="C_EN_CSI_V2_0" VALUE="true"/>
        <PARAMETER NAME="CSI_VC_OFF_0" VALUE="1"/>
        <PARAMETER NAME="CSI_VC_OFF_1" VALUE="2"/>
        <PARAMETER NAME="CSI_VC_OFF_2" VALUE="3"/>
        <PARAMETER NAME="CSI_VC_OFF_3" VALUE="4"/>
        <PARAMETER NAME="CSI_VC_OFF_4" VALUE="5"/>
        <PARAMETER NAME="CSI_VC_OFF_5" VALUE="6"/>
        <PARAMETER NAME="CSI_VC_OFF_6" VALUE="7"/>
        <PARAMETER NAME="CSI_VC_OFF_7" VALUE="8"/>
        <PARAMETER NAME="CSI_VC_OFF_8" VALUE="9"/>
        <PARAMETER NAME="CSI_VC_OFF_9" VALUE="10"/>
        <PARAMETER NAME="CSI_VC_OFF_10" VALUE="11"/>
        <PARAMETER NAME="CSI_VC_OFF_11" VALUE="12"/>
        <PARAMETER NAME="CSI_VC_OFF_12" VALUE="13"/>
        <PARAMETER NAME="CSI_VC_OFF_13" VALUE="14"/>
        <PARAMETER NAME="CSI_VC_OFF_14" VALUE="15"/>
        <PARAMETER NAME="CSI_INV_SHUTDOWN" VALUE="1"/>
        <PARAMETER NAME="C_MIPI_SLV_INT" VALUE="0"/>
        <PARAMETER NAME="C_CSI2RX_DBG" VALUE="0"/>
        <PARAMETER NAME="AXIS_FIFO_DCNT_WIDTH" VALUE="11"/>
        <PARAMETER NAME="AXIS_FIFO_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXIS_TUSER_WIDTH" VALUE="96"/>
        <PARAMETER NAME="AXIS_TDEST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_HS_LINE_RATE" VALUE="280"/>
        <PARAMETER NAME="HP_IO_BANK_SELECTION" VALUE="66"/>
        <PARAMETER NAME="CMN_PROJ_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_IS_7SERIES" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d10d_rx_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_lite_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="lite_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_lite_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="lite_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="rx_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="rx_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="rx_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="rx_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="rx_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="rx_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="rx_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="rx_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="rx_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="rx_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="rx_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="csirxss_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cl_stopstate" SIGIS="undef" SIGNAME="phy_cl_stopstate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="cl_stopstate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cl_enable" SIGIS="undef" SIGNAME="phy_cl_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="cl_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cl_rxulpsclknot" SIGIS="undef" SIGNAME="phy_cl_rxulpsclknot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="cl_rxulpsclknot"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="35000000.0" DIR="I" NAME="dl0_rxbyteclkhs" SIGIS="clk" SIGNAME="phy_rxbyteclkhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="rxbyteclkhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dl0_rxdatahs" RIGHT="0" SIGIS="undef" SIGNAME="phy_dl0_rxdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl0_rxdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_rxvalidhs" SIGIS="undef" SIGNAME="phy_dl0_rxvalidhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl0_rxvalidhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_rxactivehs" SIGIS="undef" SIGNAME="phy_dl0_rxactivehs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl0_rxactivehs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_rxsynchs" SIGIS="undef" SIGNAME="phy_dl0_rxsynchs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl0_rxsynchs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_stopstate" SIGIS="undef" SIGNAME="phy_dl0_stopstate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl0_stopstate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_shutdown" SIGIS="undef" SIGNAME="phy_dl0_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl0_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_rxulpmesc" SIGIS="undef" SIGNAME="phy_dl0_rxulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl0_rxulpsesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_errsoths" SIGIS="undef" SIGNAME="phy_dl0_errsoths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl0_errsoths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_errsotsynchs" SIGIS="undef" SIGNAME="phy_dl0_errsotsynchs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl0_errsotsynchs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_erresc" SIGIS="undef" SIGNAME="phy_dl0_erresc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl0_erresc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_errcontrol" SIGIS="undef" SIGNAME="phy_dl0_errcontrol">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl0_errcontrol"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="35000000.0" DIR="I" NAME="dl1_rxbyteclkhs" SIGIS="clk" SIGNAME="phy_rxbyteclkhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="rxbyteclkhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dl1_rxdatahs" RIGHT="0" SIGIS="undef" SIGNAME="phy_dl1_rxdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl1_rxdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_rxvalidhs" SIGIS="undef" SIGNAME="phy_dl1_rxvalidhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl1_rxvalidhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_rxactivehs" SIGIS="undef" SIGNAME="phy_dl1_rxactivehs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl1_rxactivehs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_rxsynchs" SIGIS="undef" SIGNAME="phy_dl1_rxsynchs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl1_rxsynchs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_stopstate" SIGIS="undef" SIGNAME="phy_dl1_stopstate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl1_stopstate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_shutdown" SIGIS="undef" SIGNAME="phy_dl1_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl1_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_rxulpmesc" SIGIS="undef" SIGNAME="phy_dl1_rxulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl1_rxulpsesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_errsoths" SIGIS="undef" SIGNAME="phy_dl1_errsoths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl1_errsoths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_errsotsynchs" SIGIS="undef" SIGNAME="phy_dl1_errsotsynchs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl1_errsotsynchs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_erresc" SIGIS="undef" SIGNAME="phy_dl1_erresc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl1_erresc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_errcontrol" SIGIS="undef" SIGNAME="phy_dl1_errcontrol">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phy" PORT="dl1_errcontrol"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_video_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_video_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="rx_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="rx_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="rx_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="rx_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="rx_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="rx_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mdt_tv" SIGIS="undef" SIGNAME="vfb_0_mdt_tv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="mdt_tv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mdt_tr" SIGIS="undef" SIGNAME="vfb_0_mdt_tr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="mdt_tr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sdt_tv" SIGIS="undef" SIGNAME="vfb_0_sdt_tv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="sdt_tv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sdt_tr" SIGIS="undef" SIGNAME="vfb_0_sdt_tr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="sdt_tr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vfb_tv" SIGIS="undef" SIGNAME="vfb_0_vfb_tv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="vfb_tv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vfb_tr" SIGIS="undef" SIGNAME="vfb_0_vfb_tr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vfb_0" PORT="vfb_tr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="rx_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="csirxss_csi_irq"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_csirxss_s_axi" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_zynq_ultra_ps_e_1_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="phy_rx_mipi_ppi_if" NAME="rx_mipi_ppi_if" TYPE="TARGET" VLNV="xilinx.com:interface:rx_mipi_ppi_if:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CL_ENABLE" PHYSICAL="cl_enable"/>
            <PORTMAP LOGICAL="CL_RXULPSCLKNOT" PHYSICAL="cl_rxulpsclknot"/>
            <PORTMAP LOGICAL="CL_STOPSTATE" PHYSICAL="cl_stopstate"/>
            <PORTMAP LOGICAL="DL0_ENABLE" PHYSICAL="dl0_shutdown"/>
            <PORTMAP LOGICAL="DL0_ERRCONTROL" PHYSICAL="dl0_errcontrol"/>
            <PORTMAP LOGICAL="DL0_ERRESC" PHYSICAL="dl0_erresc"/>
            <PORTMAP LOGICAL="DL0_ERRSOTHS" PHYSICAL="dl0_errsoths"/>
            <PORTMAP LOGICAL="DL0_ERRSOTSYNCHS" PHYSICAL="dl0_errsotsynchs"/>
            <PORTMAP LOGICAL="DL0_RXACTIVEHS" PHYSICAL="dl0_rxactivehs"/>
            <PORTMAP LOGICAL="DL0_RXDATAHS" PHYSICAL="dl0_rxdatahs"/>
            <PORTMAP LOGICAL="DL0_RXSYNCHS" PHYSICAL="dl0_rxsynchs"/>
            <PORTMAP LOGICAL="DL0_RXULPSESC" PHYSICAL="dl0_rxulpmesc"/>
            <PORTMAP LOGICAL="DL0_RXVALIDHS" PHYSICAL="dl0_rxvalidhs"/>
            <PORTMAP LOGICAL="DL0_STOPSTATE" PHYSICAL="dl0_stopstate"/>
            <PORTMAP LOGICAL="DL1_ENABLE" PHYSICAL="dl1_shutdown"/>
            <PORTMAP LOGICAL="DL1_ERRCONTROL" PHYSICAL="dl1_errcontrol"/>
            <PORTMAP LOGICAL="DL1_ERRESC" PHYSICAL="dl1_erresc"/>
            <PORTMAP LOGICAL="DL1_ERRSOTHS" PHYSICAL="dl1_errsoths"/>
            <PORTMAP LOGICAL="DL1_ERRSOTSYNCHS" PHYSICAL="dl1_errsotsynchs"/>
            <PORTMAP LOGICAL="DL1_RXACTIVEHS" PHYSICAL="dl1_rxactivehs"/>
            <PORTMAP LOGICAL="DL1_RXDATAHS" PHYSICAL="dl1_rxdatahs"/>
            <PORTMAP LOGICAL="DL1_RXSYNCHS" PHYSICAL="dl1_rxsynchs"/>
            <PORTMAP LOGICAL="DL1_RXULPSESC" PHYSICAL="dl1_rxulpmesc"/>
            <PORTMAP LOGICAL="DL1_RXVALIDHS" PHYSICAL="dl1_rxvalidhs"/>
            <PORTMAP LOGICAL="DL1_STOPSTATE" PHYSICAL="dl1_stopstate"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="rx_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="96"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_zynq_ultra_ps_e_1_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/vfb_0" HWVERSION="1.0" INSTANCE="vfb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="vfb" VLNV="xilinx.com:ip:vfb:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="VFB_TU_WIDTH" VALUE="1"/>
        <PARAMETER NAME="VFB_TSB0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="VFB_TSB1_WIDTH" VALUE="0"/>
        <PARAMETER NAME="VFB_TSB2_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXIS_TUSER_WIDTH" VALUE="96"/>
        <PARAMETER NAME="AXIS_TDEST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="VFB_DATA_TYPE" VALUE="0x2B"/>
        <PARAMETER NAME="VFB_FILTER_VC" VALUE="0"/>
        <PARAMETER NAME="VFB_VC" VALUE="0x0"/>
        <PARAMETER NAME="VFB_REQ_BUFFER" VALUE="1"/>
        <PARAMETER NAME="VFB_REQ_REORDER" VALUE="1"/>
        <PARAMETER NAME="VFB_FIFO_DEPTH" VALUE="128"/>
        <PARAMETER NAME="VFB_FIFO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="VFB_PXL_W" VALUE="10"/>
        <PARAMETER NAME="VFB_PXL_W_BB" VALUE="16"/>
        <PARAMETER NAME="VFB_4PXL_W" VALUE="40"/>
        <PARAMETER NAME="VFB_DCONV_OWIDTH" VALUE="16"/>
        <PARAMETER NAME="VFB_OP_DWIDTH" VALUE="16"/>
        <PARAMETER NAME="VFB_OP_SBWIDTH" VALUE="96"/>
        <PARAMETER NAME="VFB_OP_PIXELS" VALUE="1"/>
        <PARAMETER NAME="VFB_BYPASS_WC" VALUE="0"/>
        <PARAMETER NAME="VFB_CONV_TYPE" VALUE="CSI to UG934"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d10d_vfb_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_video_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_video_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="rx_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="rx_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="rx_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="rx_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="rx_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="rx_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="vfb_clk" SIGIS="clk" SIGNAME="External_Ports_video_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vfb_ready" SIGIS="undef" SIGNAME="vfb_0_vfb_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="video_out_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vfb_valid" SIGIS="undef" SIGNAME="vfb_0_vfb_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="video_out_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vfb_eol" SIGIS="undef" SIGNAME="vfb_0_vfb_eol">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="video_out_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="vfb_sof" RIGHT="0" SIGIS="undef" SIGNAME="vfb_0_vfb_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="video_out_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="vfb_vcdt" RIGHT="0" SIGIS="undef" SIGNAME="vfb_0_vfb_vcdt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="video_out_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="vfb_data" RIGHT="0" SIGIS="undef" SIGNAME="vfb_0_vfb_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d10d_imp" PORT="video_out_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mdt_tv" SIGIS="undef" SIGNAME="vfb_0_mdt_tv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="mdt_tv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mdt_tr" SIGIS="undef" SIGNAME="vfb_0_mdt_tr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="mdt_tr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sdt_tv" SIGIS="undef" SIGNAME="vfb_0_sdt_tv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="sdt_tv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sdt_tr" SIGIS="undef" SIGNAME="vfb_0_sdt_tr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="sdt_tr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vfb_tv" SIGIS="undef" SIGNAME="vfb_0_vfb_tv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="vfb_tv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vfb_tr" SIGIS="undef" SIGNAME="vfb_0_vfb_tr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx" PORT="vfb_tr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="rx_m_axis" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="96"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_zynq_ultra_ps_e_1_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vfb_0_m_vfb" NAME="m_vfb" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="10"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_zynq_ultra_ps_e_1_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vfb_data"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="vfb_vcdt"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="vfb_eol"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vfb_ready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="vfb_sof"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vfb_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
