<profile>

<section name = "Vivado HLS Report for 'relu'" level="0">
<item name = "Date">Sun Apr 22 02:00:09 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">mnist</item>
<item name = "Solution">base</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.27, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">65, 65, 65, 65, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">64, 64, 1, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 84</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 75</column>
<column name="Register">-, -, 11, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ii_1_fu_84_p2">+, 0, 0, 15, 7, 1</column>
<column name="ap_condition_81">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op14_write_state2">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op16_write_state2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond_fu_78_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="tmp_fu_90_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="data_out_V_V_blk_n">9, 2, 1, 2</column>
<column name="data_out_V_V_din">15, 3, 32, 96</column>
<column name="ii_reg_67">9, 2, 7, 14</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ii_reg_67">7, 0, 7, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, relu, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, relu, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, relu, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, relu, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, relu, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, relu, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, relu, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, relu, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, relu, return value</column>
<column name="data_in_V_V_dout">in, 32, ap_fifo, data_in_V_V, pointer</column>
<column name="data_in_V_V_empty_n">in, 1, ap_fifo, data_in_V_V, pointer</column>
<column name="data_in_V_V_read">out, 1, ap_fifo, data_in_V_V, pointer</column>
<column name="data_out_V_V_din">out, 32, ap_fifo, data_out_V_V, pointer</column>
<column name="data_out_V_V_full_n">in, 1, ap_fifo, data_out_V_V, pointer</column>
<column name="data_out_V_V_write">out, 1, ap_fifo, data_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
