Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 22 11:55:22 2022
| Host         : M00443 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.141        0.000                      0                10948        0.025        0.000                      0                10948        3.750        0.000                       0                  4753  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.141        0.000                      0                10948        0.025        0.000                      0                10948        3.750        0.000                       0                  4753  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_6/reg_reg[68]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 0.478ns (6.140%)  route 7.307ns (93.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.706     3.014    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X4Y81          FDRE                                         r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.478     3.492 r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=664, routed)         7.307    10.799    system_i/sbus_awfg_0/U0/U_6/reset
    SLICE_X24Y80         FDRE                                         r  system_i/sbus_awfg_0/U0/U_6/reg_reg[68]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.474    12.666    system_i/sbus_awfg_0/U0/U_6/clk
    SLICE_X24Y80         FDRE                                         r  system_i/sbus_awfg_0/U0/U_6/reg_reg[68]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X24Y80         FDRE (Setup_fdre_C_R)       -0.701    11.941    system_i/sbus_awfg_0/U0/U_6/reg_reg[68]
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_1/reg_reg[288]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.478ns (6.174%)  route 7.264ns (93.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.706     3.014    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X4Y81          FDRE                                         r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.478     3.492 r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=664, routed)         7.264    10.756    system_i/sbus_awfg_0/U0/U_1/reset
    SLICE_X24Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[288]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.474    12.666    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X24Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[288]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X24Y69         FDRE (Setup_fdre_C_R)       -0.701    11.941    system_i/sbus_awfg_0/U0/U_1/reg_reg[288]
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_1/reg_reg[290]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.478ns (6.174%)  route 7.264ns (93.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.706     3.014    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X4Y81          FDRE                                         r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.478     3.492 r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=664, routed)         7.264    10.756    system_i/sbus_awfg_0/U0/U_1/reset
    SLICE_X24Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[290]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.474    12.666    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X24Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[290]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X24Y69         FDRE (Setup_fdre_C_R)       -0.701    11.941    system_i/sbus_awfg_0/U0/U_1/reg_reg[290]
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_1/reg_reg[291]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.478ns (6.174%)  route 7.264ns (93.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.706     3.014    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X4Y81          FDRE                                         r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.478     3.492 r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=664, routed)         7.264    10.756    system_i/sbus_awfg_0/U0/U_1/reset
    SLICE_X24Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[291]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.474    12.666    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X24Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[291]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X24Y69         FDRE (Setup_fdre_C_R)       -0.701    11.941    system_i/sbus_awfg_0/U0/U_1/reg_reg[291]
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_1/reg_reg[294]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.478ns (6.174%)  route 7.264ns (93.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.706     3.014    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X4Y81          FDRE                                         r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.478     3.492 r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=664, routed)         7.264    10.756    system_i/sbus_awfg_0/U0/U_1/reset
    SLICE_X24Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[294]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.474    12.666    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X24Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[294]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X24Y69         FDRE (Setup_fdre_C_R)       -0.701    11.941    system_i/sbus_awfg_0/U0/U_1/reg_reg[294]
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_6/reg_reg[71]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 0.478ns (6.233%)  route 7.191ns (93.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.706     3.014    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X4Y81          FDRE                                         r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.478     3.492 r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=664, routed)         7.191    10.683    system_i/sbus_awfg_0/U0/U_6/reset
    SLICE_X24Y74         FDRE                                         r  system_i/sbus_awfg_0/U0/U_6/reg_reg[71]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.468    12.660    system_i/sbus_awfg_0/U0/U_6/clk
    SLICE_X24Y74         FDRE                                         r  system_i/sbus_awfg_0/U0/U_6/reg_reg[71]/C
                         clock pessimism              0.130    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X24Y74         FDRE (Setup_fdre_C_R)       -0.701    11.935    system_i/sbus_awfg_0/U0/U_6/reg_reg[71]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_1/reg_reg[482]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 0.478ns (6.356%)  route 7.042ns (93.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.706     3.014    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X4Y81          FDRE                                         r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.478     3.492 r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=664, routed)         7.042    10.534    system_i/sbus_awfg_0/U0/U_1/reset
    SLICE_X24Y73         FDSE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[482]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.470    12.662    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X24Y73         FDSE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[482]_lopt_replica/C
                         clock pessimism              0.130    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X24Y73         FDSE (Setup_fdse_C_S)       -0.701    11.937    system_i/sbus_awfg_0/U0/U_1/reg_reg[482]_lopt_replica
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_1/reg_reg[483]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 0.478ns (6.356%)  route 7.042ns (93.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.706     3.014    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X4Y81          FDRE                                         r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.478     3.492 r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=664, routed)         7.042    10.534    system_i/sbus_awfg_0/U0/U_1/reset
    SLICE_X24Y73         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[483]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.470    12.662    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X24Y73         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[483]_lopt_replica/C
                         clock pessimism              0.130    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X24Y73         FDRE (Setup_fdre_C_R)       -0.701    11.937    system_i/sbus_awfg_0/U0/U_1/reg_reg[483]_lopt_replica
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_1/reg_reg[320]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 0.478ns (6.324%)  route 7.080ns (93.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.706     3.014    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X4Y81          FDRE                                         r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.478     3.492 r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=664, routed)         7.080    10.572    system_i/sbus_awfg_0/U0/U_1/reset
    SLICE_X22Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[320]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.474    12.666    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X22Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[320]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X22Y69         FDRE (Setup_fdre_C_R)       -0.606    12.036    system_i/sbus_awfg_0/U0/U_1/reg_reg[320]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_1/reg_reg[322]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 0.478ns (6.324%)  route 7.080ns (93.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.706     3.014    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X4Y81          FDRE                                         r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.478     3.492 r  system_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=664, routed)         7.080    10.572    system_i/sbus_awfg_0/U0/U_1/reset
    SLICE_X22Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[322]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        1.474    12.666    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X22Y69         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[322]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X22Y69         FDRE (Setup_fdre_C_R)       -0.606    12.036    system_i/sbus_awfg_0/U0/U_1/reg_reg[322]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  1.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1033]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1033]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.081%)  route 0.201ns (51.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.584     0.925    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1033]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1033]/Q
                         net (fo=1, routed)           0.201     1.266    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg_n_0_[1033]
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.045     1.311 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i[1033]_i_1/O
                         net (fo=1, routed)           0.000     1.311    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i[1033]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1033]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.854     1.224    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1033]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1033]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1073]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.484%)  route 0.164ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.558     0.899    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y38         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[106]/Q
                         net (fo=2, routed)           0.164     1.210    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[12]
    SLICE_X22Y39         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1073]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.826     1.196    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X22Y39         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1073]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.022     1.184    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1073]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/sbus_awfg_0/U0/U_1/reg_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_1/reg_din_reg[229]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.766%)  route 0.223ns (61.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.557     0.898    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X17Y63         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/sbus_awfg_0/U0/U_1/reg_reg[229]/Q
                         net (fo=1, routed)           0.223     1.261    system_i/sbus_awfg_0/U0/U_1/tper_cnt[5]
    SLICE_X22Y63         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_din_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.822     1.192    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X22Y63         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_din_reg[229]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X22Y63         FDRE (Hold_fdre_C_D)         0.075     1.233    system_i/sbus_awfg_0/U0/U_1/reg_din_reg[229]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/sbus_awfg_0/U0/U_1/reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_1/reg_din_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.381%)  route 0.197ns (54.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.554     0.895    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X24Y64         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_i/sbus_awfg_0/U0/U_1/reg_reg[36]/Q
                         net (fo=1, routed)           0.197     1.256    system_i/sbus_awfg_0/U0/U_1/reg[36]
    SLICE_X21Y63         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_din_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.824     1.194    system_i/sbus_awfg_0/U0/U_1/clk
    SLICE_X21Y63         FDRE                                         r  system_i/sbus_awfg_0/U0/U_1/reg_din_reg[36]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y63         FDRE (Hold_fdre_C_D)         0.066     1.226    system_i/sbus_awfg_0/U0/U_1/reg_din_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1078]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.212ns (52.885%)  route 0.189ns (47.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.558     0.899    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y39         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[111]/Q
                         net (fo=2, routed)           0.189     1.251    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[17]
    SLICE_X23Y38         LUT3 (Prop_lut3_I1_O)        0.048     1.299 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1078]_i_2/O
                         net (fo=1, routed)           0.000     1.299    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1078]_i_2_n_0
    SLICE_X23Y38         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1078]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.826     1.196    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X23Y38         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1078]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.107     1.269    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1078]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/sbus_awfg_0/U0/U_6/sbus_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_din_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.634%)  route 0.224ns (61.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.553     0.894    system_i/sbus_awfg_0/U0/U_6/clk
    SLICE_X19Y80         FDRE                                         r  system_i/sbus_awfg_0/U0/U_6/sbus_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/sbus_awfg_0/U0/U_6/sbus_rdata_reg[19]/Q
                         net (fo=1, routed)           0.224     1.259    system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_din_tmp_reg[31]_0[19]
    SLICE_X23Y78         FDRE                                         r  system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_din_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.815     1.185    system_i/sbus_awfg_0/U0/U_5/g0.I1/clk
    SLICE_X23Y78         FDRE                                         r  system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_din_tmp_reg[19]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X23Y78         FDRE (Hold_fdre_C_D)         0.070     1.221    system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_din_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.553     0.894    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X21Y31         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3]/Q
                         net (fo=5, routed)           0.228     1.263    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_pipelined.mesg_reg[3]
    SLICE_X24Y31         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.819     1.189    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X24Y31         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[3]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X24Y31         FDRE (Hold_fdre_C_D)         0.063     1.218    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/sbus_awfg_0/U0/U_6/reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_6/reg_din_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.962%)  route 0.221ns (61.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.546     0.887    system_i/sbus_awfg_0/U0/U_6/clk
    SLICE_X22Y76         FDRE                                         r  system_i/sbus_awfg_0/U0/U_6/reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/sbus_awfg_0/U0/U_6/reg_reg[28]/Q
                         net (fo=2, routed)           0.221     1.248    system_i/sbus_awfg_0/U0/U_6/reg_reg[63]_0[28]
    SLICE_X19Y75         FDRE                                         r  system_i/sbus_awfg_0/U0/U_6/reg_din_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.814     1.184    system_i/sbus_awfg_0/U0/U_6/clk
    SLICE_X19Y75         FDRE                                         r  system_i/sbus_awfg_0/U0/U_6/reg_din_reg[28]/C
                         clock pessimism             -0.034     1.150    
    SLICE_X19Y75         FDRE (Hold_fdre_C_D)         0.047     1.197    system_i/sbus_awfg_0/U0/U_6/reg_din_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1070]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.213ns (50.181%)  route 0.211ns (49.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.558     0.899    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y38         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/Q
                         net (fo=2, routed)           0.211     1.274    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[9]
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.049     1.323 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1070]_i_1/O
                         net (fo=1, routed)           0.000     1.323    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1070]_i_1_n_0
    SLICE_X23Y39         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1070]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.826     1.196    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X23Y39         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1070]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.107     1.269    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1070]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/sbus_awfg_0/U0/U_6/reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sbus_awfg_0/U0/U_6/reg_din_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.022%)  route 0.220ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.546     0.887    system_i/sbus_awfg_0/U0/U_6/clk
    SLICE_X21Y73         FDRE                                         r  system_i/sbus_awfg_0/U0/U_6/reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/sbus_awfg_0/U0/U_6/reg_reg[38]/Q
                         net (fo=2, routed)           0.220     1.248    system_i/sbus_awfg_0/U0/U_6/reg_reg[63]_0[38]
    SLICE_X22Y74         FDRE                                         r  system_i/sbus_awfg_0/U0/U_6/reg_din_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4753, routed)        0.811     1.181    system_i/sbus_awfg_0/U0/U_6/clk
    SLICE_X22Y74         FDRE                                         r  system_i/sbus_awfg_0/U0/U_6/reg_din_reg[38]/C
                         clock pessimism             -0.034     1.147    
    SLICE_X22Y74         FDRE (Hold_fdre_C_D)         0.046     1.193    system_i/sbus_awfg_0/U0/U_6/reg_din_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y56   system_i/axi_sbus_bridge_0/U0/U_7/cnt_reg[245]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y56   system_i/axi_sbus_bridge_0/U0/U_7/cnt_reg[246]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y56   system_i/axi_sbus_bridge_0/U0/U_7/cnt_reg[247]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y56   system_i/axi_sbus_bridge_0/U0/U_7/cnt_reg[248]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y57   system_i/axi_sbus_bridge_0/U0/U_7/cnt_reg[249]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y58   system_i/axi_sbus_bridge_0/U0/U_7/cnt_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y57   system_i/axi_sbus_bridge_0/U0/U_7/cnt_reg[250]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y57   system_i/axi_sbus_bridge_0/U0/U_7/cnt_reg[251]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y57   system_i/axi_sbus_bridge_0/U0/U_7/cnt_reg[252]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y46   system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y46   system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y46   system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y46   system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y46   system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y46   system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y46   system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y55   system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y55   system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y55   system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y55   system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y55   system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y55   system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y55   system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y55   system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y55   system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y58    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y58    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y58    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y58    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK



