intTypesFIFO8

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000273                       # Number of seconds simulated
sim_ticks                                   273413000                       # Number of ticks simulated
final_tick                                  273413000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 340578                       # Simulator instruction rate (inst/s)
host_op_rate                                   340369                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             7318922826                       # Simulator tick rate (ticks/s)
host_mem_usage                                8485372                       # Number of bytes of host memory used
host_seconds                                     0.04                       # Real time elapsed on the host
sim_insts                                       12708                       # Number of instructions simulated
sim_ops                                         12708                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    273413000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                9392                       # Number of hits
system.cache.misses                              7842                       # Number of misses
system.cache.missLatency::samples                7842                       # Ticks for misses to the cache
system.cache.missLatency::mean           32667.559296                       # Ticks for misses to the cache
system.cache.missLatency::gmean          28957.943142                       # Ticks for misses to the cache
system.cache.missLatency::stdev          23191.281161                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                6185     78.87%     78.87% # Ticks for misses to the cache
system.cache.missLatency::32768-65535            1217     15.52%     94.39% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             360      4.59%     98.98% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             25      0.32%     99.30% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            25      0.32%     99.62% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             4      0.05%     99.67% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             3      0.04%     99.71% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             6      0.08%     99.78% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             5      0.06%     99.85% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             8      0.10%     99.95% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             3      0.04%     99.99% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%     99.99% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%     99.99% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             1      0.01%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  7842                       # Ticks for misses to the cache
system.cache.hitRatio                        0.544969                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        23398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       995584                       # Cumulative packet size per connected master and slave (bytes)
