<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>testbench.sv</title><link rel="stylesheet" type="text/css" href="../../../../styles/main.css" /><script type="text/javascript" src="../../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3.1 -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="testbench.sv"></a><a name="Topic1"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">testbench.sv</div>
 <div class="CBody"><p>Copyright (c) 2025 IC Verimeter. All rights reserved.</p><p>Licensed under the MIT License.</p><p>See LICENSE file in the project root for full license information.</p><p>Description: Testbench file with all necessary includes for REGBUS protocol verification</p></div>
</div>

<a name="Package_imports"></a><a name="Topic2"></a><div class="CTopic TSection LSystemVerilog">
 <div class="CTitle">Package imports</div>
 <div class="CBody"><p>Imports all required packages for the testbench</p></div>
</div>

<a name="REGBUS_agent_includes"></a><a name="Topic254"></a><div class="CTopic TSection LSystemVerilog">
 <div class="CTitle">REGBUS agent includes</div>
 <div class="CBody"><p>Includes all REGBUS protocol implementation files</p><pre class="CCode">`<span class="SHKeyword">include</span> <span class="SHString">&quot;regbus_seq_item.sv&quot;</span><br />`<span class="SHKeyword">include</span> <span class="SHString">&quot;regbus_driver.sv&quot;</span><br />`<span class="SHKeyword">include</span> <span class="SHString">&quot;regbus_monitor.sv&quot;</span><br />`<span class="SHKeyword">include</span> <span class="SHString">&quot;regbus_sequencer.sv&quot;</span><br />`<span class="SHKeyword">include</span> &quot;regbus2reg_adapter.sv&quot;</pre></div>
</div>

<a name="Register_model_includes"></a><a name="Topic255"></a><div class="CTopic TSection LSystemVerilog">
 <div class="CTitle">Register model includes</div>
 <div class="CBody"><p>Includes register model and SVDB dynamic register files</p><pre class="CCode">`<span class="SHKeyword">include</span> <span class="SHString">&quot;svdb_dynamic_reg.sv&quot;</span><br />`<span class="SHKeyword">include</span> <span class="SHString">&quot;register_example_reg_model.sv&quot;</span><br />`<span class="SHKeyword">include</span> &quot;regbus_agent.sv&quot;</pre></div>
</div>

<a name="Environment_and_test_includes"></a><a name="Topic256"></a><div class="CTopic TSection LSystemVerilog last">
 <div class="CTitle">Environment and test includes</div>
 <div class="CBody"><p>Includes the UVM environment and test files</p><pre class="CCode">`<span class="SHKeyword">include</span> <span class="SHString">&quot;env.sv&quot;</span><br />`<span class="SHKeyword">include</span> <span class="SHString">&quot;test_register_block_sql_db.sv&quot;</span><br />`<span class="SHKeyword">include</span> &quot;tb_top.sv&quot;</pre></div>
</div>

</body></html>