<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>s_axi_INPUT_ARADDR</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_ARREADY</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_ARVALID</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_AWADDR</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_AWREADY</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_AWVALID</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_BREADY</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_BRESP</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_BVALID</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_RDATA</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_RREADY</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_RRESP</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_RVALID</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_WDATA</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_WREADY</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_WSTRB</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_INPUT_WVALID</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_ARADDR</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_ARREADY</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_ARVALID</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_AWADDR</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_AWREADY</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_AWVALID</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_BREADY</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_BRESP</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_BVALID</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_RDATA</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_RREADY</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_RRESP</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_RVALID</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_WDATA</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_WREADY</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_WSTRB</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>s_axi_OUTPUT_WVALID</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>10</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>167</latency>
    <II>168</II>
  </modelParameters>
</AdditionalInfo>
