!_TAG_EXTRA_DESCRIPTION	anonymous	/Include tags for non-named objects like lambda/
!_TAG_EXTRA_DESCRIPTION	fileScope	/Include tags of file scope/
!_TAG_EXTRA_DESCRIPTION	pseudo	/Include pseudo tags/
!_TAG_EXTRA_DESCRIPTION	subparser	/Include tags generated by subparsers/
!_TAG_FIELD_DESCRIPTION	epoch	/the last modified time of the input file (only for F\/file kind tag)/
!_TAG_FIELD_DESCRIPTION	file	/File-restricted scoping/
!_TAG_FIELD_DESCRIPTION	input	/input file/
!_TAG_FIELD_DESCRIPTION	name	/tag name/
!_TAG_FIELD_DESCRIPTION	pattern	/pattern/
!_TAG_FIELD_DESCRIPTION	typeref	/Type and name of a variable or typedef/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_KIND_DESCRIPTION!Iniconf	k,key	/keys/
!_TAG_KIND_DESCRIPTION!Iniconf	s,section	/sections/
!_TAG_KIND_DESCRIPTION!Sh	a,alias	/aliases/
!_TAG_KIND_DESCRIPTION!Sh	f,function	/functions/
!_TAG_KIND_DESCRIPTION!Sh	h,heredoc	/label for here document/
!_TAG_KIND_DESCRIPTION!Sh	s,script	/script files/
!_TAG_KIND_DESCRIPTION!Verilog	b,block	/blocks (begin, fork)/
!_TAG_KIND_DESCRIPTION!Verilog	c,constant	/constants (parameter, specparam)/
!_TAG_KIND_DESCRIPTION!Verilog	d,define	/text macros/
!_TAG_KIND_DESCRIPTION!Verilog	e,event	/events/
!_TAG_KIND_DESCRIPTION!Verilog	f,function	/functions/
!_TAG_KIND_DESCRIPTION!Verilog	i,instance	/instances of module/
!_TAG_KIND_DESCRIPTION!Verilog	m,module	/modules/
!_TAG_KIND_DESCRIPTION!Verilog	n,net	/net data types/
!_TAG_KIND_DESCRIPTION!Verilog	p,port	/ports/
!_TAG_KIND_DESCRIPTION!Verilog	r,register	/variable data types/
!_TAG_KIND_DESCRIPTION!Verilog	t,task	/tasks/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_OUTPUT_VERSION	0.0	/current.age/
!_TAG_PARSER_VERSION!Iniconf	0.0	/current.age/
!_TAG_PARSER_VERSION!Sh	0.0	/current.age/
!_TAG_PARSER_VERSION!Verilog	1.1	/current.age/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	D:/hardwares/d_flipflop/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	6.0.0	/6b06565/
!_TAG_ROLE_DESCRIPTION!Sh!heredoc	endmarker	/end marker/
!_TAG_ROLE_DESCRIPTION!Sh!script	loaded	/loaded/
!_TAG_ROLE_DESCRIPTION!Verilog!module	decl	/declaring instances/
BreakOnAssertion	modelsim.ini	/^BreakOnAssertion = 3$/;"	k	section:vsim
ConcurrentFileLimit	modelsim.ini	/^ConcurrentFileLimit = 40$/;"	k	section:vsim
DatasetSeparator	modelsim.ini	/^DatasetSeparator = :$/;"	k	section:vsim
DefaultRadix	modelsim.ini	/^DefaultRadix = symbolic$/;"	k	section:vsim
DumpportsCollapse	modelsim.ini	/^DumpportsCollapse = 1$/;"	k	section:vsim
Explicit	modelsim.ini	/^Explicit = 1$/;"	k	section:vcom
IterationLimit	modelsim.ini	/^IterationLimit = 5000$/;"	k	section:vsim
Library	modelsim.ini	/^[Library]$/;"	s
OnFinish	modelsim.ini	/^OnFinish = ask$/;"	k	section:vsim
PathSeparator	modelsim.ini	/^PathSeparator = \/$/;"	k	section:vsim
Resolution	modelsim.ini	/^Resolution = ps$/;"	k	section:vsim
RunLength	modelsim.ini	/^RunLength = 100$/;"	k	section:vsim
TranscriptFile	modelsim.ini	/^TranscriptFile = transcript$/;"	k	section:vsim
UnbufferedOutput	modelsim.ini	/^UnbufferedOutput = 0$/;"	k	section:vsim
UserTimeUnit	modelsim.ini	/^UserTimeUnit = default$/;"	k	section:vsim
VHDL93	modelsim.ini	/^VHDL93 = 2002$/;"	k	section:vcom
a	sim/tb_top.v	/^reg [3:0] a = 4'b0;$/;"	r	module:tb_top
a	src/mux2_1.v	/^input a,b,sel;$/;"	p	module:mux2_1
a0	src/mux2_1.v	/^input a0,a1,a2,a3,sel;$/;"	p	module:mux4_1
a1	src/mux2_1.v	/^input a0,a1,a2,a3,sel;$/;"	p	module:mux4_1
a2	src/mux2_1.v	/^input a0,a1,a2,a3,sel;$/;"	p	module:mux4_1
a3	src/mux2_1.v	/^input a0,a1,a2,a3,sel;$/;"	p	module:mux4_1
b	src/mux2_1.v	/^input a,b,sel;$/;"	p	module:mux2_1
clk	src/dff.v	/^input data,clk;$/;"	p	module:dff_pos
clk	src/shift8.v	/^input datain,clr,clk;$/;"	p	module:shift
clr	src/shift8.v	/^input datain,clr,clk;$/;"	p	module:shift
data	src/dff.v	/^input data,clk;$/;"	p	module:dff_pos
datain	src/shift8.v	/^input datain,clr,clk;$/;"	p	module:shift
dataout	src/shift8.v	/^output [7:0] dataout;$/;"	p	module:shift
dataout	src/shift8.v	/^reg [7:0] dataout;$/;"	r	module:shift
dff_pos	src/dff.v	/^module dff_pos ($/;"	m
lmc	modelsim.ini	/^[lmc]$/;"	s
msg_system	modelsim.ini	/^[msg_system]$/;"	s
mux2_1	src/mux2_1.v	/^module mux2_1 ($/;"	m
mux4_1	src/mux2_1.v	/^module mux4_1 ($/;"	m
o1	src/mux2_1.v	/^wire o1,o2;$/;"	n	module:mux4_1
o2	src/mux2_1.v	/^wire o1,o2;$/;"	n	module:mux4_1
others	modelsim.ini	/^others = $MODEL_TECH\/..\/modelsim.ini$/;"	k	section:Library
out	sim/tb_top.v	/^wire out;$/;"	n	module:tb_top
out	src/mux2_1.v	/^output out;$/;"	p	module:mux2_1
out	src/mux2_1.v	/^output out;$/;"	p	module:mux4_1
q	src/dff.v	/^output q;$/;"	p	module:dff_pos
q	src/dff.v	/^reg q;$/;"	r	module:dff_pos
sel	sim/tb_top.v	/^reg [1:0] sel = 2'b0;$/;"	r	module:tb_top
sel	src/mux2_1.v	/^input a,b,sel;$/;"	p	module:mux2_1
sel	src/mux2_1.v	/^input a0,a1,a2,a3,sel;$/;"	p	module:mux4_1
sel	src/mux2_1.v	/^wire [1:0] sel;$/;"	n	module:mux4_1
shift	src/shift8.v	/^module shift ($/;"	m
tb_top	sim/tb_top.v	/^module tb_top;$/;"	m
u1	sim/tb_top.v	/^mux4_1 u1(out,a[0],a[1],a[2],a[3],sel);$/;"	i	module:tb_top	typeref:module:mux4_1
u1	src/mux2_1.v	/^mux2_1 u1(o1,a0,a1,sel[0]);$/;"	i	module:mux4_1	typeref:module:mux2_1
u2	src/mux2_1.v	/^mux2_1 u2(o2,a2,a3,sel[0]);$/;"	i	module:mux4_1	typeref:module:mux2_1
u3	src/mux2_1.v	/^mux2_1 u3(out,o1,o2,sel[1]);$/;"	i	module:mux4_1	typeref:module:mux2_1
vcom	modelsim.ini	/^[vcom]$/;"	s
vlog	modelsim.ini	/^[vlog]$/;"	s
vsim	modelsim.ini	/^[vsim]$/;"	s
work	modelsim.ini	/^work = work$/;"	k	section:Library
