part=xczu9eg-ffvb1156-2-e

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
clock=150MHz
syn.top=edgedetect
syn.file=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-cpu/EdgedetectBaseline_host/src/edgedetect_fpga.cpp