Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,41573
design__instance__area,526140
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00004011758937849663
power__switching__total,0.000010085025678563397
power__leakage__total,0.00003267250576755032
power__total,0.00008287512173410505
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2503456124373404
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25060210171885844
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.14964005458300633
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.904604194933409
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.149640
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25032587822251956
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.250973637864557
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6897418942337123
timing__setup__ws__corner:nom_slow_1p08V_125C,13.733571113505986
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.689742
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25033520409619014
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2507414902235423
timing__hold__ws__corner:nom_typ_1p20V_25C,0.34983825160296783
timing__setup__ws__corner:nom_typ_1p20V_25C,14.475328012626345
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.349838
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25032587822251956
clock__skew__worst_setup,0.25060210171885844
timing__hold__ws,0.14964005458300633
timing__setup__ws,13.733571113505986
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.149640
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1724.16 313.74
design__core__bbox,2.88 3.78 1721.28 309.96
design__io,45
design__die__area,540938
design__core__area,526140
design__instance__count__stdcell,98
design__instance__area__stdcell,1431.56
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.00272088
design__instance__utilization__stdcell,0.00272088
design__rows,81
design__rows:CoreSite,81
design__sites,289980
design__sites:CoreSite,289980
design__instance__count__class:inverter,2
design__instance__area__class:inverter,12.7008
design__instance__count__class:sequential_cell,8
design__instance__area__class:sequential_cell,406.426
design__instance__count__class:multi_input_combinational_cell,67
design__instance__area__class:multi_input_combinational_cell,649.555
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,18
design__instance__area__class:timing_repair_buffer,292.118
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1953
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,12
global_route__vias,476
global_route__wirelength,2860
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,117
route__net__special,2
route__drc_errors__iter:0,2
route__wirelength__iter:0,1998
route__drc_errors__iter:1,4
route__wirelength__iter:1,2006
route__drc_errors__iter:2,1
route__wirelength__iter:2,2015
route__drc_errors__iter:3,0
route__wirelength__iter:3,2014
route__drc_errors,0
route__wirelength,2014
route__vias,492
route__vias__singlecut,492
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,172.64
design__instance__count__class:fill_cell,41475
design__instance__area__class:fill_cell,524708
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,15
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,15
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,15
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19994
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000635922
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000515622
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,8.53434E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000515622
design_powergrid__voltage__worst,0.0000515622
design_powergrid__voltage__worst__net:VPWR,1.19994
design_powergrid__drop__worst,0.0000635922
design_powergrid__drop__worst__net:VPWR,0.0000635922
design_powergrid__voltage__worst__net:VGND,0.0000515622
design_powergrid__drop__worst__net:VGND,0.0000515622
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,7.51999999999999957500250620523463140898456913419067859649658203125E-7
ir__drop__worst,0.00006360000000000000093362817477071757821249775588512420654296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
