# SystemVerilog Course LABS and Project

- **DATE**: Fall, 2019
- **AUTHOR**: Sunic Yosen
- **FACULTY**ï¼š Department of Micro and Nano Electronics, Shanghai Jiao Tong University

## [LAB1](/lab1-stu)

### [ALU](/lab1-stu/alu)

### [FIFO](/lab1-stu/fifo)

## [LAB2](/lab2-stu) 

### [General Design](/lab2-stu)

### [OOP Design](/lab2-stu)

## [LAB3](/lab3-stu)

### [AXI Lite](/lab3-stu/axi_lite)

### [FIFO](/lab3-stu/fifo)

## [LAB4](/lab4-stu)

Coverage

## [Project](/project)


