Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  4 18:03:27 2021
| Host         : LABCOMPUTER running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           34 |
| No           | No                    | Yes                    |              33 |            9 |
| No           | Yes                   | No                     |             157 |           50 |
| Yes          | No                    | No                     |              24 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------+------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |            Enable Signal            |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  sensor_driver_1/distance_o_reg[4]_1[0] |                                     |                                          |                2 |              3 |         1.50 |
|  control_unit_0/sound_o_reg[2]_i_2_n_0  |                                     |                                          |                3 |              3 |         1.00 |
|  sensor_driver_2/distance_o_reg[6]_2[0] |                                     |                                          |                1 |              3 |         3.00 |
|  sensor_driver_0/E[0]                   |                                     |                                          |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG                          | sensor_driver_2/s_distance          |                                          |                6 |              8 |         1.33 |
|  CLK_IBUF_BUFG                          | sensor_driver_1/s_distance          |                                          |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG                          | sensor_driver_0/s_distance          |                                          |                4 |              8 |         2.00 |
|  sensor_driver_2/distance_o_reg[4]_0[0] |                                     |                                          |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG                          | sound_player_0/s_address[0]_i_2_n_0 | sound_player_0/s_address                 |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG                          |                                     | pwm_0/s_cnt_local[30]_i_1_n_0            |                8 |             30 |         3.75 |
|  CLK_IBUF_BUFG                          |                                     | control_unit_0/s_cnt_local_reg[20]       |               15 |             31 |         2.07 |
|  CLK_IBUF_BUFG                          |                                     | sensor_driver_2/s_counter[31]_i_1__1_n_0 |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG                          |                                     | sensor_driver_1/s_counter[31]_i_1__0_n_0 |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG                          |                                     | sensor_driver_0/s_counter[31]_i_1_n_0    |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG                          |                                     | RST_IBUF                                 |                9 |             33 |         3.67 |
|  CLK_IBUF_BUFG                          |                                     |                                          |               23 |             39 |         1.70 |
+-----------------------------------------+-------------------------------------+------------------------------------------+------------------+----------------+--------------+


