{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Web Edition " "Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 11:18:00 2006 " "Info: Processing started: Wed Jun 21 11:18:00 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex13 -c ex13 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ex13 -c ex13" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex13 EP1C12F256C7 " "Info: Selected device EP1C12F256C7 for design \"ex13\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6F256C7 " "Info: Device EP1C6F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6F256I7 " "Info: Device EP1C6F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F256I7 " "Info: Device EP1C12F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "12_288MHz Global clock " "Info: Automatically promoted signal \"12_288MHz\" to use Global clock" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "12_288MHz " "Info: Pin \"12_288MHz\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "12_288MHz" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "altera_internal_jtag~TCKUTAP Global clock " "Info: Automatically promoted signal \"altera_internal_jtag~TCKUTAP\" to use Global clock" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TDO" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL Global clock " "Info: Automatically promoted signal \"sld_hub:sld_hub_inst\|CLR_SIGNAL\" to use Global clock" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "SWITCH1 Global clock " "Info: Automatically promoted some destinations of signal \"SWITCH1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIR_core:inst\|START_INDEX\[0\]~0 " "Info: Destination \"FIR_core:inst\|START_INDEX\[0\]~0\" may be non-global or may not use global clock" {  } { { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 122 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 40 8 176 56 "SWITCH1" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "SWITCH1 " "Info: Pin \"SWITCH1\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 40 8 176 56 "SWITCH1" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SWITCH1" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SWITCH1 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SWITCH1 } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]\" may be non-global or may not use global clock" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\]\" may be non-global or may not use global clock" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|hub_tdo~1039 " "Info: Destination \"sld_hub:sld_hub_inst\|hub_tdo~1039\" may be non-global or may not use global clock" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Destination \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 708 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0 " "Info: Destination \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|hub_tdo~1042 " "Info: Destination \"sld_hub:sld_hub_inst\|hub_tdo~1042\" may be non-global or may not use global clock" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:2:IRF\|Q\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:2:IRF\|Q\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|hub_tdo~1034 " "Info: Destination \"sld_hub:sld_hub_inst\|hub_tdo~1034\" may be non-global or may not use global clock" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Destination \"FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 708 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0 " "Info: Destination \"FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|hub_tdo~1041 " "Info: Destination \"sld_hub:sld_hub_inst\|hub_tdo~1041\" may be non-global or may not use global clock" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[3\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[3\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process1~1 " "Info: Destination \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process1~1\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~26 " "Info: Destination \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~26\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process0~16 " "Info: Destination \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process0~16\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:01 " "Info: Finished register packing: elapsed time is 00:00:01" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_START" "" "Info: Starting physical synthesis optimizations" {  } {  } 0 0 "Starting physical synthesis optimizations" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis 1 " "Info: Starting physical synthesis algorithm combinational resynthesis 1" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "combinational resynthesis 1 0 " "Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis 1 " "Info: Starting physical synthesis algorithm combinational resynthesis 1" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "combinational resynthesis 1 0 " "Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_END" "00:00:26 " "Info: Physical synthesis optimizations complete: elapsed time is 00:00:26" {  } {  } 0 0 "Physical synthesis optimizations complete: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_START" "" "Info: Starting physical synthesis optimizations" {  } {  } 0 0 "Starting physical synthesis optimizations" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis 1 " "Info: Starting physical synthesis algorithm combinational resynthesis 1" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "combinational resynthesis 1 0 " "Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register unpacking " "Info: Starting physical synthesis algorithm register unpacking" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "register unpacking 0 " "Info: Physical synthesis algorithm register unpacking complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_END" "00:00:17 " "Info: Physical synthesis optimizations complete: elapsed time is 00:00:17" {  } {  } 0 0 "Physical synthesis optimizations complete: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:42 " "Info: Fitter placement operations ending: elapsed time is 00:00:42" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.434 ns memory register " "Info: Estimated most critical path is memory to register delay of 17.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a1~porta_address_reg6 1 MEM M4K_X19_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y11; Fanout = 1; MEM Node = 'FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a1~porta_address_reg6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a1~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_e9m2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_e9m2.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.811 ns) 3.811 ns FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|q_a\[1\] 2 MEM M4K_X19_Y11 22 " "Info: 2: + IC(0.000 ns) + CELL(3.811 ns) = 3.811 ns; Loc. = M4K_X19_Y11; Fanout = 22; MEM Node = 'FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|q_a\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.811 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a1~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[1] } "NODE_NAME" } } { "db/altsyncram_e9m2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_e9m2.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.509 ns) 5.151 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[0\]~COUTCOUT1_121 3 COMB LAB_X23_Y11 2 " "Info: 3: + IC(0.831 ns) + CELL(0.509 ns) = 5.151 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[0\]~COUTCOUT1_121'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.340 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[1] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[0]~COUTCOUT1_121 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.222 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[1\]~COUTCOUT1_123 4 COMB LAB_X23_Y11 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 5.222 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[1\]~COUTCOUT1_123'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[0]~COUTCOUT1_121 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[1]~COUTCOUT1_123 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.293 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[2\]~COUTCOUT1_125 5 COMB LAB_X23_Y11 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 5.293 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[2\]~COUTCOUT1_125'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[1]~COUTCOUT1_123 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[2]~COUTCOUT1_125 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.364 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[3\]~COUTCOUT1_127 6 COMB LAB_X23_Y11 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.364 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[3\]~COUTCOUT1_127'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[2]~COUTCOUT1_125 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[3]~COUTCOUT1_127 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.228 ns) 5.592 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[4\]~COUT 7 COMB LAB_X23_Y11 3 " "Info: 7: + IC(0.000 ns) + CELL(0.228 ns) = 5.592 ns; Loc. = LAB_X23_Y11; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[4\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[3]~COUTCOUT1_127 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[4]~COUT } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 6.193 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[6\]~38 8 COMB LAB_X23_Y11 17 " "Info: 8: + IC(0.000 ns) + CELL(0.601 ns) = 6.193 ns; Loc. = LAB_X23_Y11; Fanout = 17; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[6\]~38'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.601 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[6]~38 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.101 ns) 7.310 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|_~300 9 COMB LAB_X21_Y11 1 " "Info: 9: + IC(1.016 ns) + CELL(0.101 ns) = 7.310 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|_~300'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.117 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[6]~38 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~300 } "NODE_NAME" } } { "lpm_mult.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf" 372 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.056 ns) + CELL(0.522 ns) 7.888 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|_~334 10 COMB LAB_X21_Y11 3 " "Info: 10: + IC(0.056 ns) + CELL(0.522 ns) = 7.888 ns; Loc. = LAB_X21_Y11; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|_~334'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.578 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~300 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~334 } "NODE_NAME" } } { "lpm_mult.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf" 372 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.374 ns) 9.658 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[8\]~67 11 COMB LAB_X24_Y8 2 " "Info: 11: + IC(1.396 ns) + CELL(0.374 ns) = 9.658 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[8\]~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.770 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~334 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[8]~67 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 38 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.240 ns) 9.898 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[9\]~65 12 COMB LAB_X24_Y8 6 " "Info: 12: + IC(0.000 ns) + CELL(0.240 ns) = 9.898 ns; Loc. = LAB_X24_Y8; Fanout = 6; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[9\]~65'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.240 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[8]~67 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[9]~65 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 38 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 10.499 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[10\]~62 13 COMB LAB_X24_Y8 3 " "Info: 13: + IC(0.000 ns) + CELL(0.601 ns) = 10.499 ns; Loc. = LAB_X24_Y8; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[10\]~62'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.601 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[9]~65 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[10]~62 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 38 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.382 ns) 11.562 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[14\]~87COUT1_439 14 COMB LAB_X25_Y8 2 " "Info: 14: + IC(0.681 ns) + CELL(0.382 ns) = 11.562 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[14\]~87COUT1_439'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.063 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[10]~62 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[14]~87COUT1_439 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.633 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[15\]~85COUT1_441 15 COMB LAB_X25_Y8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 11.633 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[15\]~85COUT1_441'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[14]~87COUT1_439 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[15]~85COUT1_441 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.704 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[16\]~83COUT1_443 16 COMB LAB_X25_Y8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 11.704 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[16\]~83COUT1_443'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[15]~85COUT1_441 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[16]~83COUT1_443 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.775 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[17\]~81COUT1_445 17 COMB LAB_X25_Y8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 11.775 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[17\]~81COUT1_445'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[16]~83COUT1_443 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[17]~81COUT1_445 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.228 ns) 12.003 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[18\]~79 18 COMB LAB_X25_Y8 6 " "Info: 18: + IC(0.000 ns) + CELL(0.228 ns) = 12.003 ns; Loc. = LAB_X25_Y8; Fanout = 6; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[18\]~79'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[17]~81COUT1_445 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[18]~79 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 12.604 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[19\]~76 19 COMB LAB_X25_Y7 3 " "Info: 19: + IC(0.000 ns) + CELL(0.601 ns) = 12.604 ns; Loc. = LAB_X25_Y7; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[19\]~76'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.601 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[18]~79 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[19]~76 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.382 ns) 14.065 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[21\]~85COUT1_474 20 COMB LAB_X26_Y8 2 " "Info: 20: + IC(1.079 ns) + CELL(0.382 ns) = 14.065 ns; Loc. = LAB_X26_Y8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[21\]~85COUT1_474'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.461 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[19]~76 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[21]~85COUT1_474 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.136 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[22\]~83COUT1_476 21 COMB LAB_X26_Y8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 14.136 ns; Loc. = LAB_X26_Y8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[22\]~83COUT1_476'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[21]~85COUT1_474 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[22]~83COUT1_476 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.207 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[23\]~81COUT1_478 22 COMB LAB_X26_Y8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 14.207 ns; Loc. = LAB_X26_Y8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[23\]~81COUT1_478'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[22]~83COUT1_476 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[23]~81COUT1_478 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.278 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[24\]~79COUT1_480 23 COMB LAB_X26_Y8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 14.278 ns; Loc. = LAB_X26_Y8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[24\]~79COUT1_480'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[23]~81COUT1_478 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[24]~79COUT1_480 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.228 ns) 14.506 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[25\]~77 24 COMB LAB_X26_Y8 6 " "Info: 24: + IC(0.000 ns) + CELL(0.228 ns) = 14.506 ns; Loc. = LAB_X26_Y8; Fanout = 6; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[25\]~77'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[24]~79COUT1_480 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 15.107 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[26\]~74 25 COMB LAB_X26_Y7 3 " "Info: 25: + IC(0.000 ns) + CELL(0.601 ns) = 15.107 ns; Loc. = LAB_X26_Y7; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[26\]~74'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.601 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[26]~74 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.382 ns) 16.199 ns FIR_core:inst\|ACCU\[26\]~445COUT1_826 26 COMB LAB_X27_Y7 2 " "Info: 26: + IC(0.710 ns) + CELL(0.382 ns) = 16.199 ns; Loc. = LAB_X27_Y7; Fanout = 2; COMB Node = 'FIR_core:inst\|ACCU\[26\]~445COUT1_826'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.092 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[26]~74 FIR_core:inst|ACCU[26]~445COUT1_826 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.270 ns FIR_core:inst\|ACCU\[27\]~444COUT1_828 27 COMB LAB_X27_Y7 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 16.270 ns; Loc. = LAB_X27_Y7; Fanout = 2; COMB Node = 'FIR_core:inst\|ACCU\[27\]~444COUT1_828'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|ACCU[26]~445COUT1_826 FIR_core:inst|ACCU[27]~444COUT1_828 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.341 ns FIR_core:inst\|ACCU\[28\]~443COUT1_830 28 COMB LAB_X27_Y7 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 16.341 ns; Loc. = LAB_X27_Y7; Fanout = 2; COMB Node = 'FIR_core:inst\|ACCU\[28\]~443COUT1_830'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|ACCU[27]~444COUT1_828 FIR_core:inst|ACCU[28]~443COUT1_830 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.412 ns FIR_core:inst\|ACCU\[29\]~442COUT1_832 29 COMB LAB_X27_Y7 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 16.412 ns; Loc. = LAB_X27_Y7; Fanout = 2; COMB Node = 'FIR_core:inst\|ACCU\[29\]~442COUT1_832'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|ACCU[28]~443COUT1_830 FIR_core:inst|ACCU[29]~442COUT1_832 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.228 ns) 16.640 ns FIR_core:inst\|ACCU\[30\]~441 30 COMB LAB_X27_Y7 1 " "Info: 30: + IC(0.000 ns) + CELL(0.228 ns) = 16.640 ns; Loc. = LAB_X27_Y7; Fanout = 1; COMB Node = 'FIR_core:inst\|ACCU\[30\]~441'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { FIR_core:inst|ACCU[29]~442COUT1_832 FIR_core:inst|ACCU[30]~441 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.794 ns) 17.434 ns FIR_core:inst\|ACCU\[31\] 31 REG LAB_X27_Y7 3 " "Info: 31: + IC(0.000 ns) + CELL(0.794 ns) = 17.434 ns; Loc. = LAB_X27_Y7; Fanout = 3; REG Node = 'FIR_core:inst\|ACCU\[31\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.794 ns" { FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.665 ns ( 66.91 % ) " "Info: Total cell delay = 11.665 ns ( 66.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.769 ns ( 33.09 % ) " "Info: Total interconnect delay = 5.769 ns ( 33.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "17.434 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a1~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[1] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[0]~COUTCOUT1_121 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[1]~COUTCOUT1_123 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[2]~COUTCOUT1_125 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[3]~COUTCOUT1_127 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[6]~38 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~300 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~334 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[8]~67 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[9]~65 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[10]~62 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[14]~87COUT1_439 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[15]~85COUT1_441 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[16]~83COUT1_443 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[17]~81COUT1_445 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[18]~79 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[19]~76 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[21]~85COUT1_474 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[22]~83COUT1_476 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[23]~81COUT1_478 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[24]~79COUT1_480 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[26]~74 FIR_core:inst|ACCU[26]~445COUT1_826 FIR_core:inst|ACCU[27]~444COUT1_828 FIR_core:inst|ACCU[28]~443COUT1_830 FIR_core:inst|ACCU[29]~442COUT1_832 FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 9 " "Info: Average interconnect usage is 1% of the available device resources. Peak interconnect usage is 9%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "x21_y0 x31_y13 " "Info: The peak interconnect region extends from location x21_y0 to location x31_y13" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Info: Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_hub:sld_hub_inst\|CLR_SIGNAL " "Info: Node sld_hub:sld_hub_inst\|CLR_SIGNAL uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out " "Info: Port clear -- assigned as a global for destination node FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out -- routed using non-global resources" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out } "NODE_NAME" } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out" } } } } { "../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 183 -1 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\] -- routed using non-global resources" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\]" } } } } { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Port clear -- assigned as a global for destination node FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg -- routed using non-global resources" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg } "NODE_NAME" } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg" } } } } { "../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 708 -1 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_ogi:auto_generated\|dffe1a\[2\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_ogi:auto_generated\|dffe1a\[2\] -- routed using non-global resources" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_ogi:auto_generated\|dffe1a\[2\]" } } } } { "db/decode_ogi.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/decode_ogi.tdf" 32 8 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_ogi:auto_generated\|dffe1a\[1\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_ogi:auto_generated\|dffe1a\[1\] -- routed using non-global resources" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_ogi:auto_generated\|dffe1a\[1\]" } } } } { "db/decode_ogi.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/decode_ogi.tdf" 32 8 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RESETn VCC " "Info: Pin RESETn has VCC driving its datain port" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 208 512 688 224 "RESETn" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "RESETn" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[1\] GND " "Info: Pin LED\[1\] has GND driving its datain port" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 8 512 688 24 "LED\[1\]" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 11:19:59 2006 " "Info: Processing ended: Wed Jun 21 11:19:59 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Info: Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
