<profile>

<section name = "Vivado HLS Report for 'C_drain_IO_L3_out_serialize'" level="0">
<item name = "Date">Sat Sep 14 23:31:27 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1032, 1032, 5.160 us, 5.160 us, 1032, 1032, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1025, 1025, 6, 4, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 134, -</column>
<column name="Register">-, -, 572, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_133_p2">+, 0, 0, 9, 9, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1164_fu_127_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_V_blk_n_AW">9, 2, 1, 2</column>
<column name="C_V_blk_n_B">9, 2, 1, 2</column>
<column name="C_V_blk_n_W">9, 2, 1, 2</column>
<column name="C_V_offset_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_t_V_phi_fu_100_p4">9, 2, 9, 18</column>
<column name="fifo_C_drain_local_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_reg_96">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="C_V_offset1_i_reg_148">26, 0, 26, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_V_reg_163">9, 0, 9, 0</column>
<column name="icmp_ln1164_reg_159">1, 0, 1, 0</column>
<column name="icmp_ln1164_reg_159_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="t_V_reg_96">9, 0, 9, 0</column>
<column name="tmp_V_2_reg_173">128, 0, 128, 0</column>
<column name="tmp_V_3_reg_178">128, 0, 128, 0</column>
<column name="tmp_V_4_reg_183">128, 0, 128, 0</column>
<column name="tmp_V_reg_168">128, 0, 128, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_serialize, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_serialize, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_serialize, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L3_out_serialize, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_serialize, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L3_out_serialize, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L3_out_serialize, return value</column>
<column name="m_axi_C_V_AWVALID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWREADY">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWADDR">out, 32, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWLEN">out, 32, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWSIZE">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWBURST">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWLOCK">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWCACHE">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWPROT">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWQOS">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWREGION">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWUSER">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WVALID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WREADY">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WDATA">out, 512, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WSTRB">out, 64, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WLAST">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WUSER">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARVALID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARREADY">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARADDR">out, 32, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARLEN">out, 32, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARSIZE">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARBURST">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARLOCK">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARCACHE">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARPROT">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARQOS">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARREGION">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARUSER">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RVALID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RREADY">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RDATA">in, 512, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RLAST">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RUSER">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RRESP">in, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BVALID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BREADY">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BRESP">in, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BUSER">in, 1, m_axi, C_V, pointer</column>
<column name="C_V_offset_dout">in, 32, ap_fifo, C_V_offset, pointer</column>
<column name="C_V_offset_empty_n">in, 1, ap_fifo, C_V_offset, pointer</column>
<column name="C_V_offset_read">out, 1, ap_fifo, C_V_offset, pointer</column>
<column name="fifo_C_drain_local_in_V_V_dout">in, 128, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
<column name="fifo_C_drain_local_in_V_V_empty_n">in, 1, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
<column name="fifo_C_drain_local_in_V_V_read">out, 1, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
</table>
</item>
</section>
</profile>
