[05/27 17:42:49      0s] 
[05/27 17:42:49      0s] Cadence Innovus(TM) Implementation System.
[05/27 17:42:49      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/27 17:42:49      0s] 
[05/27 17:42:49      0s] Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
[05/27 17:42:49      0s] Options:	
[05/27 17:42:49      0s] Date:		Tue May 27 17:42:49 2025
[05/27 17:42:49      0s] Host:		bioeebeanie.bioeelocal (x86_64 w/Linux 3.10.0-1160.66.1.el7.x86_64) (48cores*96cpus*Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz 16384KB)
[05/27 17:42:49      0s] OS:		Red Hat Enterprise Linux
[05/27 17:42:49      0s] 
[05/27 17:42:49      0s] License:
[05/27 17:42:49      0s] 		[17:42:49.494553] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

[05/27 17:42:49      1s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[05/27 17:42:49      1s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/27 17:42:53      2s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[05/27 17:43:20     20s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
[05/27 17:43:28     24s] @(#)CDS: NanoRoute 23.10-p003_1 NR240109-1512/23_10-UB (database version 18.20.618) {superthreading v2.20}
[05/27 17:43:28     24s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[05/27 17:43:28     24s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[05/27 17:43:28     24s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[05/27 17:43:28     24s] @(#)CDS: CPE v23.10-p004
[05/27 17:43:28     24s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[05/27 17:43:28     24s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[05/27 17:43:28     24s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[05/27 17:43:28     24s] @(#)CDS: RCDB 11.15.0
[05/27 17:43:28     24s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[05/27 17:43:28     24s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[05/27 17:43:28     24s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[05/27 17:43:28     24s] Create and set the environment variable TMPDIR to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc.

[05/27 17:43:29     24s] Change the soft stacksize limit to 0.2%RAM (1208 mbytes). Set global soft_stack_size_limit to change the value.
[05/27 17:43:32     26s] 
[05/27 17:43:32     26s] **INFO:  MMMC transition support version v31-84 
[05/27 17:43:32     26s] 
[05/27 17:43:32     26s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/27 17:43:32     26s] <CMD> suppressMessage ENCEXT-2799
[05/27 17:43:32     26s] <CMD> getVersion
[05/27 17:43:33     27s] [INFO] Loading PVS 23.10 fill procedures
[05/27 17:43:34     27s] <CMD> win
[05/27 17:44:02     33s] <CMD> setDesignMode -process 22
[05/27 17:44:02     33s] ##  Process: 22            (User Set)               
[05/27 17:44:02     33s] ##     Node: (not set)                           
[05/27 17:44:02     33s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/27 17:44:02     33s] Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/27 17:44:02     33s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/27 17:44:02     33s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/27 17:44:02     33s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/27 17:44:02     33s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/27 17:44:02     33s] <CMD> set_message -id IMPLF-200 -suppress
[05/27 17:44:02     33s] <CMD> set_message -id IMPLF-201 -suppress
[05/27 17:44:02     33s] <CMD> set_message -id IMPFP-3961 -suppress
[05/27 17:44:02     33s] <CMD> set_message -id IMPSP-9025 -suppress
[05/27 17:44:02     33s] <CMD> setDesignMode -process 22
[05/27 17:44:02     33s] ##  Process: 22            (User Set)               
[05/27 17:44:02     33s] ##     Node: (not set)                           
[05/27 17:44:02     33s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/27 17:44:02     33s] Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/27 17:44:02     33s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/27 17:44:02     33s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/27 17:44:02     33s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/27 17:44:02     33s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/27 17:44:02     33s] <CMD> set init_gnd_net gnd
[05/27 17:44:02     33s] <CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef}
[05/27 17:44:02     33s] <CMD> set init_design_settop 0
[05/27 17:44:02     33s] <CMD> set init_verilog ../../dc/TOP/TOP.v
[05/27 17:44:02     33s] <CMD> set init_mmmc_file ../scripts/mmmc_setup.tcl
[05/27 17:44:02     33s] <CMD> set init_pwr_net vdd
[05/27 17:44:02     33s] <CMD> init_design -setup view_slow_mission -hold view_fast_mission
[05/27 17:44:02     33s] #% Begin Load MMMC data ... (date=05/27 17:44:02, mem=1512.0M)
[05/27 17:44:02     33s] #% End Load MMMC data ... (date=05/27 17:44:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1513.2M, current mem=1513.2M)
[05/27 17:44:02     33s] INFO: New setup and hold views overwrite old settings during design initialization
[05/27 17:44:02     33s] 
[05/27 17:44:02     33s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...
[05/27 17:44:02     33s] 
[05/27 17:44:02     33s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...
[05/27 17:44:02     33s] 
[05/27 17:44:02     33s] Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
[05/27 17:44:02     33s] Set DBUPerIGU to M1 pitch 116.
[05/27 17:44:02     33s] [17:44:02.358816] Periodic Lic check successful
[17:44:02.358840] Feature usage summary:
[17:44:02.358840] Innovus_Impl_System
[17:44:02.358849] Innovus_20nm_Opt

[05/27 17:44:02     33s] This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
[05/27 17:44:02     33s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[05/27 17:44:03     34s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/27 17:44:03     34s] Loading view definition file from ../scripts/mmmc_setup.tcl
[05/27 17:44:03     34s] Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/27 17:44:38     70s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/27 17:44:47     79s] Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[05/27 17:44:47     79s] Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
[05/27 17:45:35    128s] Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
[05/27 17:45:38    129s] Ending "PreSetAnalysisView" (total cpu=0:01:36, real=0:01:35, peak res=3173.3M, current mem=1738.9M)
[05/27 17:45:38    129s] *** End library_loading (cpu=1.60min, real=1.58min, mem=295.1M, fe_cpu=2.16min, fe_real=2.82min, fe_mem=2075.5M) ***
[05/27 17:45:38    129s] #% Begin Load netlist data ... (date=05/27 17:45:38, mem=1739.0M)
[05/27 17:45:38    129s] *** Begin netlist parsing (mem=2075.5M) ***
[05/27 17:45:38    129s] Created 1371 new cells from 2 timing libraries.
[05/27 17:45:38    129s] Reading netlist ...
[05/27 17:45:38    129s] Backslashed names will retain backslash and a trailing blank character.
[05/27 17:45:38    129s] Reading verilog netlist '../../dc/TOP/TOP.v'
[05/27 17:45:38    130s] 
[05/27 17:45:38    130s] *** Memory Usage v#2 (Current mem = 2075.543M, initial mem = 812.863M) ***
[05/27 17:45:38    130s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2075.5M) ***
[05/27 17:45:39    130s] #% End Load netlist data ... (date=05/27 17:45:38, total cpu=0:00:00.1, real=0:00:01.0, peak res=1791.2M, current mem=1791.2M)
[05/27 17:45:39    130s] Top level cell is TOP.
[05/27 17:45:41    132s] Hooked 2742 DB cells to tlib cells.
[05/27 17:45:41    132s] Ending "BindLib:" (total cpu=0:00:01.9, real=0:00:02.0, peak res=2594.4M, current mem=2594.4M)
[05/27 17:45:41    132s] Starting recursive module instantiation check.
[05/27 17:45:41    132s] No recursion found.
[05/27 17:45:41    132s] Building hierarchical netlist for Cell TOP ...
[05/27 17:45:41    132s] ***** UseNewTieNetMode *****.
[05/27 17:45:41    132s] *** Netlist is unique.
[05/27 17:45:41    132s] Setting Std. cell height to 540 DBU (smallest netlist inst).
[05/27 17:45:41    132s] ** info: there are 2743 modules.
[05/27 17:45:41    132s] ** info: there are 1382 stdCell insts.
[05/27 17:45:41    132s] ** info: there are 0 insts with no signal pins.
[05/27 17:45:41    132s] 
[05/27 17:45:41    132s] *** Memory Usage v#2 (Current mem = 2256.969M, initial mem = 812.863M) ***
[05/27 17:45:41    132s] 
[05/27 17:45:41    132s] Honor LEF defined pitches for advanced node
[05/27 17:45:41    132s] Start create_tracks
[05/27 17:45:43    133s] Extraction setup Started for TopCell TOP 
[05/27 17:45:43    133s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/27 17:45:43    133s] eee: __QRC_SADV_USE_LE__ is set 0
[05/27 17:45:44    135s] Generating auto layer map file.
[05/27 17:45:44    135s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/27 17:45:44    135s] eee:        1	      M1	        5	         m1	Metal          
[05/27 17:45:44    135s] eee:       34	      V1	        6	         v1	Via            
[05/27 17:45:44    135s] eee:        2	      M2	        7	         m2	Metal          
[05/27 17:45:44    135s] eee:       35	      AY	        8	         ay	Via            
[05/27 17:45:44    135s] eee:        3	      C1	        9	         c1	Metal          
[05/27 17:45:44    135s] eee:       36	      A1	       10	         a1	Via            
[05/27 17:45:44    135s] eee:        4	      C2	       11	         c2	Metal          
[05/27 17:45:44    135s] eee:       37	      A2	       12	         a2	Via            
[05/27 17:45:44    135s] eee:        5	      C3	       13	         c3	Metal          
[05/27 17:45:44    135s] eee:       38	      A3	       14	         a3	Via            
[05/27 17:45:44    135s] eee:        6	      C4	       15	         c4	Metal          
[05/27 17:45:44    135s] eee:       39	      A4	       16	         a4	Via            
[05/27 17:45:44    135s] eee:        7	      C5	       17	         c5	Metal          
[05/27 17:45:44    135s] eee:       40	      YS	       18	         ys	Via            
[05/27 17:45:44    135s] eee:        8	      JA	       19	         ja	Metal          
[05/27 17:45:44    135s] eee:       41	      JV	       20	         jv	Via            
[05/27 17:45:44    135s] eee:        9	      QA	       21	         qa	Metal          
[05/27 17:45:44    135s] eee:       42	      JW	       22	         jw	Via            
[05/27 17:45:44    135s] eee:       10	      QB	       23	         qb	Metal          
[05/27 17:45:44    135s] eee:       43	      VV	       24	         vv	Via            
[05/27 17:45:44    135s] eee:       11	      LB	       25	         lb	Metal          
[05/27 17:45:44    135s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/27 17:45:44    135s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/27 17:45:44    135s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/27 17:45:44    135s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/27 17:45:45    136s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/27 17:45:45    136s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/27 17:45:45    136s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/27 17:45:45    136s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/27 17:45:46    136s] eee: Save / Restore of RC patterns enabled 
[05/27 17:45:46    136s] eee: Pattern meta data file doesn't exist
[05/27 17:45:46    136s] eee: Pattern data restore failed for 2 tech files
[05/27 17:45:46    136s] eee: Pattern extraction started for 2 tech files
[05/27 17:45:46    136s] Importing multi-corner technology file(s) for preRoute extraction...
[05/27 17:45:46      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/27 17:45:47      1s] Generating auto layer map file.
[05/27 17:45:47      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/27 17:45:47      1s] eee:        1	      M1	        5	         m1	Metal          
[05/27 17:45:47      1s] eee:       34	      V1	        6	         v1	Via            
[05/27 17:45:47      1s] eee:        2	      M2	        7	         m2	Metal          
[05/27 17:45:47      1s] eee:       35	      AY	        8	         ay	Via            
[05/27 17:45:47      1s] eee:        3	      C1	        9	         c1	Metal          
[05/27 17:45:47      1s] eee:       36	      A1	       10	         a1	Via            
[05/27 17:45:47      1s] eee:        4	      C2	       11	         c2	Metal          
[05/27 17:45:47      1s] eee:       37	      A2	       12	         a2	Via            
[05/27 17:45:47      1s] eee:        5	      C3	       13	         c3	Metal          
[05/27 17:45:47      1s] eee:       38	      A3	       14	         a3	Via            
[05/27 17:45:47      1s] eee:        6	      C4	       15	         c4	Metal          
[05/27 17:45:47      1s] eee:       39	      A4	       16	         a4	Via            
[05/27 17:45:47      1s] eee:        7	      C5	       17	         c5	Metal          
[05/27 17:45:47      1s] eee:       40	      YS	       18	         ys	Via            
[05/27 17:45:47      1s] eee:        8	      JA	       19	         ja	Metal          
[05/27 17:45:47      1s] eee:       41	      JV	       20	         jv	Via            
[05/27 17:45:47      1s] eee:        9	      QA	       21	         qa	Metal          
[05/27 17:45:47      1s] eee:       42	      JW	       22	         jw	Via            
[05/27 17:45:47      1s] eee:       10	      QB	       23	         qb	Metal          
[05/27 17:45:47      1s] eee:       43	      VV	       24	         vv	Via            
[05/27 17:45:47      1s] eee:       11	      LB	       25	         lb	Metal          

[05/27 17:46:01      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/27 17:46:02      1s] Generating auto layer map file.
[05/27 17:46:02      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/27 17:46:02      1s] eee:        1	      M1	        5	         m1	Metal          
[05/27 17:46:02      1s] eee:       34	      V1	        6	         v1	Via            
[05/27 17:46:02      1s] eee:        2	      M2	        7	         m2	Metal          
[05/27 17:46:02      1s] eee:       35	      AY	        8	         ay	Via            
[05/27 17:46:02      1s] eee:        3	      C1	        9	         c1	Metal          
[05/27 17:46:02      1s] eee:       36	      A1	       10	         a1	Via            
[05/27 17:46:02      1s] eee:        4	      C2	       11	         c2	Metal          
[05/27 17:46:02      1s] eee:       37	      A2	       12	         a2	Via            
[05/27 17:46:02      1s] eee:        5	      C3	       13	         c3	Metal          
[05/27 17:46:02      1s] eee:       38	      A3	       14	         a3	Via            
[05/27 17:46:02      1s] eee:        6	      C4	       15	         c4	Metal          
[05/27 17:46:02      1s] eee:       39	      A4	       16	         a4	Via            
[05/27 17:46:02      1s] eee:        7	      C5	       17	         c5	Metal          
[05/27 17:46:02      1s] eee:       40	      YS	       18	         ys	Via            
[05/27 17:46:02      1s] eee:        8	      JA	       19	         ja	Metal          
[05/27 17:46:02      1s] eee:       41	      JV	       20	         jv	Via            
[05/27 17:46:02      1s] eee:        9	      QA	       21	         qa	Metal          
[05/27 17:46:02      1s] eee:       42	      JW	       22	         jw	Via            
[05/27 17:46:02      1s] eee:       10	      QB	       23	         qb	Metal          
[05/27 17:46:02      1s] eee:       43	      VV	       24	         vv	Via            
[05/27 17:46:02      1s] eee:       11	      LB	       25	         lb	Metal          

[05/27 17:46:16    145s] eee: Pattern extraction completed
[05/27 17:46:16    145s] Completed (cpu: 0:00:11.2 real: 0:00:33.0)
[05/27 17:46:16    145s] Set Shrink Factor to 1.00000
[05/27 17:46:16    145s] Summary of Active RC-Corners : 
[05/27 17:46:16    145s]  
[05/27 17:46:16    145s]  Analysis View: view_slow_mission
[05/27 17:46:16    145s]     RC-Corner Name        : rc_slow
[05/27 17:46:16    145s]     RC-Corner Index       : 0
[05/27 17:46:16    145s]     RC-Corner Temperature : 25 Celsius
[05/27 17:46:16    145s]     RC-Corner Cap Table   : ''
[05/27 17:46:16    145s]     RC-Corner PreRoute Res Factor         : 1
[05/27 17:46:16    145s]     RC-Corner PreRoute Cap Factor         : 1
[05/27 17:46:16    145s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/27 17:46:16    145s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/27 17:46:16    145s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/27 17:46:16    145s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/27 17:46:16    145s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/27 17:46:16    145s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/27 17:46:16    145s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/27 17:46:16    145s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/27 17:46:16    145s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
[05/27 17:46:16    145s]  
[05/27 17:46:16    145s]  Analysis View: view_fast_mission
[05/27 17:46:16    145s]     RC-Corner Name        : rc_fast
[05/27 17:46:16    145s]     RC-Corner Index       : 1
[05/27 17:46:16    145s]     RC-Corner Temperature : 25 Celsius
[05/27 17:46:16    145s]     RC-Corner Cap Table   : ''
[05/27 17:46:16    145s]     RC-Corner PreRoute Res Factor         : 1
[05/27 17:46:16    145s]     RC-Corner PreRoute Cap Factor         : 1
[05/27 17:46:16    145s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/27 17:46:16    145s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/27 17:46:16    145s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/27 17:46:16    145s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/27 17:46:16    145s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/27 17:46:16    145s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/27 17:46:16    145s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/27 17:46:16    145s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/27 17:46:16    145s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
[05/27 17:46:16    145s] Technology file '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile' associated with first view 'view_slow_mission' will be used as the primary corner for the multi-corner extraction.
[05/27 17:46:16    145s] eee: RC Grid memory allocated = 6468 (7 X 7 X 11 X 12b)
[05/27 17:46:16    145s] Updating RC Grid density data for preRoute extraction ...
[05/27 17:46:16    145s] eee: pegSigSF=1.070000
[05/27 17:46:16    145s] Initializing multi-corner resistance tables ...
[05/27 17:46:16    145s] eee: Grid unit RC data computation started
[05/27 17:46:16    145s] eee: Grid unit RC data computation completed
[05/27 17:46:16    145s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:46:16    145s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:46:16    145s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:46:16    145s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:46:16    145s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:46:16    145s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:46:16    145s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:46:16    145s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:46:16    145s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:46:16    145s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:46:16    145s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:46:16    145s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:46:16    145s] eee: LAM-FP: thresh=1 ; dimX=352.300000 ; dimY=351.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/27 17:46:16    145s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/27 17:46:16    145s] eee: NetCapCache creation started. (Current Mem: 2528.188M) 
[05/27 17:46:16    145s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2528.188M) 
[05/27 17:46:16    145s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(28.184000, 28.080000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (6 X 6)
[05/27 17:46:16    145s] eee: Metal Layers Info:
[05/27 17:46:16    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:46:16    145s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/27 17:46:16    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:46:16    145s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/27 17:46:16    145s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/27 17:46:16    145s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/27 17:46:16    145s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/27 17:46:16    145s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/27 17:46:16    145s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/27 17:46:16    145s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/27 17:46:16    145s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/27 17:46:16    145s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/27 17:46:16    145s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/27 17:46:16    145s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/27 17:46:16    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:46:16    145s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/27 17:46:16    145s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/27 17:46:16    145s] *Info: initialize multi-corner CTS.
[05/27 17:46:20    147s] Ending "SetAnalysisView" (total cpu=0:00:01.6, real=0:00:04.0, peak res=3071.2M, current mem=1981.6M)
[05/27 17:46:21    147s] Reading timing constraints file '../../dc/TOP/report/con.sdc' ...
[05/27 17:46:21    147s] Current (total cpu=0:02:28, real=0:03:32, peak res=3173.3M, current mem=2555.3M)
[05/27 17:46:21    147s] INFO (CTE): Constraints read successfully.
[05/27 17:46:21    147s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2567.6M, current mem=2567.6M)
[05/27 17:46:21    148s] Current (total cpu=0:02:28, real=0:03:32, peak res=3173.3M, current mem=2567.6M)
[05/27 17:46:21    148s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:46:21    148s] Summary for sequential cells identification: 
[05/27 17:46:21    148s]   Identified SBFF number: 299
[05/27 17:46:21    148s]   Identified MBFF number: 75
[05/27 17:46:21    148s]   Identified SB Latch number: 22
[05/27 17:46:21    148s]   Identified MB Latch number: 0
[05/27 17:46:21    148s]   Not identified SBFF number: 15
[05/27 17:46:21    148s]   Not identified MBFF number: 0
[05/27 17:46:21    148s]   Not identified SB Latch number: 0
[05/27 17:46:21    148s]   Not identified MB Latch number: 0
[05/27 17:46:21    148s]   Number of sequential cells which are not FFs: 45
[05/27 17:46:21    148s] Total number of combinational cells: 890
[05/27 17:46:21    148s] Total number of sequential cells: 456
[05/27 17:46:21    148s] Total number of tristate cells: 0
[05/27 17:46:21    148s] Total number of level shifter cells: 0
[05/27 17:46:21    148s] Total number of power gating cells: 0
[05/27 17:46:21    148s] Total number of isolation cells: 0
[05/27 17:46:21    148s] Total number of power switch cells: 0
[05/27 17:46:21    148s] Total number of pulse generator cells: 0
[05/27 17:46:21    148s] Total number of always on buffers: 0
[05/27 17:46:21    148s] Total number of retention cells: 0
[05/27 17:46:21    148s] Total number of physical cells: 25
[05/27 17:46:21    148s] List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
[05/27 17:46:21    148s] Total number of usable buffers: 48
[05/27 17:46:21    148s] List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
[05/27 17:46:21    148s] Total number of unusable buffers: 4
[05/27 17:46:21    148s] List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
[05/27 17:46:21    148s] Total number of usable inverters: 37
[05/27 17:46:21    148s] List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
[05/27 17:46:21    148s] Total number of unusable inverters: 3
[05/27 17:46:21    148s] List of identified usable delay cells:
[05/27 17:46:21    148s] Total number of identified usable delay cells: 0
[05/27 17:46:21    148s] List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
[05/27 17:46:21    148s] Total number of identified unusable delay cells: 44
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/27 17:46:21    148s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] TimeStamp Deleting Cell Server End ...
[05/27 17:46:21    148s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2597.9M, current mem=2597.9M)
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:46:21    148s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:46:21    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:46:21    148s] Summary for sequential cells identification: 
[05/27 17:46:21    148s]   Identified SBFF number: 299
[05/27 17:46:21    148s]   Identified MBFF number: 75
[05/27 17:46:21    148s]   Identified SB Latch number: 22
[05/27 17:46:21    148s]   Identified MB Latch number: 0
[05/27 17:46:21    148s]   Not identified SBFF number: 15
[05/27 17:46:21    148s]   Not identified MBFF number: 0
[05/27 17:46:21    148s]   Not identified SB Latch number: 0
[05/27 17:46:21    148s]   Not identified MB Latch number: 0
[05/27 17:46:21    148s]   Number of sequential cells which are not FFs: 45
[05/27 17:46:21    148s]  Visiting view : view_slow_mission
[05/27 17:46:21    148s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:46:21    148s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:46:21    148s]  Visiting view : view_fast_mission
[05/27 17:46:21    148s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:46:21    148s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:46:21    148s] TLC MultiMap info (StdDelay):
[05/27 17:46:21    148s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:46:21    148s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:46:21    148s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:46:21    148s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:46:21    148s]  Setting StdDelay to: 6.1ps
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] TimeStamp Deleting Cell Server End ...
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] *** Summary of all messages that are not suppressed in this session:
[05/27 17:46:21    148s] Severity  ID               Count  Summary                                  
[05/27 17:46:21    148s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/27 17:46:21    148s] *** Message Summary: 42 warning(s), 0 error(s)
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] <CMD> getIoFlowFlag
[05/27 17:46:21    148s] <CMD> setIoFlowFlag 0
[05/27 17:46:21    148s] <CMD> floorPlan -site GF22_DST -s 60 60 4 4 4 4 -flip s
[05/27 17:46:21    148s] The core width changes from 60.000000 to 59.972000 when snapping to grid "PlacementGrid".
[05/27 17:46:21    148s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 3.944000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/27 17:46:21    148s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 3.944000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] Honor LEF defined pitches for advanced node
[05/27 17:46:21    148s] Start create_tracks
[05/27 17:46:21    148s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/27 17:46:21    148s] <CMD> uiSetTool select
[05/27 17:46:21    148s] <CMD> getIoFlowFlag
[05/27 17:46:21    148s] <CMD> fit
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] Honor LEF defined pitches for advanced node
[05/27 17:46:21    148s] Start create_tracks
[05/27 17:46:21    148s] TRACKS Y 5200 DO 18 STEP 3600 LAYER  LB ;  
[05/27 17:46:21    148s] TRACKS X 3658 DO 18 STEP 3600 LAYER  LB ;  
[05/27 17:46:21    148s] TRACKS X 1544 DO 28 STEP 2400 LAYER  QB ;  
[05/27 17:46:21    148s] TRACKS Y 1600 DO 28 STEP 2400 LAYER  QB ;  
[05/27 17:46:21    148s] TRACKS Y 1600 DO 28 STEP 2400 LAYER  QA ;  
[05/27 17:46:21    148s] TRACKS X 1544 DO 28 STEP 2400 LAYER  QA ;  
[05/27 17:46:21    148s] TRACKS X 74 DO 754 STEP 90 LAYER  JA ;  
[05/27 17:46:21    148s] TRACKS Y 1300 DO 75 STEP 900 LAYER  JA ;  
[05/27 17:46:21    148s] TRACKS Y 130 DO 755 STEP 90 LAYER  C5 ;  
[05/27 17:46:21    148s] TRACKS X 74 DO 754 STEP 90 LAYER  C5 ;  
[05/27 17:46:21    148s] TRACKS X 74 DO 754 STEP 90 LAYER  C4 ;  
[05/27 17:46:21    148s] TRACKS Y 130 DO 755 STEP 90 LAYER  C4 ;  
[05/27 17:46:21    148s] TRACKS Y 130 DO 755 STEP 90 LAYER  C3 ;  
[05/27 17:46:21    148s] TRACKS X 74 DO 754 STEP 90 LAYER  C3 ;  
[05/27 17:46:21    148s] TRACKS X 74 DO 754 STEP 90 LAYER  C2 ;  
[05/27 17:46:21    148s] TRACKS Y 130 DO 755 STEP 90 LAYER  C2 ;  
[05/27 17:46:21    148s] TRACKS Y 130 DO 755 STEP 90 LAYER  C1 ;  
[05/27 17:46:21    148s] TRACKS X 74 DO 754 STEP 90 LAYER  C1 ;  
[05/27 17:46:21    148s] TRACKS X 104 DO 847 STEP 80 LAYER  M2 ;  
[05/27 17:46:21    148s] TRACKS Y 80 DO 849 STEP 80 LAYER  M2 ;  
[05/27 17:46:21    148s] TRACKS Y 80 DO 849 STEP 80 LAYER  M1 ;  
[05/27 17:46:21    148s] TRACKS X 58 DO 585 STEP 116 LAYER  M1 ;  
[05/27 17:46:21    148s] M1 pitch=116 (min=80) [80 130]  80  116  0  58 
[05/27 17:46:21    148s] M2 pitch=80 (min=80) [80 140]  80  80  80  80 
[05/27 17:46:21    148s] M3 pitch=90 (min=90) [90 151]  90  90  0  0 
[05/27 17:46:21    148s] M4 pitch=90 (min=90) [90 193]  90  90  0  0 
[05/27 17:46:21    148s] M5 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/27 17:46:21    148s] M6 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/27 17:46:21    148s] M7 pitch=90 (min=90) [90 293]  90  90  0  0 
[05/27 17:46:21    148s] M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
[05/27 17:46:21    148s] M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
[05/27 17:46:21    148s] M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
[05/27 17:46:21    148s] M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
[05/27 17:46:21    148s] <CMD> clearGlobalNets
[05/27 17:46:21    148s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
[05/27 17:46:21    148s] 1382 new pwr-pin connections were made to global net 'vdd'.
[05/27 17:46:21    148s] <CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
[05/27 17:46:21    148s] 1382 new gnd-pin connections were made to global net 'gnd'.
[05/27 17:46:21    148s] <CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 1.0 -spacing 0.4 -offset 0.4
[05/27 17:46:21    148s] #% Begin addRing (date=05/27 17:46:21, mem=2600.4M)
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] viaInitial starts at Tue May 27 17:46:21 2025
viaInitial ends at Tue May 27 17:46:21 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2707.0M)
[05/27 17:46:21    148s] Ring generation is complete.
[05/27 17:46:21    148s] vias are now being generated.
[05/27 17:46:21    148s] addRing created 8 wires.
[05/27 17:46:21    148s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/27 17:46:21    148s] +--------+----------------+----------------+
[05/27 17:46:21    148s] |  Layer |     Created    |     Deleted    |
[05/27 17:46:21    148s] +--------+----------------+----------------+
[05/27 17:46:21    148s] |   M1   |        4       |       NA       |
[05/27 17:46:21    148s] |   V1   |        8       |        0       |
[05/27 17:46:21    148s] |   M2   |        4       |       NA       |
[05/27 17:46:21    148s] +--------+----------------+----------------+
[05/27 17:46:21    148s] #% End addRing (date=05/27 17:46:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2602.6M, current mem=2602.6M)
[05/27 17:46:21    148s] <CMD> sroute -nets {vdd gnd}
[05/27 17:46:21    148s] #% Begin sroute (date=05/27 17:46:21, mem=2602.6M)
[05/27 17:46:21    148s] *** Begin SPECIAL ROUTE on Tue May 27 17:46:21 2025 ***
[05/27 17:46:21    148s] SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir
[05/27 17:46:21    148s] SPECIAL ROUTE ran on machine: bioeebeanie.bioeelocal (Linux 3.10.0-1160.66.1.el7.x86_64 Xeon 2.69Ghz)
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] Begin option processing ...
[05/27 17:46:21    148s] srouteConnectPowerBump set to false
[05/27 17:46:21    148s] routeSelectNet set to "vdd gnd"
[05/27 17:46:21    148s] routeSpecial set to true
[05/27 17:46:21    148s] srouteConnectConverterPin set to false
[05/27 17:46:21    148s] srouteFollowCorePinEnd set to 3
[05/27 17:46:21    148s] srouteJogControl set to "preferWithChanges differentLayer"
[05/27 17:46:21    148s] sroutePadPinAllPorts set to true
[05/27 17:46:21    148s] sroutePreserveExistingRoutes set to true
[05/27 17:46:21    148s] srouteRoutePowerBarPortOnBothDir set to true
[05/27 17:46:21    148s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1056.00 megs.
[05/27 17:46:21    148s] 
[05/27 17:46:21    148s] Reading DB technology information...
[05/27 17:46:21    148s] Finished reading DB technology information.
[05/27 17:46:21    148s] Reading floorplan and netlist information...
[05/27 17:46:21    148s] Finished reading floorplan and netlist information.
[05/27 17:46:21    148s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/27 17:46:22    149s] Read in 23 layers, 11 routing layers, 1 overlap layer
[05/27 17:46:22    149s] Read in 1371 macros, 58 used
[05/27 17:46:22    149s] Read in 56 components
[05/27 17:46:22    149s]   56 core components: 56 unplaced, 0 placed, 0 fixed
[05/27 17:46:22    149s] Read in 12 logical pins
[05/27 17:46:22    149s] Read in 12 nets
[05/27 17:46:22    149s] Read in 2 special nets, 2 routed
[05/27 17:46:22    149s] Read in 112 terminals
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/27 17:46:22    149s] **WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
[05/27 17:46:22    149s] To increase the message display limit, refer to the product command reference manual.
[05/27 17:46:22    149s] 2 nets selected.
[05/27 17:46:22    149s] 
[05/27 17:46:22    149s] Begin power routing ...
[05/27 17:46:22    149s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/27 17:46:22    149s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:46:22    149s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:46:22    149s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/27 17:46:22    149s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/27 17:46:22    149s] Type 'man IMPSR-1256' for more detail.
[05/27 17:46:22    149s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/27 17:46:22    149s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/27 17:46:22    149s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/27 17:46:22    149s] Type 'man IMPSR-1256' for more detail.
[05/27 17:46:22    149s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/27 17:46:22    149s] CPU time for vdd FollowPin 0 seconds
[05/27 17:46:22    149s] CPU time for gnd FollowPin 0 seconds
[05/27 17:46:23    149s]   Number of IO ports routed: 0
[05/27 17:46:23    149s]   Number of Block ports routed: 0
[05/27 17:46:23    149s]   Number of Stripe ports routed: 0
[05/27 17:46:23    149s]   Number of Core ports routed: 224
[05/27 17:46:23    149s]   Number of Pad ports routed: 0
[05/27 17:46:23    149s]   Number of Power Bump ports routed: 0
[05/27 17:46:23    149s]   Number of Followpin connections: 112
[05/27 17:46:23    149s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1115.00 megs.
[05/27 17:46:23    149s] 
[05/27 17:46:23    149s] 
[05/27 17:46:23    149s] 
[05/27 17:46:23    149s]  Begin updating DB with routing results ...
[05/27 17:46:23    149s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/27 17:46:23    149s] Pin and blockage extraction finished
[05/27 17:46:23    149s] 
[05/27 17:46:23    149s] sroute created 336 wires.
[05/27 17:46:23    149s] ViaGen created 224 vias, deleted 0 via to avoid violation.
[05/27 17:46:23    149s] +--------+----------------+----------------+
[05/27 17:46:23    149s] |  Layer |     Created    |     Deleted    |
[05/27 17:46:23    149s] +--------+----------------+----------------+
[05/27 17:46:23    149s] |   M1   |       336      |       NA       |
[05/27 17:46:23    149s] |   V1   |       224      |        0       |
[05/27 17:46:23    149s] +--------+----------------+----------------+
[05/27 17:46:23    150s] #% End sroute (date=05/27 17:46:23, total cpu=0:00:01.4, real=0:00:02.0, peak res=2640.0M, current mem=2640.0M)
[05/27 17:46:23    150s] <CMD> saveDesign floorplan
[05/27 17:46:23    150s] #% Begin save design ... (date=05/27 17:46:23, mem=2643.4M)
[05/27 17:46:23    150s] INFO: Current data have to be saved into a temporary db: 'floorplan.dat.tmp' first. It will be renamed to the correct name 'floorplan.dat' after the old db was deleted.
[05/27 17:46:23    150s] % Begin Save ccopt configuration ... (date=05/27 17:46:23, mem=2643.5M)
[05/27 17:46:23    150s] % End Save ccopt configuration ... (date=05/27 17:46:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=2645.0M, current mem=2645.0M)
[05/27 17:46:23    150s] % Begin Save netlist data ... (date=05/27 17:46:23, mem=2645.0M)
[05/27 17:46:23    150s] Writing Binary DB to floorplan.dat.tmp/TOP.v.bin in single-threaded mode...
[05/27 17:46:23    150s] % End Save netlist data ... (date=05/27 17:46:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=2645.1M, current mem=2645.1M)
[05/27 17:46:23    150s] Saving symbol-table file ...
[05/27 17:46:24    150s] Saving congestion map file floorplan.dat.tmp/TOP.route.congmap.gz ...
[05/27 17:46:24    150s] % Begin Save AAE data ... (date=05/27 17:46:24, mem=2645.4M)
[05/27 17:46:24    150s] Saving AAE Data ...
[05/27 17:46:24    150s] % End Save AAE data ... (date=05/27 17:46:24, total cpu=0:00:00.5, real=0:00:00.0, peak res=2645.4M, current mem=2645.2M)
[05/27 17:46:24    151s] Saving preference file floorplan.dat.tmp/gui.pref.tcl ...
[05/27 17:46:24    151s] Saving mode setting ...
[05/27 17:46:24    151s] Saving global file ...
[05/27 17:46:25    151s] % Begin Save floorplan data ... (date=05/27 17:46:25, mem=2647.5M)
[05/27 17:46:25    151s] Saving floorplan file ...
[05/27 17:46:25    151s] % End Save floorplan data ... (date=05/27 17:46:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=2647.5M, current mem=2647.5M)
[05/27 17:46:25    151s] Saving PG file floorplan.dat.tmp/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Tue May 27 17:46:25 2025)
[05/27 17:46:25    151s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2741.8M) ***
[05/27 17:46:25    151s] *info - save blackBox cells to lef file floorplan.dat.tmp/TOP.bbox.lef
[05/27 17:46:25    151s] Saving Drc markers ...
[05/27 17:46:25    151s] ... No Drc file written since there is no markers found.
[05/27 17:46:25    151s] % Begin Save placement data ... (date=05/27 17:46:25, mem=2647.6M)
[05/27 17:46:25    151s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/27 17:46:25    151s] Save Adaptive View Pruning View Names to Binary file
[05/27 17:46:25    151s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2744.8M) ***
[05/27 17:46:25    151s] % End Save placement data ... (date=05/27 17:46:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2647.7M, current mem=2647.7M)
[05/27 17:46:26    151s] % Begin Save routing data ... (date=05/27 17:46:25, mem=2647.7M)
[05/27 17:46:26    151s] Saving route file ...
[05/27 17:46:26    151s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2741.8M) ***
[05/27 17:46:26    151s] % End Save routing data ... (date=05/27 17:46:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2647.8M, current mem=2647.8M)
[05/27 17:46:26    151s] Saving property file floorplan.dat.tmp/TOP.prop
[05/27 17:46:26    151s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2744.8M) ***
[05/27 17:46:26    151s] Saving preRoute extracted patterns in file 'floorplan.dat.tmp/TOP.techData.gz' ...
[05/27 17:46:26    151s] Saving preRoute extraction data in directory 'floorplan.dat.tmp/extraction/' ...
[05/27 17:46:26    151s] eee: Checksum of RC Grid density data=132
[05/27 17:46:26    151s] % Begin Save power constraints data ... (date=05/27 17:46:26, mem=2650.8M)
[05/27 17:46:26    151s] % End Save power constraints data ... (date=05/27 17:46:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2650.9M, current mem=2650.9M)
[05/27 17:46:27    152s] Generated self-contained design floorplan.dat.tmp
[05/27 17:46:28    152s] #% End save design ... (date=05/27 17:46:28, total cpu=0:00:02.3, real=0:00:05.0, peak res=2652.5M, current mem=2652.5M)
[05/27 17:46:28    152s] *** Message Summary: 0 warning(s), 0 error(s)
[05/27 17:46:28    152s] 
[05/27 17:46:28    152s] <CMD> checkDesign -all
[05/27 17:46:28    152s] OPERPROF: Starting checkPlace at level 1, MEM:2796.1M, EPOCH TIME: 1748382388.125345
[05/27 17:46:28    152s] Processing tracks to init pin-track alignment.
[05/27 17:46:28    152s] z: 1, totalTracks: 1
[05/27 17:46:28    152s] z: 3, totalTracks: 1
[05/27 17:46:28    152s] z: 5, totalTracks: 1
[05/27 17:46:28    152s] z: 7, totalTracks: 1
[05/27 17:46:28    152s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/27 17:46:28    152s] #spOpts: rpCkHalo=4 
[05/27 17:46:28    152s] Initializing Route Infrastructure for color support ...
[05/27 17:46:28    152s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:2799.1M, EPOCH TIME: 1748382388.510291
[05/27 17:46:28    152s] ### info: trigger incremental cell import ( 1371 new cells ).
[05/27 17:46:29    154s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/27 17:46:29    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:46:29    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:46:31    155s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:46:31    155s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:46:31    155s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:2.530, REAL:2.532, MEM:2885.6M, EPOCH TIME: 1748382391.042725
[05/27 17:46:31    155s] Route Infrastructure Initialized for color support successfully.
[05/27 17:46:31    155s] Cell TOP LLGs are deleted
[05/27 17:46:31    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:31    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:31    155s] # Building TOP llgBox search-tree.
[05/27 17:46:31    155s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:46:31    155s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2892.6M, EPOCH TIME: 1748382391.066686
[05/27 17:46:31    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:31    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:31    155s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2892.6M, EPOCH TIME: 1748382391.067291
[05/27 17:46:31    155s] Max number of tech site patterns supported in site array is 256.
[05/27 17:46:31    155s] Core basic site is GF22_DST
[05/27 17:46:31    155s] Processing tracks to init pin-track alignment.
[05/27 17:46:31    155s] z: 1, totalTracks: 1
[05/27 17:46:31    155s] z: 3, totalTracks: 1
[05/27 17:46:31    155s] z: 5, totalTracks: 1
[05/27 17:46:31    155s] z: 7, totalTracks: 1
[05/27 17:46:31    155s] DP-Init: Signature of floorplan is 799edff5e662a2e0. Signature of routing blockage is dadc91581977d96c.
[05/27 17:46:31    155s] After signature check, allow fast init is false, keep pre-filter is false.
[05/27 17:46:31    155s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/27 17:46:31    155s] Use non-trimmed site array because memory saving is not enough.
[05/27 17:46:31    155s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 17:46:31    155s] SiteArray: use 430,080 bytes
[05/27 17:46:31    155s] SiteArray: current memory after site array memory allocation 2899.1M
[05/27 17:46:31    155s] SiteArray: FP blocked sites are writable
[05/27 17:46:31    155s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7f521b3105c0.
[05/27 17:46:31    155s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 1 thread pools are available.
[05/27 17:46:31    155s] Estimated cell power/ground rail width = 0.075 um
[05/27 17:46:31    155s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 17:46:31    155s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3027.1M, EPOCH TIME: 1748382391.241293
[05/27 17:46:31    155s] Process 336 wires and vias for routing blockage analysis
[05/27 17:46:31    155s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3027.1M, EPOCH TIME: 1748382391.241433
[05/27 17:46:31    155s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 17:46:31    155s] Atter site array init, number of instance map data is 0.
[05/27 17:46:31    155s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.254, MEM:3047.1M, EPOCH TIME: 1748382391.320924
[05/27 17:46:31    155s] 
[05/27 17:46:31    155s] Scanning PG Shapes for Pre-Colorizing...Done.
[05/27 17:46:31    155s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:46:31    155s] 
[05/27 17:46:31    155s]  Pre_CCE_Colorizing is beginning ...
[05/27 17:46:31    155s] 
[05/27 17:46:31    155s]    Running colorizing using single thread! ...
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/27 17:46:31    155s] #WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
[05/27 17:46:31    155s] #To increase the message display limit, refer to the product command reference manual.
[05/27 17:46:31    155s] **Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!
[05/27 17:46:31    155s] 
[05/27 17:46:31    155s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!
[05/27 17:46:31    155s] 
[05/27 17:46:31    155s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!
[05/27 17:46:31    155s] 
[05/27 17:46:31    155s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!
[05/27 17:46:31    155s] 
[05/27 17:46:31    156s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!
[05/27 17:46:31    156s] 
[05/27 17:46:31    156s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!
[05/27 17:46:31    156s] 
[05/27 17:46:31    156s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!
[05/27 17:46:31    156s] 
[05/27 17:46:31    156s] 
[05/27 17:46:31    156s] 	Real Time: 0.659208  Cpu Time: 0.660000
[05/27 17:46:31    156s]    1371 cells have been colorized (1364+7+0),
[05/27 17:46:31    156s]  Pre_CCE_Colorizing is done.
[05/27 17:46:31    156s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.910, REAL:0.916, MEM:3063.1M, EPOCH TIME: 1748382391.982314
[05/27 17:46:31    156s] Begin checking placement ... (start mem=2796.1M, init mem=3063.1M)
[05/27 17:46:31    156s] Begin checking exclusive groups violation ...
[05/27 17:46:31    156s] There are 0 groups to check, max #box is 0, total #box is 0
[05/27 17:46:31    156s] Finished checking exclusive groups violations. Found 0 Vio.
[05/27 17:46:31    156s] 
[05/27 17:46:31    156s] Running CheckPlace using 1 thread in normal mode...
[05/27 17:46:31    156s] 
[05/27 17:46:31    156s] ...checkPlace normal is done!
[05/27 17:46:31    156s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3063.1M, EPOCH TIME: 1748382391.986821
[05/27 17:46:31    156s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3063.1M, EPOCH TIME: 1748382391.986980
[05/27 17:46:31    156s] *info: Recommended don't use cell = 0           
[05/27 17:46:31    156s] *info: Placed = 0             
[05/27 17:46:31    156s] *info: Unplaced = 1382        
[05/27 17:46:31    156s] Placement Density:15.41%(553/3594)
[05/27 17:46:31    156s] Placement Density (including fixed std cells):15.41%(553/3594)
[05/27 17:46:32    156s] Cell TOP LLGs are deleted
[05/27 17:46:32    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:32    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:32    156s] # Resetting pin-track-align track data.
[05/27 17:46:32    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:32    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:32    156s] Finished checkPlace (total: cpu=0:00:03.9, real=0:00:04.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3063.1M)
[05/27 17:46:32    156s] OPERPROF: Finished checkPlace at level 1, CPU:3.890, REAL:3.897, MEM:3063.1M, EPOCH TIME: 1748382392.022291
[05/27 17:46:32    156s] Design: TOP
[05/27 17:46:32    156s] 
[05/27 17:46:32    156s] ------ Design Summary:
[05/27 17:46:32    156s] Total Standard Cell Number   (cells) : 1382
[05/27 17:46:32    156s] Total Block Cell Number      (cells) : 0
[05/27 17:46:32    156s] Total I/O Pad Cell Number    (cells) : 0
[05/27 17:46:32    156s] Total Standard Cell Area     ( um^2) : 553.99
[05/27 17:46:32    156s] Total Block Cell Area        ( um^2) : 0.00
[05/27 17:46:32    156s] Total I/O Pad Cell Area      ( um^2) : 0.00
[05/27 17:46:32    156s] 
[05/27 17:46:32    156s] ------ Design Statistics:
[05/27 17:46:32    156s] 
[05/27 17:46:32    156s] Number of Instances            : 1382
[05/27 17:46:32    156s] Number of Non-uniquified Insts : 1369
[05/27 17:46:32    156s] Number of Nets                 : 1405
[05/27 17:46:32    156s] Average number of Pins per Net : 3.42
[05/27 17:46:32    156s] Maximum number of Pins in Net  : 225
[05/27 17:46:32    156s] 
[05/27 17:46:32    156s] ------ I/O Port summary
[05/27 17:46:32    156s] 
[05/27 17:46:32    156s] Number of Primary I/O Ports    : 12
[05/27 17:46:32    156s] Number of Input Ports          : 8
[05/27 17:46:32    156s] Number of Output Ports         : 4
[05/27 17:46:32    156s] Number of Bidirectional Ports  : 0
[05/27 17:46:32    156s] Number of Power/Ground Ports   : 0
[05/27 17:46:32    156s] Number of Floating Ports                     *: 0
[05/27 17:46:32    156s] Number of Ports Connected to Multiple Pads   *: 0
[05/27 17:46:32    156s] Number of Ports Connected to Core Instances   : 12
[05/27 17:46:32    156s] **WARN: (IMPREPO-202):	There are 12 Ports connected to core instances.
[05/27 17:46:32    156s] 
[05/27 17:46:32    156s] ------ Design Rule Checking:
[05/27 17:46:32    156s] 
[05/27 17:46:32    156s] Number of Output Pins connect to Power/Ground *: 0
[05/27 17:46:32    156s] Number of Insts with Input Pins tied together ?: 14
[05/27 17:46:32    156s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[05/27 17:46:32    156s] Number of Input/InOut Floating Pins            : 0
[05/27 17:46:32    156s] Number of Output Floating Pins                 : 0
[05/27 17:46:32    156s] Number of Output Term Marked TieHi/Lo         *: 0
[05/27 17:46:32    156s] 
[05/27 17:46:32    156s] **WARN: (IMPREPO-216):	There are 14 Instances with input pins tied together.
[05/27 17:46:32    156s] Number of nets with tri-state drivers          : 0
[05/27 17:46:32    156s] Number of nets with parallel drivers           : 0
[05/27 17:46:32    156s] Number of nets with multiple drivers           : 0
[05/27 17:46:32    156s] Number of nets with no driver (No FanIn)       : 0
[05/27 17:46:32    156s] Number of Output Floating nets (No FanOut)     : 0
[05/27 17:46:32    156s] Number of High Fanout nets (>50)               : 1
[05/27 17:46:32    156s] **WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
[05/27 17:46:32    156s] **WARN: (IMPREPO-213):	There are 12 I/O Pins connected to Non-IO Insts.
[05/27 17:46:32    156s] Checking for any assigns in the netlist...
[05/27 17:46:32    156s]   No assigns found.
[05/27 17:46:32    156s] Checking routing tracks.....
[05/27 17:46:32    156s] Checking other grids.....
[05/27 17:46:32    156s] Checking FINFET Grid is on Manufacture Grid.....

[05/27 17:46:32    156s] Checking core/die box is on Grid.....

[05/27 17:46:32    156s] Checking snap rule ......

[05/27 17:46:32    156s] Checking Row is on grid......

[05/27 17:46:32    156s] Checking AreaIO row.....
[05/27 17:46:32    156s] Checking routing blockage.....
[05/27 17:46:32    156s] Checking components.....
[05/27 17:46:32    156s] Checking constraints (guide/region/fence).....
[05/27 17:46:32    156s] Checking groups.....
[05/27 17:46:32    156s] Checking Ptn Core Box.....
[05/27 17:46:32    156s] 
[05/27 17:46:32    156s] Checking Preroutes.....
[05/27 17:46:32    156s] No. of regular pre-routes not on tracks : 0 
[05/27 17:46:32    156s]  Design check done.
[05/27 17:46:32    156s] Report saved in file checkDesign/TOP.main.htm.ascii
[05/27 17:46:32    156s] 
[05/27 17:46:32    156s] *** Summary of all messages that are not suppressed in this session:
[05/27 17:46:32    156s] Severity  ID               Count  Summary                                  
[05/27 17:46:32    156s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[05/27 17:46:32    156s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/27 17:46:32    156s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/27 17:46:32    156s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[05/27 17:46:32    156s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/27 17:46:32    156s] WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
[05/27 17:46:32    156s] *** Message Summary: 358 warning(s), 0 error(s)
[05/27 17:46:32    156s] 
[05/27 17:46:32    156s] <CMD> check_timing
[05/27 17:46:32    157s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/27 17:46:33    157s] AAE DB initialization (MEM=3095.49 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/27 17:46:33    157s] #################################################################################
[05/27 17:46:33    157s] # Design Stage: PreRoute
[05/27 17:46:33    157s] # Design Name: TOP
[05/27 17:46:33    157s] # Design Mode: 22nm
[05/27 17:46:33    157s] # Analysis Mode: MMMC Non-OCV 
[05/27 17:46:33    157s] # Parasitics Mode: No SPEF/RCDB 
[05/27 17:46:33    157s] # Signoff Settings: SI Off 
[05/27 17:46:33    157s] #################################################################################
[05/27 17:46:33    157s] Calculate delays in BcWc mode...
[05/27 17:46:33    157s] Topological Sorting (REAL = 0:00:00.0, MEM = 3113.0M, InitMEM = 3111.0M)
[05/27 17:46:33    157s] Start delay calculation (fullDC) (1 T). (MEM=3220.31)
[05/27 17:46:33    157s] Start AAE Lib Loading. (MEM=3113.02)
[05/27 17:46:33    158s] End AAE Lib Loading. (MEM=3314.02 CPU=0:00:00.2 Real=0:00:00.0)
[05/27 17:46:33    158s] End AAE Lib Interpolated Model. (MEM=3314.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 17:46:37    159s] Total number of fetched objects 1403
[05/27 17:46:37    159s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 17:46:37    159s] End delay calculation. (MEM=2714.58 CPU=0:00:00.4 REAL=0:00:00.0)
[05/27 17:46:41    161s] End delay calculation (fullDC). (MEM=2665.14 CPU=0:00:03.6 REAL=0:00:08.0)
[05/27 17:46:41    161s] *** CDM Built up (cpu=0:00:03.9  real=0:00:08.0  mem= 3187.4M) ***
[05/27 17:46:41    162s] <CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
[05/27 17:46:41    162s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[05/27 17:46:42    162s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:02:42.4/0:03:48.8 (0.7), mem = 3174.9M
[05/27 17:46:42    162s] Set Using Default Delay Limit as 101.
[05/27 17:46:42    162s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/27 17:46:42    162s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/27 17:46:42    162s] Set Default Net Delay as 0 ps.
[05/27 17:46:42    162s] Set Default Net Load as 0 pF. 
[05/27 17:46:42    162s] Set Default Input Pin Transition as 1 ps.
[05/27 17:46:42    162s] INFO: setAnalysisMode clkSrcPath true -> false
[05/27 17:46:42    162s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[05/27 17:46:42    162s] Effort level <high> specified for reg2reg path_group
[05/27 17:46:42    162s] Cell TOP LLGs are deleted
[05/27 17:46:42    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:42    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:42    162s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3093.2M, EPOCH TIME: 1748382402.385010
[05/27 17:46:42    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:42    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:42    162s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3093.2M, EPOCH TIME: 1748382402.385847
[05/27 17:46:42    162s] Max number of tech site patterns supported in site array is 256.
[05/27 17:46:42    162s] Core basic site is GF22_DST
[05/27 17:46:42    162s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 17:46:42    162s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 17:46:42    162s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 17:46:42    162s] SiteArray: use 430,080 bytes
[05/27 17:46:42    162s] SiteArray: current memory after site array memory allocation 3093.2M
[05/27 17:46:42    162s] SiteArray: FP blocked sites are writable
[05/27 17:46:42    162s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3093.2M, EPOCH TIME: 1748382402.566076
[05/27 17:46:42    162s] Process 336 wires and vias for routing blockage analysis
[05/27 17:46:42    162s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3093.2M, EPOCH TIME: 1748382402.566263
[05/27 17:46:42    162s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 17:46:42    162s] Atter site array init, number of instance map data is 0.
[05/27 17:46:42    162s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.260, MEM:3096.2M, EPOCH TIME: 1748382402.646140
[05/27 17:46:42    162s] 
[05/27 17:46:42    162s] 
[05/27 17:46:42    162s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:46:42    162s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.262, MEM:3096.2M, EPOCH TIME: 1748382402.647397
[05/27 17:46:42    162s] Cell TOP LLGs are deleted
[05/27 17:46:42    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:42    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:46:42    162s] Starting delay calculation for Setup views
[05/27 17:46:42    163s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/27 17:46:42    163s] AAE DB initialization (MEM=3105.77 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/27 17:46:42    163s] #################################################################################
[05/27 17:46:42    163s] # Design Stage: PreRoute
[05/27 17:46:42    163s] # Design Name: TOP
[05/27 17:46:42    163s] # Design Mode: 22nm
[05/27 17:46:42    163s] # Analysis Mode: MMMC Non-OCV 
[05/27 17:46:42    163s] # Parasitics Mode: No SPEF/RCDB 
[05/27 17:46:42    163s] # Signoff Settings: SI Off 
[05/27 17:46:42    163s] #################################################################################
[05/27 17:46:43    163s] Calculate delays in BcWc mode...
[05/27 17:46:43    163s] Topological Sorting (REAL = 0:00:00.0, MEM = 3123.6M, InitMEM = 3123.6M)
[05/27 17:46:43    163s] Start delay calculation (fullDC) (1 T). (MEM=3221.12)
[05/27 17:46:43    163s] Start AAE Lib Loading. (MEM=3123.55)
[05/27 17:46:43    163s] End AAE Lib Loading. (MEM=3343.63 CPU=0:00:00.2 Real=0:00:00.0)
[05/27 17:46:43    163s] End AAE Lib Interpolated Model. (MEM=3343.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 17:46:43    163s] Total number of fetched objects 1403
[05/27 17:46:43    163s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 17:46:43    163s] End delay calculation. (MEM=3323.04 CPU=0:00:00.5 REAL=0:00:00.0)
[05/27 17:46:47    165s] End delay calculation (fullDC). (MEM=2661.58 CPU=0:00:02.2 REAL=0:00:04.0)
[05/27 17:46:47    165s] *** CDM Built up (cpu=0:00:02.2  real=0:00:05.0  mem= 3201.3M) ***
[05/27 17:46:47    165s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:05.0 totSessionCpu=0:02:46 mem=3201.3M)
[05/27 17:46:47    166s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.752  | 49.752  | 49.770  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 15.411%
------------------------------------------------------------------

[05/27 17:46:47    166s] Resetting back High Fanout Nets as non-ideal
[05/27 17:46:47    166s] Set Using Default Delay Limit as 1000.
[05/27 17:46:47    166s] Set Default Net Delay as 1000 ps.
[05/27 17:46:47    166s] Set Default Input Pin Transition as 0.1 ps.
[05/27 17:46:47    166s] Set Default Net Load as 0.5 pF. 
[05/27 17:46:47    166s] Reported timing to dir timingReports
[05/27 17:46:47    166s] Total CPU time: 4.12 sec
[05/27 17:46:47    166s] Total Real time: 6.0 sec
[05/27 17:46:47    166s] Total Memory Usage: 3119.804688 Mbytes
[05/27 17:46:47    166s] *** timeDesign #1 [finish] () : cpu/real = 0:00:03.9/0:00:06.0 (0.7), totSession cpu/real = 0:02:46.3/0:03:54.7 (0.7), mem = 3119.8M
[05/27 17:46:47    166s] 
[05/27 17:46:47    166s] =============================================================================================
[05/27 17:46:47    166s]  Final TAT Report : timeDesign #1                                               23.10-p003_1
[05/27 17:46:47    166s] =============================================================================================
[05/27 17:46:47    166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:46:47    166s] ---------------------------------------------------------------------------------------------
[05/27 17:46:47    166s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:46:47    166s] [ OptSummaryReport       ]      1   0:00:00.3  (   5.2 % )     0:00:05.4 /  0:00:03.5    0.6
[05/27 17:46:47    166s] [ UpdateTimingGraph      ]      1   0:00:00.7  (  12.4 % )     0:00:04.9 /  0:00:03.0    0.6
[05/27 17:46:47    166s] [ FullDelayCalc          ]      1   0:00:04.1  (  68.8 % )     0:00:04.1 /  0:00:02.2    0.5
[05/27 17:46:47    166s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/27 17:46:47    166s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/27 17:46:47    166s] [ GenerateReports        ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    0.8
[05/27 17:46:47    166s] [ MISC                   ]          0:00:00.5  (   8.8 % )     0:00:00.5 /  0:00:00.4    0.8
[05/27 17:46:47    166s] ---------------------------------------------------------------------------------------------
[05/27 17:46:47    166s]  timeDesign #1 TOTAL                0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:03.9    0.7
[05/27 17:46:47    166s] ---------------------------------------------------------------------------------------------
[05/27 17:46:47    166s] 
[05/27 17:47:23    173s] <CMD> getMultiCpuUsage -localCpu
[05/27 17:47:23    173s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/27 17:47:23    173s] <CMD> get_verify_drc_mode -quiet -area
[05/27 17:47:23    173s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/27 17:47:23    173s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/27 17:47:23    173s] <CMD> get_verify_drc_mode -check_only -quiet
[05/27 17:47:23    173s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/27 17:47:23    173s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/27 17:47:23    173s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/27 17:47:23    173s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/27 17:47:23    173s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/27 17:47:23    173s] <CMD> get_verify_drc_mode -limit -quiet
[05/27 17:47:27    174s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report TOP.drc.rpt -limit 1000
[05/27 17:47:27    174s] <CMD> verify_drc
[05/27 17:47:27    174s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/27 17:47:27    174s] #-check_same_via_cell true               # bool, default=false, user setting
[05/27 17:47:27    174s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/27 17:47:27    174s]  *** Starting Verify DRC (MEM: 3123.9) ***
[05/27 17:47:27    174s] 
[05/27 17:47:27    174s] ### Add 31 auto generated vias to default rule
[05/27 17:47:27    174s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:47:27    174s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:47:27    174s]   VERIFY DRC ...... Starting Verification
[05/27 17:47:27    174s]   VERIFY DRC ...... Initializing
[05/27 17:47:27    174s]   VERIFY DRC ...... Deleting Existing Violations
[05/27 17:47:27    174s]   VERIFY DRC ...... Creating Sub-Areas
[05/27 17:47:27    174s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/27 17:47:27    174s]   VERIFY DRC ...... Using new threading
[05/27 17:47:27    174s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/27 17:47:27    174s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/27 17:47:27    174s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/27 17:47:27    174s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/27 17:47:27    174s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/27 17:47:27    174s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/27 17:47:27    174s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/27 17:47:27    174s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/27 17:47:27    174s]  VERIFY_DRC: checking layers from LB to LB ...
[05/27 17:47:27    174s]   VERIFY DRC ...... Using new threading
[05/27 17:47:27    174s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/27 17:47:27    174s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/27 17:47:27    174s] 
[05/27 17:47:27    174s]   Verification Complete : 0 Viols.
[05/27 17:47:27    174s] 
[05/27 17:47:27    174s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/27 17:47:27    174s] 
[05/27 17:47:27    174s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/27 17:48:01    181s] <CMD> setPlaceMode -place_global_cong_effort high
[05/27 17:48:01    181s] <CMD> setPlaceMode -place_global_clock_power_driven true
[05/27 17:48:01    181s] <CMD> setPlaceMode -place_global_clock_power_driven_effort high
[05/27 17:48:03    181s] <CMD> setPlaceMode -placeIOPins true -checkRoute true
[05/27 17:48:22    185s] <CMD> place_opt_design
[05/27 17:48:22    185s] #% Begin place_opt_design (date=05/27 17:48:22, mem=3193.9M)
[05/27 17:48:22    185s] **INFO: User settings:
[05/27 17:48:22    185s] setDesignMode -process                                22
[05/27 17:48:22    185s] setExtractRCMode -coupling_c_th                       3
[05/27 17:48:22    185s] setExtractRCMode -relative_c_th                       0.03
[05/27 17:48:22    185s] setExtractRCMode -total_c_th                          5
[05/27 17:48:22    185s] setDelayCalMode -enable_high_fanout                   true
[05/27 17:48:22    185s] setDelayCalMode -engine                               aae
[05/27 17:48:22    185s] setDelayCalMode -ignoreNetLoad                        true
[05/27 17:48:22    185s] setDelayCalMode -socv_accuracy_mode                   low
[05/27 17:48:22    185s] setPlaceMode -place_detail_check_route                true
[05/27 17:48:22    185s] setPlaceMode -place_detail_dpt_flow                   true
[05/27 17:48:22    185s] setPlaceMode -place_global_clock_power_driven         true
[05/27 17:48:22    185s] setPlaceMode -place_global_clock_power_driven_effort  high
[05/27 17:48:22    185s] setPlaceMode -place_global_cong_effort                high
[05/27 17:48:22    185s] setPlaceMode -place_global_place_io_pins              true
[05/27 17:48:22    185s] setAnalysisMode -analysisType                         bcwc
[05/27 17:48:22    185s] setAnalysisMode -clkSrcPath                           false
[05/27 17:48:22    185s] setAnalysisMode -clockPropagation                     forcedIdeal
[05/27 17:48:22    185s] 
[05/27 17:48:22    185s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:03:05.4/0:05:29.0 (0.6), mem = 3131.9M
[05/27 17:48:22    185s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/27 17:48:22    185s] *** Starting GigaPlace ***
[05/27 17:48:22    185s] Starting place_opt_design V2 flow
[05/27 17:48:22    185s] #optDebug: fT-E <X 2 3 1 0>
[05/27 17:48:22    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:3131.9M, EPOCH TIME: 1748382502.224739
[05/27 17:48:22    185s] Processing tracks to init pin-track alignment.
[05/27 17:48:22    185s] z: 1, totalTracks: 1
[05/27 17:48:22    185s] z: 3, totalTracks: 1
[05/27 17:48:22    185s] z: 5, totalTracks: 1
[05/27 17:48:22    185s] z: 7, totalTracks: 1
[05/27 17:48:22    185s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/27 17:48:22    185s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:48:22    185s] Initializing Route Infrastructure for color support ...
[05/27 17:48:22    185s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3131.9M, EPOCH TIME: 1748382502.225135
[05/27 17:48:22    185s] ### Add 31 auto generated vias to default rule
[05/27 17:48:22    185s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:3131.9M, EPOCH TIME: 1748382502.232431
[05/27 17:48:22    185s] Route Infrastructure Initialized for color support successfully.
[05/27 17:48:22    185s] Cell TOP LLGs are deleted
[05/27 17:48:22    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:22    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:22    185s] # Building TOP llgBox search-tree.
[05/27 17:48:22    185s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:48:22    185s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3131.5M, EPOCH TIME: 1748382502.252128
[05/27 17:48:22    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:22    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:22    185s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3131.5M, EPOCH TIME: 1748382502.252977
[05/27 17:48:22    185s] Max number of tech site patterns supported in site array is 256.
[05/27 17:48:22    185s] Core basic site is GF22_DST
[05/27 17:48:22    185s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 17:48:22    185s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/27 17:48:22    185s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 17:48:22    185s] SiteArray: use 430,080 bytes
[05/27 17:48:22    185s] SiteArray: current memory after site array memory allocation 3131.9M
[05/27 17:48:22    185s] SiteArray: FP blocked sites are writable
[05/27 17:48:22    185s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 17:48:22    185s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3131.9M, EPOCH TIME: 1748382502.434115
[05/27 17:48:22    185s] Process 336 wires and vias for routing blockage analysis
[05/27 17:48:22    185s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3131.9M, EPOCH TIME: 1748382502.434284
[05/27 17:48:22    185s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 17:48:22    185s] Atter site array init, number of instance map data is 0.
[05/27 17:48:22    185s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.254, MEM:3131.9M, EPOCH TIME: 1748382502.507022
[05/27 17:48:22    185s] 
[05/27 17:48:22    185s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:48:22    185s] 
[05/27 17:48:22    185s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:48:22    185s] OPERPROF:     Starting CMU at level 3, MEM:3131.9M, EPOCH TIME: 1748382502.507947
[05/27 17:48:22    185s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3131.9M, EPOCH TIME: 1748382502.508344
[05/27 17:48:22    185s] 
[05/27 17:48:22    185s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:48:22    185s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.257, MEM:3131.9M, EPOCH TIME: 1748382502.508681
[05/27 17:48:22    185s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3131.9M, EPOCH TIME: 1748382502.508754
[05/27 17:48:22    185s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3131.9M, EPOCH TIME: 1748382502.509093
[05/27 17:48:22    185s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3131.9MB).
[05/27 17:48:22    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.285, MEM:3131.9M, EPOCH TIME: 1748382502.510091
[05/27 17:48:22    185s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3131.9M, EPOCH TIME: 1748382502.510153
[05/27 17:48:22    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:22    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:22    185s] Cell TOP LLGs are deleted
[05/27 17:48:22    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:22    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:22    185s] # Resetting pin-track-align track data.
[05/27 17:48:22    185s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.022, MEM:3115.9M, EPOCH TIME: 1748382502.532369
[05/27 17:48:22    185s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:05.7/0:05:29.3 (0.6), mem = 3115.9M
[05/27 17:48:22    185s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/27 17:48:22    185s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 224, percentage of missing scan cell = 0.00% (0 / 224)
[05/27 17:48:22    185s] no activity file in design. spp won't run.
[05/27 17:48:22    185s] {MMLU 0 0 1403}
[05/27 17:48:22    185s] [oiLAM] Zs 11, 12
[05/27 17:48:22    185s] ### Creating LA Mngr. totSessionCpu=0:03:06 mem=3115.9M
[05/27 17:48:22    185s] ### Creating LA Mngr, finished. totSessionCpu=0:03:06 mem=3115.9M
[05/27 17:48:22    185s] *** Start deleteBufferTree ***
[05/27 17:48:23    186s] Info: Detect buffers to remove automatically.
[05/27 17:48:23    186s] Analyzing netlist ...
[05/27 17:48:23    186s] Updating netlist
[05/27 17:48:23    186s] 
[05/27 17:48:23    186s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/27 17:48:23    186s] *summary: 279 instances (buffers/inverters) removed
[05/27 17:48:23    186s] *** Finish deleteBufferTree (0:00:00.3) ***
[05/27 17:48:23    186s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/27 17:48:23    186s] Info: 1 threads available for lower-level modules during optimization.
[05/27 17:48:23    186s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3144.6M, EPOCH TIME: 1748382503.182518
[05/27 17:48:23    186s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[05/27 17:48:23    186s]  Deleted 0 physical inst  (cell - / prefix -).
[05/27 17:48:23    186s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.001, MEM:3144.6M, EPOCH TIME: 1748382503.183244
[05/27 17:48:23    186s] INFO: #ExclusiveGroups=0
[05/27 17:48:23    186s] INFO: There are no Exclusive Groups.
[05/27 17:48:23    186s] No user-set net weight.
[05/27 17:48:23    186s] Net fanout histogram:
[05/27 17:48:23    186s] 2		: 469 (41.0%) nets
[05/27 17:48:23    186s] 3		: 337 (29.5%) nets
[05/27 17:48:23    186s] 4     -	14	: 323 (28.3%) nets
[05/27 17:48:23    186s] 15    -	39	: 12 (1.0%) nets
[05/27 17:48:23    186s] 40    -	79	: 0 (0.0%) nets
[05/27 17:48:23    186s] 80    -	159	: 0 (0.0%) nets
[05/27 17:48:23    186s] 160   -	319	: 2 (0.2%) nets
[05/27 17:48:23    186s] 320   -	639	: 0 (0.0%) nets
[05/27 17:48:23    186s] 640   -	1279	: 0 (0.0%) nets
[05/27 17:48:23    186s] 1280  -	2559	: 0 (0.0%) nets
[05/27 17:48:23    186s] 2560  -	5119	: 0 (0.0%) nets
[05/27 17:48:23    186s] 5120+		: 0 (0.0%) nets
[05/27 17:48:23    186s] no activity file in design. spp won't run.
[05/27 17:48:23    186s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpEffort=medium 
[05/27 17:48:23    186s] Scan chains were not defined.
[05/27 17:48:23    186s] Processing tracks to init pin-track alignment.
[05/27 17:48:23    186s] z: 1, totalTracks: 1
[05/27 17:48:23    186s] z: 3, totalTracks: 1
[05/27 17:48:23    186s] z: 5, totalTracks: 1
[05/27 17:48:23    186s] z: 7, totalTracks: 1
[05/27 17:48:23    186s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/27 17:48:23    186s] #spOpts: rpCkHalo=4 
[05/27 17:48:23    186s] Initializing Route Infrastructure for color support ...
[05/27 17:48:23    186s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:3144.6M, EPOCH TIME: 1748382503.185121
[05/27 17:48:23    186s] ### Add 31 auto generated vias to default rule
[05/27 17:48:23    186s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.000, REAL:0.003, MEM:3144.6M, EPOCH TIME: 1748382503.188608
[05/27 17:48:23    186s] Route Infrastructure Initialized for color support successfully.
[05/27 17:48:23    186s] Cell TOP LLGs are deleted
[05/27 17:48:23    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:23    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:23    186s] # Building TOP llgBox search-tree.
[05/27 17:48:23    186s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:48:23    186s] #std cell=1122 (0 fixed + 1122 movable) #buf cell=0 #inv cell=189 #block=0 (0 floating + 0 preplaced)
[05/27 17:48:23    186s] #ioInst=0 #net=1143 #term=4281 #term/net=3.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=12
[05/27 17:48:23    186s] stdCell: 1122 single + 0 double + 0 multi
[05/27 17:48:23    186s] Total standard cell length = 0.9536 (mm), area = 0.0005 (mm^2)
[05/27 17:48:23    186s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3144.6M, EPOCH TIME: 1748382503.200973
[05/27 17:48:23    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:23    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:23    186s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3144.6M, EPOCH TIME: 1748382503.201417
[05/27 17:48:23    186s] Max number of tech site patterns supported in site array is 256.
[05/27 17:48:23    186s] Core basic site is GF22_DST
[05/27 17:48:23    186s] Processing tracks to init pin-track alignment.
[05/27 17:48:23    186s] z: 1, totalTracks: 1
[05/27 17:48:23    186s] z: 3, totalTracks: 1
[05/27 17:48:23    186s] z: 5, totalTracks: 1
[05/27 17:48:23    186s] z: 7, totalTracks: 1
[05/27 17:48:23    186s] After signature check, allow fast init is true, keep pre-filter is true.
[05/27 17:48:23    186s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/27 17:48:23    186s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 17:48:23    186s] SiteArray: use 430,080 bytes
[05/27 17:48:23    186s] SiteArray: current memory after site array memory allocation 3144.6M
[05/27 17:48:23    186s] SiteArray: FP blocked sites are writable
[05/27 17:48:23    186s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 17:48:23    186s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3144.6M, EPOCH TIME: 1748382503.366821
[05/27 17:48:23    186s] Process 336 wires and vias for routing blockage analysis
[05/27 17:48:23    186s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3144.6M, EPOCH TIME: 1748382503.366979
[05/27 17:48:23    186s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 17:48:23    186s] Atter site array init, number of instance map data is 0.
[05/27 17:48:23    186s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.170, REAL:0.166, MEM:3144.6M, EPOCH TIME: 1748382503.367837
[05/27 17:48:23    186s] 
[05/27 17:48:23    186s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:48:23    186s] 
[05/27 17:48:23    186s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:48:23    186s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.168, MEM:3144.6M, EPOCH TIME: 1748382503.368767
[05/27 17:48:23    186s] 
[05/27 17:48:23    186s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:48:23    186s] 
[05/27 17:48:23    186s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:48:23    186s] Average module density = 0.143.
[05/27 17:48:23    186s] Density for the design = 0.143.
[05/27 17:48:23    186s]        = stdcell_area 8221 sites (515 um^2) / alloc_area 57387 sites (3595 um^2).
[05/27 17:48:23    186s] Pin Density = 0.07460.
[05/27 17:48:23    186s]             = total # of pins 4281 / total area 57387.
[05/27 17:48:23    186s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3144.6M, EPOCH TIME: 1748382503.369931
[05/27 17:48:23    186s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:3144.6M, EPOCH TIME: 1748382503.370404
[05/27 17:48:23    186s] OPERPROF: Starting pre-place ADS at level 1, MEM:3144.6M, EPOCH TIME: 1748382503.370702
[05/27 17:48:23    186s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3144.6M, EPOCH TIME: 1748382503.371814
[05/27 17:48:23    186s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3144.6M, EPOCH TIME: 1748382503.371904
[05/27 17:48:23    186s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3144.6M, EPOCH TIME: 1748382503.371996
[05/27 17:48:23    186s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3144.6M, EPOCH TIME: 1748382503.372073
[05/27 17:48:23    186s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3144.6M, EPOCH TIME: 1748382503.372130
[05/27 17:48:23    186s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:3144.6M, EPOCH TIME: 1748382503.372250
[05/27 17:48:23    186s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3144.6M, EPOCH TIME: 1748382503.372315
[05/27 17:48:23    186s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3144.6M, EPOCH TIME: 1748382503.372382
[05/27 17:48:23    186s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:3144.6M, EPOCH TIME: 1748382503.372437
[05/27 17:48:23    186s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:3144.6M, EPOCH TIME: 1748382503.372559
[05/27 17:48:23    186s] ADSU 0.143 -> 0.146. site 57387.000 -> 56170.200. GS 4.320
[05/27 17:48:23    186s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.003, MEM:3144.6M, EPOCH TIME: 1748382503.373842
[05/27 17:48:23    186s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3122.6M, EPOCH TIME: 1748382503.377384
[05/27 17:48:23    186s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3122.6M, EPOCH TIME: 1748382503.377565
[05/27 17:48:23    186s] spContextMPad 55 55.
[05/27 17:48:23    186s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.001, MEM:3122.6M, EPOCH TIME: 1748382503.378415
[05/27 17:48:23    186s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.001, MEM:3122.6M, EPOCH TIME: 1748382503.378502
[05/27 17:48:23    186s] Initial padding reaches pin density 0.416 for top
[05/27 17:48:23    186s] InitPadU 0.146 -> 0.267 for top
[05/27 17:48:23    186s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3122.6M, EPOCH TIME: 1748382503.381792
[05/27 17:48:23    186s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3122.6M, EPOCH TIME: 1748382503.381920
[05/27 17:48:23    186s] OPERPROF: Starting Section-Head-Init at level 1, MEM:3122.6M, EPOCH TIME: 1748382503.382123
[05/27 17:48:23    186s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.001, MEM:3122.6M, EPOCH TIME: 1748382503.382672
[05/27 17:48:23    186s] === lastAutoLevel = 8 
[05/27 17:48:23    186s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:3122.6M, EPOCH TIME: 1748382503.383573
[05/27 17:48:23    186s] no activity file in design. spp won't run.
[05/27 17:48:23    186s] [spp] 0
[05/27 17:48:23    186s] [adp] 0:1:1:2
[05/27 17:48:23    186s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.000, REAL:0.000, MEM:3122.6M, EPOCH TIME: 1748382503.384015
[05/27 17:48:23    186s] Clock gating cells determined by native netlist tracing.
[05/27 17:48:23    186s] no activity file in design. spp won't run.
[05/27 17:48:23    186s] no activity file in design. spp won't run.
[05/27 17:48:23    186s] OPERPROF: Starting NP-MAIN at level 1, MEM:3122.6M, EPOCH TIME: 1748382503.384589
[05/27 17:48:24    186s] OPERPROF:   Starting NP-Place at level 2, MEM:3146.6M, EPOCH TIME: 1748382504.397390
[05/27 17:48:24    186s] Iteration  1: Total net bbox = 8.316e-11 (3.84e-11 4.48e-11)
[05/27 17:48:24    186s]               Est.  stn bbox = 8.866e-11 (4.09e-11 4.78e-11)
[05/27 17:48:24    186s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3146.6M
[05/27 17:48:24    186s] Iteration  2: Total net bbox = 8.316e-11 (3.84e-11 4.48e-11)
[05/27 17:48:24    186s]               Est.  stn bbox = 8.866e-11 (4.09e-11 4.78e-11)
[05/27 17:48:24    186s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3146.6M
[05/27 17:48:24    186s] OPERPROF:     Starting InitSKP at level 3, MEM:3146.6M, EPOCH TIME: 1748382504.414938
[05/27 17:48:24    186s] 
[05/27 17:48:24    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:48:24    186s] TLC MultiMap info (StdDelay):
[05/27 17:48:24    186s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:48:24    186s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:48:24    186s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:48:24    186s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:48:24    186s]  Setting StdDelay to: 6.1ps
[05/27 17:48:24    186s] 
[05/27 17:48:24    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:48:24    186s] 
[05/27 17:48:24    186s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:48:24    186s] 
[05/27 17:48:24    186s] TimeStamp Deleting Cell Server End ...
[05/27 17:48:24    186s] 
[05/27 17:48:24    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:48:24    186s] TLC MultiMap info (StdDelay):
[05/27 17:48:24    186s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:48:24    186s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:48:24    186s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:48:24    186s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:48:24    186s]  Setting StdDelay to: 6.1ps
[05/27 17:48:24    186s] 
[05/27 17:48:24    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:48:27    189s] 
[05/27 17:48:27    189s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:48:27    189s] 
[05/27 17:48:27    189s] TimeStamp Deleting Cell Server End ...
[05/27 17:48:27    189s] 
[05/27 17:48:27    189s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:48:27    189s] TLC MultiMap info (StdDelay):
[05/27 17:48:27    189s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:48:27    189s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:48:27    189s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:48:27    189s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:48:27    189s]  Setting StdDelay to: 6.1ps
[05/27 17:48:27    189s] 
[05/27 17:48:27    189s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:48:34    196s] *** Distribution of endpoint levels
[05/27 17:48:34    196s]   [0-9]: 296 / 450 = 65.78%
[05/27 17:48:34    196s]   [10-19]: 87 / 450 = 19.33%
[05/27 17:48:34    196s]   [20-29]: 33 / 450 = 7.33%
[05/27 17:48:34    196s]   [30-39]: 7 / 450 = 1.56%
[05/27 17:48:34    196s]   [40-49]: 5 / 450 = 1.11%
[05/27 17:48:34    196s]   [50-59]: 8 / 450 = 1.78%
[05/27 17:48:34    196s]   [60-69]: 0 / 450 = 0.00%
[05/27 17:48:34    196s]   [70-79]: 0 / 450 = 0.00%
[05/27 17:48:34    196s]   [80-89]: 0 / 450 = 0.00%
[05/27 17:48:34    196s]   [90+]: 14 / 450 = 3.11%
[05/27 17:48:34    196s] Max Level = 219, on sh_sync_inst/avg_interval_reg[0]/D
[05/27 17:48:34    196s] *** Finished SKP initialization (cpu=0:00:10.0, real=0:00:10.0)***
[05/27 17:48:34    196s] OPERPROF:     Finished InitSKP at level 3, CPU:9.990, REAL:10.089, MEM:3596.0M, EPOCH TIME: 1748382514.503820
[05/27 17:48:34    196s] SKP will use view:
[05/27 17:48:34    196s]   view_slow_mission
[05/27 17:48:34    196s] exp_mt_sequential is set from setPlaceMode option to 1
[05/27 17:48:34    196s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/27 17:48:34    196s] place_exp_mt_interval set to default 32
[05/27 17:48:34    196s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/27 17:48:34    196s] Iteration  3: Total net bbox = 5.352e+01 (2.31e+01 3.04e+01)
[05/27 17:48:34    196s]               Est.  stn bbox = 6.171e+01 (2.65e+01 3.52e+01)
[05/27 17:48:34    196s]               cpu = 0:00:10.2 real = 0:00:10.0 mem = 3613.5M
[05/27 17:48:35    197s] Iteration  4: Total net bbox = 1.103e+03 (6.90e+02 4.13e+02)
[05/27 17:48:35    197s]               Est.  stn bbox = 1.424e+03 (9.08e+02 5.16e+02)
[05/27 17:48:35    197s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 3616.1M
[05/27 17:48:35    197s] Iteration  5: Total net bbox = 1.103e+03 (6.90e+02 4.13e+02)
[05/27 17:48:35    197s]               Est.  stn bbox = 1.424e+03 (9.08e+02 5.16e+02)
[05/27 17:48:35    197s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3616.1M
[05/27 17:48:35    197s] OPERPROF:   Finished NP-Place at level 2, CPU:10.820, REAL:10.910, MEM:3616.1M, EPOCH TIME: 1748382515.307219
[05/27 17:48:35    197s] OPERPROF: Finished NP-MAIN at level 1, CPU:10.850, REAL:11.935, MEM:3616.1M, EPOCH TIME: 1748382515.319842
[05/27 17:48:35    197s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3616.1M, EPOCH TIME: 1748382515.321245
[05/27 17:48:35    197s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 17:48:35    197s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.010, REAL:0.001, MEM:3616.1M, EPOCH TIME: 1748382515.322039
[05/27 17:48:35    197s] OPERPROF: Starting NP-MAIN at level 1, MEM:3616.1M, EPOCH TIME: 1748382515.322240
[05/27 17:48:35    197s] OPERPROF:   Starting NP-Place at level 2, MEM:3616.1M, EPOCH TIME: 1748382515.344439
[05/27 17:48:36    198s] Iteration  6: Total net bbox = 3.168e+03 (1.52e+03 1.65e+03)
[05/27 17:48:36    198s]               Est.  stn bbox = 3.859e+03 (1.88e+03 1.98e+03)
[05/27 17:48:36    198s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 3609.1M
[05/27 17:48:36    198s] OPERPROF:   Finished NP-Place at level 2, CPU:0.770, REAL:0.712, MEM:3609.1M, EPOCH TIME: 1748382516.056701
[05/27 17:48:36    198s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.800, REAL:0.740, MEM:3609.1M, EPOCH TIME: 1748382516.061802
[05/27 17:48:36    198s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3609.1M, EPOCH TIME: 1748382516.062116
[05/27 17:48:36    198s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 17:48:36    198s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3609.1M, EPOCH TIME: 1748382516.062331
[05/27 17:48:36    198s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3609.1M, EPOCH TIME: 1748382516.062422
[05/27 17:48:36    198s] Starting Early Global Route rough congestion estimation: mem = 3609.1M
[05/27 17:48:36    198s] (I)      Initializing eGR engine (rough)
[05/27 17:48:36    198s] Set min layer with default ( 2 )
[05/27 17:48:36    198s] Set max layer with default ( 127 )
[05/27 17:48:36    198s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:48:36    198s] Min route layer (adjusted) = 2
[05/27 17:48:36    198s] Max route layer (adjusted) = 11
[05/27 17:48:36    198s] (I)      clean place blk overflow:
[05/27 17:48:36    198s] (I)      H : enabled 0.60 0
[05/27 17:48:36    198s] (I)      V : enabled 0.60 0
[05/27 17:48:36    198s] (I)      Initializing eGR engine (rough)
[05/27 17:48:36    198s] Set min layer with default ( 2 )
[05/27 17:48:36    198s] Set max layer with default ( 127 )
[05/27 17:48:36    198s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:48:36    198s] Min route layer (adjusted) = 2
[05/27 17:48:36    198s] Max route layer (adjusted) = 11
[05/27 17:48:36    198s] (I)      clean place blk overflow:
[05/27 17:48:36    198s] (I)      H : enabled 0.60 0
[05/27 17:48:36    198s] (I)      V : enabled 0.60 0
[05/27 17:48:36    198s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.50 MB )
[05/27 17:48:36    198s] (I)      Running eGR Rough flow
[05/27 17:48:36    198s] (I)      # wire layers (front) : 12
[05/27 17:48:36    198s] (I)      # wire layers (back)  : 0
[05/27 17:48:36    198s] (I)      min wire layer : 1
[05/27 17:48:36    198s] (I)      max wire layer : 11
[05/27 17:48:36    198s] (I)      # cut layers (front) : 11
[05/27 17:48:36    198s] (I)      # cut layers (back)  : 0
[05/27 17:48:36    198s] (I)      min cut layer : 1
[05/27 17:48:36    198s] (I)      max cut layer : 10
[05/27 17:48:36    198s] (I)      ================================== Layers ===================================
[05/27 17:48:36    198s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:48:36    198s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/27 17:48:36    198s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:48:36    198s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/27 17:48:36    198s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/27 17:48:36    198s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:48:36    198s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:48:36    198s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:48:36    198s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:48:36    198s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:48:36    198s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/27 17:48:36    198s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:48:36    198s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:48:36    198s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/27 17:48:36    198s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:48:36    198s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/27 17:48:36    198s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/27 17:48:36    198s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:48:36    198s] (I)      Started Import and model ( Curr Mem: 3.50 MB )
[05/27 17:48:36    198s] (I)      == Non-default Options ==
[05/27 17:48:36    198s] (I)      Print mode                                         : 2
[05/27 17:48:36    198s] (I)      Stop if highly congested                           : false
[05/27 17:48:36    198s] (I)      Local connection modeling                          : true
[05/27 17:48:36    198s] (I)      Maximum routing layer                              : 11
[05/27 17:48:36    198s] (I)      Top routing layer                                  : 11
[05/27 17:48:36    198s] (I)      Assign partition pins                              : false
[05/27 17:48:36    198s] (I)      Support large GCell                                : true
[05/27 17:48:36    198s] (I)      Number of threads                                  : 1
[05/27 17:48:36    198s] (I)      Number of rows per GCell                           : 7
[05/27 17:48:36    198s] (I)      Max num rows per GCell                             : 32
[05/27 17:48:36    198s] (I)      Route tie net to shape                             : auto
[05/27 17:48:36    198s] (I)      Method to set GCell size                           : row
[05/27 17:48:36    198s] (I)      Tie hi/lo max distance                             : 5.400000
[05/27 17:48:36    198s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/27 17:48:36    198s] (I)      ============== Pin Summary ==============
[05/27 17:48:36    198s] (I)      +-------+--------+---------+------------+
[05/27 17:48:36    198s] (I)      | Layer | # pins | % total |      Group |
[05/27 17:48:36    198s] (I)      +-------+--------+---------+------------+
[05/27 17:48:36    198s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/27 17:48:36    198s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/27 17:48:36    198s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/27 17:48:36    198s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/27 17:48:36    198s] (I)      |     5 |      0 |    0.00 |      Other |
[05/27 17:48:36    198s] (I)      |     6 |      0 |    0.00 |      Other |
[05/27 17:48:36    198s] (I)      |     7 |      0 |    0.00 |      Other |
[05/27 17:48:36    198s] (I)      |     8 |      0 |    0.00 |      Other |
[05/27 17:48:36    198s] (I)      |     9 |      0 |    0.00 |      Other |
[05/27 17:48:36    198s] (I)      |    10 |      0 |    0.00 |      Other |
[05/27 17:48:36    198s] (I)      |    11 |      0 |    0.00 |      Other |
[05/27 17:48:36    198s] (I)      +-------+--------+---------+------------+
[05/27 17:48:36    198s] (I)      Use row-based GCell size
[05/27 17:48:36    198s] (I)      Use row-based GCell align
[05/27 17:48:36    198s] (I)      layer 0 area = 6400
[05/27 17:48:36    198s] (I)      layer 1 area = 8800
[05/27 17:48:36    198s] (I)      layer 2 area = 11000
[05/27 17:48:36    198s] (I)      layer 3 area = 11000
[05/27 17:48:36    198s] (I)      layer 4 area = 11000
[05/27 17:48:36    198s] (I)      layer 5 area = 11000
[05/27 17:48:36    198s] (I)      layer 6 area = 11000
[05/27 17:48:36    198s] (I)      layer 7 area = 810000
[05/27 17:48:36    198s] (I)      layer 8 area = 2000000
[05/27 17:48:36    198s] (I)      layer 9 area = 2000000
[05/27 17:48:36    198s] (I)      layer 10 area = 0
[05/27 17:48:36    198s] (I)      GCell unit size   : 540
[05/27 17:48:36    198s] (I)      GCell multiplier  : 7
[05/27 17:48:36    198s] (I)      GCell row height  : 540
[05/27 17:48:36    198s] (I)      Actual row height : 540
[05/27 17:48:36    198s] (I)      GCell align ref   : 3944 4000
[05/27 17:48:36    198s] (I)      Track table information for default rule: 
[05/27 17:48:36    198s] (I)      M1 has single uniform track structure
[05/27 17:48:36    198s] (I)      M2 has single uniform track structure
[05/27 17:48:36    198s] (I)      C1 has single uniform track structure
[05/27 17:48:36    198s] (I)      C2 has single uniform track structure
[05/27 17:48:36    198s] (I)      C3 has single uniform track structure
[05/27 17:48:36    198s] (I)      C4 has single uniform track structure
[05/27 17:48:36    198s] (I)      C5 has single uniform track structure
[05/27 17:48:36    198s] (I)      JA has single uniform track structure
[05/27 17:48:36    198s] (I)      QA has single uniform track structure
[05/27 17:48:36    198s] (I)      QB has single uniform track structure
[05/27 17:48:36    198s] (I)      LB has single uniform track structure
[05/27 17:48:36    198s] (I)      ========================= Default via ==========================
[05/27 17:48:36    198s] (I)      +----+------------------+--------------------------------------+
[05/27 17:48:36    198s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/27 17:48:36    198s] (I)      +----+------------------+--------------------------------------+
[05/27 17:48:36    198s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/27 17:48:36    198s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/27 17:48:36    198s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/27 17:48:36    198s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/27 17:48:36    198s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/27 17:48:36    198s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/27 17:48:36    198s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/27 17:48:36    198s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/27 17:48:36    198s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/27 17:48:36    198s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/27 17:48:36    198s] (I)      +----+------------------+--------------------------------------+
[05/27 17:48:36    198s] (I)      Design has 0 placement macros with 0 shapes. 
[05/27 17:48:36    198s] (I)      Read 4 PG shapes
[05/27 17:48:36    198s] (I)      Read 0 clock shapes
[05/27 17:48:36    198s] (I)      Read 0 other shapes
[05/27 17:48:36    198s] (I)      #Routing Blockages  : 0
[05/27 17:48:36    198s] (I)      #Instance Blockages : 12517
[05/27 17:48:36    198s] (I)      #PG Blockages       : 4
[05/27 17:48:36    198s] (I)      #Halo Blockages     : 0
[05/27 17:48:36    198s] (I)      #Boundary Blockages : 0
[05/27 17:48:36    198s] (I)      #Clock Blockages    : 0
[05/27 17:48:36    198s] (I)      #Other Blockages    : 0
[05/27 17:48:36    198s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/27 17:48:36    198s] (I)      Custom ignore net properties:
[05/27 17:48:36    198s] (I)      1 : NotLegal
[05/27 17:48:36    198s] (I)      Default ignore net properties:
[05/27 17:48:36    198s] (I)      1 : Special
[05/27 17:48:36    198s] (I)      2 : Analog
[05/27 17:48:36    198s] (I)      3 : Fixed
[05/27 17:48:36    198s] (I)      4 : Skipped
[05/27 17:48:36    198s] (I)      5 : MixedSignal
[05/27 17:48:36    198s] (I)      Prerouted net properties:
[05/27 17:48:36    198s] (I)      1 : NotLegal
[05/27 17:48:36    198s] (I)      2 : Special
[05/27 17:48:36    198s] (I)      3 : Analog
[05/27 17:48:36    198s] (I)      4 : Fixed
[05/27 17:48:36    198s] (I)      5 : Skipped
[05/27 17:48:36    198s] (I)      6 : MixedSignal
[05/27 17:48:36    198s] (I)      Early global route reroute all routable nets
[05/27 17:48:36    198s] (I)      #prerouted nets         : 0
[05/27 17:48:36    198s] (I)      #prerouted special nets : 0
[05/27 17:48:36    198s] (I)      #prerouted wires        : 0
[05/27 17:48:36    198s] (I)      Read 1137 nets ( ignored 0 )
[05/27 17:48:36    198s] (I)        Front-side 1137 ( ignored 0 )
[05/27 17:48:36    198s] (I)        Back-side  0 ( ignored 0 )
[05/27 17:48:36    198s] (I)        Both-side  0 ( ignored 0 )
[05/27 17:48:36    198s] (I)      Reading macro buffers
[05/27 17:48:36    198s] (I)      Number of macros with buffers: 0
[05/27 17:48:36    198s] (I)      early_global_route_priority property id does not exist.
[05/27 17:48:36    198s] (I)      Read Num Blocks=12753  Num Prerouted Wires=0  Num CS=0
[05/27 17:48:36    198s] (I)      Layer 1 (H) : #blockages 12079 : #preroutes 0
[05/27 17:48:36    198s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/27 17:48:36    198s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/27 17:48:36    198s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/27 17:48:36    198s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/27 17:48:36    198s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/27 17:48:36    198s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/27 17:48:36    198s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/27 17:48:36    198s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/27 17:48:36    198s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/27 17:48:36    198s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/27 17:48:36    198s] (I)      Track adjustment: Reducing 2301 tracks (15.00%) for Layer2
[05/27 17:48:36    198s] (I)      Track adjustment: Reducing 1630 tracks (12.00%) for Layer3
[05/27 17:48:36    198s] (I)      Number of ignored nets                =      0
[05/27 17:48:36    198s] (I)      Number of connected nets              =      0
[05/27 17:48:36    198s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/27 17:48:36    198s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/27 17:48:36    198s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/27 17:48:36    198s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/27 17:48:36    198s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/27 17:48:36    198s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/27 17:48:36    198s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/27 17:48:36    198s] (I)      There are 1 clock nets ( 0 with NDR ).
[05/27 17:48:36    198s] (I)      Ndr track 0 does not exist
[05/27 17:48:36    198s] (I)      ---------------------Grid Graph Info--------------------
[05/27 17:48:36    198s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/27 17:48:36    198s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/27 17:48:36    198s] (I)      Site width          :   116  (dbu)
[05/27 17:48:36    198s] (I)      Row height          :   540  (dbu)
[05/27 17:48:36    198s] (I)      GCell row height    :   540  (dbu)
[05/27 17:48:36    198s] (I)      GCell width         :  3780  (dbu)
[05/27 17:48:36    198s] (I)      GCell height        :  3780  (dbu)
[05/27 17:48:36    198s] (I)      Grid                :    18    18    11
[05/27 17:48:36    198s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/27 17:48:36    198s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780     0  3780     0  3780
[05/27 17:48:36    198s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0  3780     0  3780     0
[05/27 17:48:36    198s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/27 17:48:36    198s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/27 17:48:36    198s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/27 17:48:36    198s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/27 17:48:36    198s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/27 17:48:36    198s] (I)      Num tracks per GCell: 47.25 47.25 42.00 42.00 42.00 42.00 42.00  4.20  1.57  1.57  1.05
[05/27 17:48:36    198s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/27 17:48:36    198s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/27 17:48:36    198s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/27 17:48:36    198s] (I)      --------------------------------------------------------
[05/27 17:48:36    198s] 
[05/27 17:48:36    198s] (I)      ============ Routing rule table ============
[05/27 17:48:36    198s] (I)      Rule id: 0  Nets: 1137
[05/27 17:48:36    198s] (I)      ========================================
[05/27 17:48:36    198s] (I)      
[05/27 17:48:36    198s] (I)      ======== NDR :  =========
[05/27 17:48:36    198s] (I)      +--------------+--------+
[05/27 17:48:36    198s] (I)      |           ID |      0 |
[05/27 17:48:36    198s] (I)      |         Name |        |
[05/27 17:48:36    198s] (I)      |      Default |    yes |
[05/27 17:48:36    198s] (I)      |  Clk Special |     no |
[05/27 17:48:36    198s] (I)      | Hard spacing |     no |
[05/27 17:48:36    198s] (I)      |    NDR track | (none) |
[05/27 17:48:36    198s] (I)      |      NDR via | (none) |
[05/27 17:48:36    198s] (I)      |  Extra space |      0 |
[05/27 17:48:36    198s] (I)      |      Shields |      0 |
[05/27 17:48:36    198s] (I)      |   Demand (H) |      1 |
[05/27 17:48:36    198s] (I)      |   Demand (V) |      1 |
[05/27 17:48:36    198s] (I)      |        #Nets |   1137 |
[05/27 17:48:36    198s] (I)      +--------------+--------+
[05/27 17:48:36    198s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:48:36    198s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/27 17:48:36    198s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:48:36    198s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/27 17:48:36    198s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:48:36    198s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:48:36    198s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:48:36    198s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:48:36    198s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:48:36    198s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/27 17:48:36    198s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/27 17:48:36    198s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/27 17:48:36    198s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/27 17:48:36    198s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:48:36    198s] (I)      =============== Blocked Tracks ===============
[05/27 17:48:36    198s] (I)      +-------+---------+----------+---------------+
[05/27 17:48:36    198s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/27 17:48:36    198s] (I)      +-------+---------+----------+---------------+
[05/27 17:48:36    198s] (I)      |     1 |       0 |        0 |         0.00% |
[05/27 17:48:36    198s] (I)      |     2 |   15282 |     5507 |        36.04% |
[05/27 17:48:36    198s] (I)      |     3 |   13554 |     2273 |        16.77% |
[05/27 17:48:36    198s] (I)      |     4 |   13572 |        0 |         0.00% |
[05/27 17:48:36    198s] (I)      |     5 |   13554 |        0 |         0.00% |
[05/27 17:48:36    198s] (I)      |     6 |   13572 |        0 |         0.00% |
[05/27 17:48:36    198s] (I)      |     7 |   13554 |        0 |         0.00% |
[05/27 17:48:36    198s] (I)      |     8 |    1332 |        0 |         0.00% |
[05/27 17:48:36    198s] (I)      |     9 |     504 |        0 |         0.00% |
[05/27 17:48:36    198s] (I)      |    10 |     504 |        0 |         0.00% |
[05/27 17:48:36    198s] (I)      |    11 |     324 |        0 |         0.00% |
[05/27 17:48:36    198s] (I)      +-------+---------+----------+---------------+
[05/27 17:48:36    198s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.50 MB )
[05/27 17:48:36    198s] (I)      Reset routing kernel
[05/27 17:48:36    198s] (I)      numLocalWires=4193  numGlobalNetBranches=1257  numLocalNetBranches=840
[05/27 17:48:36    198s] (I)      totalPins=4263  totalGlobalPin=1637 (38.40%)
[05/27 17:48:36    198s] (I)      total 2D Cap : 76652 = (38328 H, 38324 V)
[05/27 17:48:36    198s] (I)      total 2D Demand : 465 = (465 H, 0 V)
[05/27 17:48:36    198s] (I)      #blocked GCells = 0
[05/27 17:48:36    198s] (I)      #regions = 1
[05/27 17:48:36    198s] (I)      
[05/27 17:48:36    198s] (I)      ============  Phase 1a Route ============
[05/27 17:48:36    198s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/27 17:48:36    198s] (I)      Usage: 1125 = (605 H, 520 V) = (1.58% H, 1.36% V) = (2.287e+03um H, 1.966e+03um V)
[05/27 17:48:36    198s] (I)      
[05/27 17:48:36    198s] (I)      ============  Phase 1b Route ============
[05/27 17:48:36    198s] (I)      Usage: 1125 = (605 H, 520 V) = (1.58% H, 1.36% V) = (2.287e+03um H, 1.966e+03um V)
[05/27 17:48:36    198s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/27 17:48:36    198s] 
[05/27 17:48:36    198s] (I)      Updating congestion map
[05/27 17:48:36    198s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 17:48:36    198s] (I)      Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.50 MB )
[05/27 17:48:36    198s] Finished Early Global Route rough congestion estimation: mem = 3609.1M
[05/27 17:48:36    198s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.050, REAL:0.055, MEM:3609.1M, EPOCH TIME: 1748382516.117889
[05/27 17:48:36    198s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/27 17:48:36    198s] OPERPROF: Starting CDPad at level 1, MEM:3609.1M, EPOCH TIME: 1748382516.118049
[05/27 17:48:36    198s] CDPadU 0.267 -> 0.265. R=0.146, N=1122, GS=3.780
[05/27 17:48:36    198s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.018, MEM:3609.1M, EPOCH TIME: 1748382516.136072
[05/27 17:48:36    198s] OPERPROF: Starting NP-MAIN at level 1, MEM:3609.1M, EPOCH TIME: 1748382516.137042
[05/27 17:48:36    198s] OPERPROF:   Starting NP-Place at level 2, MEM:3609.1M, EPOCH TIME: 1748382516.157643
[05/27 17:48:36    198s] OPERPROF:   Finished NP-Place at level 2, CPU:0.040, REAL:0.037, MEM:3609.1M, EPOCH TIME: 1748382516.194706
[05/27 17:48:36    198s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.060, REAL:0.061, MEM:3609.1M, EPOCH TIME: 1748382516.197983
[05/27 17:48:36    198s] Global placement CDP skipped at cutLevel 7.
[05/27 17:48:36    198s] Iteration  7: Total net bbox = 3.760e+03 (2.08e+03 1.68e+03)
[05/27 17:48:36    198s]               Est.  stn bbox = 4.521e+03 (2.51e+03 2.01e+03)
[05/27 17:48:36    198s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3609.1M
[05/27 17:48:36    198s] Iteration  8: Total net bbox = 3.760e+03 (2.08e+03 1.68e+03)
[05/27 17:48:36    198s]               Est.  stn bbox = 4.521e+03 (2.51e+03 2.01e+03)
[05/27 17:48:36    198s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3609.1M
[05/27 17:48:36    198s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3609.1M, EPOCH TIME: 1748382516.203540
[05/27 17:48:36    198s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 17:48:36    198s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3609.1M, EPOCH TIME: 1748382516.203755
[05/27 17:48:36    198s] Legalizing MH Cells... 0 / 0 (level 8) on TOP
[05/27 17:48:36    198s] MH packer: No MH instances from GP
[05/27 17:48:36    198s] 0 (out of 0) MH cells were successfully legalized.
[05/27 17:48:36    198s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3609.1M, DRC: 0)
[05/27 17:48:36    198s] OPERPROF: Starting NP-MAIN at level 1, MEM:3609.1M, EPOCH TIME: 1748382516.204034
[05/27 17:48:36    198s] OPERPROF:   Starting NP-Place at level 2, MEM:3609.1M, EPOCH TIME: 1748382516.220227
[05/27 17:48:38    200s] Iteration  9: Total net bbox = 4.299e+03 (2.18e+03 2.12e+03)
[05/27 17:48:38    200s]               Est.  stn bbox = 5.047e+03 (2.58e+03 2.47e+03)
[05/27 17:48:38    200s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 3625.1M
[05/27 17:48:38    200s] GP RA stats: MHOnly 0 nrInst 1122 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/27 17:48:38    200s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3641.1M, EPOCH TIME: 1748382518.642620
[05/27 17:48:38    200s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.001, MEM:3641.1M, EPOCH TIME: 1748382518.643272
[05/27 17:48:38    200s] Iteration 10: Total net bbox = 4.140e+03 (2.06e+03 2.08e+03)
[05/27 17:48:38    200s]               Est.  stn bbox = 4.870e+03 (2.45e+03 2.42e+03)
[05/27 17:48:38    200s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 3641.1M
[05/27 17:48:38    200s] OPERPROF:   Finished NP-Place at level 2, CPU:2.370, REAL:2.426, MEM:3625.1M, EPOCH TIME: 1748382518.646307
[05/27 17:48:38    200s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.380, REAL:2.450, MEM:3609.1M, EPOCH TIME: 1748382518.653651
[05/27 17:48:38    200s] Iteration 11: Total net bbox = 4.484e+03 (2.38e+03 2.10e+03)
[05/27 17:48:38    200s]               Est.  stn bbox = 5.262e+03 (2.82e+03 2.44e+03)
[05/27 17:48:38    200s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 3609.1M
[05/27 17:48:38    200s] Iteration 12: Total net bbox = 4.484e+03 (2.38e+03 2.10e+03)
[05/27 17:48:38    200s]               Est.  stn bbox = 5.262e+03 (2.82e+03 2.44e+03)
[05/27 17:48:38    200s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3609.1M
[05/27 17:48:38    200s] [adp] clock
[05/27 17:48:38    200s] [adp] weight, nr nets, wire length
[05/27 17:48:38    200s] [adp]      0        1  93.121000
[05/27 17:48:38    200s] [adp] data
[05/27 17:48:38    200s] [adp] weight, nr nets, wire length
[05/27 17:48:38    200s] [adp]      0     1142  4432.425000
[05/27 17:48:38    200s] [adp] 0.000000|0.000000|0.000000
[05/27 17:48:38    200s] Iteration 13: Total net bbox = 4.484e+03 (2.38e+03 2.10e+03)
[05/27 17:48:38    200s]               Est.  stn bbox = 5.262e+03 (2.82e+03 2.44e+03)
[05/27 17:48:38    200s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3609.1M
[05/27 17:48:38    200s] Clear WL Bound Manager after Global Placement... 
[05/27 17:48:38    200s] Finished Global Placement (cpu=0:00:14.2, real=0:00:15.0, mem=3609.1M)
[05/27 17:48:38    200s] Keep Tdgp Graph and DB for later use
[05/27 17:48:38    200s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[05/27 17:48:38    200s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3609.1M, EPOCH TIME: 1748382518.664700
[05/27 17:48:38    200s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3609.1M, EPOCH TIME: 1748382518.664767
[05/27 17:48:38    200s] Saved padding area to DB
[05/27 17:48:38    200s] Cell TOP LLGs are deleted
[05/27 17:48:38    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:38    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:38    200s] # Resetting pin-track-align track data.
[05/27 17:48:38    200s] Solver runtime cpu: 0:00:03.4 real: 0:00:03.4
[05/27 17:48:38    200s] Core Placement runtime cpu: 0:00:14.1 real: 0:00:15.0
[05/27 17:48:38    200s] Begin: Reorder Scan Chains
[05/27 17:48:38    200s] End: Reorder Scan Chains
[05/27 17:48:38    200s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3609.1M, EPOCH TIME: 1748382518.677958
[05/27 17:48:38    200s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3609.1M, EPOCH TIME: 1748382518.678135
[05/27 17:48:38    200s] Processing tracks to init pin-track alignment.
[05/27 17:48:38    200s] z: 1, totalTracks: 1
[05/27 17:48:38    200s] z: 3, totalTracks: 1
[05/27 17:48:38    200s] z: 5, totalTracks: 1
[05/27 17:48:38    200s] z: 7, totalTracks: 1
[05/27 17:48:38    200s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/27 17:48:38    200s] #spOpts: rpCkHalo=4 
[05/27 17:48:38    200s] Initializing Route Infrastructure for color support ...
[05/27 17:48:38    200s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3609.1M, EPOCH TIME: 1748382518.678675
[05/27 17:48:38    200s] ### Add 31 auto generated vias to default rule
[05/27 17:48:38    200s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.007, MEM:3609.1M, EPOCH TIME: 1748382518.686022
[05/27 17:48:38    200s] Route Infrastructure Initialized for color support successfully.
[05/27 17:48:38    200s] Cell TOP LLGs are deleted
[05/27 17:48:38    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:38    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:38    200s] # Building TOP llgBox search-tree.
[05/27 17:48:38    200s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:48:38    200s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3609.1M, EPOCH TIME: 1748382518.696035
[05/27 17:48:38    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:38    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:38    200s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3609.1M, EPOCH TIME: 1748382518.696765
[05/27 17:48:38    200s] Max number of tech site patterns supported in site array is 256.
[05/27 17:48:38    200s] Core basic site is GF22_DST
[05/27 17:48:38    200s] After signature check, allow fast init is true, keep pre-filter is true.
[05/27 17:48:38    200s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/27 17:48:38    200s] Fast DP-INIT is on for default
[05/27 17:48:38    200s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 17:48:38    200s] Atter site array init, number of instance map data is 0.
[05/27 17:48:38    200s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.170, REAL:0.178, MEM:3609.1M, EPOCH TIME: 1748382518.875198
[05/27 17:48:38    200s] 
[05/27 17:48:38    200s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:48:38    200s] 
[05/27 17:48:38    200s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:48:38    200s] OPERPROF:       Starting CMU at level 4, MEM:3609.1M, EPOCH TIME: 1748382518.876095
[05/27 17:48:38    200s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.009, MEM:3609.1M, EPOCH TIME: 1748382518.884994
[05/27 17:48:38    200s] 
[05/27 17:48:38    200s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:48:38    200s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.190, REAL:0.189, MEM:3609.1M, EPOCH TIME: 1748382518.885333
[05/27 17:48:38    200s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3609.1M, EPOCH TIME: 1748382518.885416
[05/27 17:48:38    200s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3609.1M, EPOCH TIME: 1748382518.885678
[05/27 17:48:38    200s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3609.1MB).
[05/27 17:48:38    200s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.208, MEM:3609.1M, EPOCH TIME: 1748382518.886632
[05/27 17:48:38    200s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.210, REAL:0.209, MEM:3609.1M, EPOCH TIME: 1748382518.886758
[05/27 17:48:38    200s] TDRefine: refinePlace mode is spiral
[05/27 17:48:38    200s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.75591.1
[05/27 17:48:38    200s] OPERPROF: Starting Refine-Place at level 1, MEM:3609.1M, EPOCH TIME: 1748382518.887001
[05/27 17:48:38    200s] *** Starting refinePlace (0:03:21 mem=3609.1M) ***
[05/27 17:48:38    200s] Total net bbox length = 4.485e+03 (2.383e+03 2.102e+03) (ext = 1.737e+02)
[05/27 17:48:38    200s] 
[05/27 17:48:38    200s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:48:38    200s] 
[05/27 17:48:38    200s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:48:38    200s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3609.1M, EPOCH TIME: 1748382518.888174
[05/27 17:48:38    200s] # Found 0 legal fixed insts to color.
[05/27 17:48:38    200s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3609.1M, EPOCH TIME: 1748382518.888355
[05/27 17:48:38    200s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3609.1M, EPOCH TIME: 1748382518.888826
[05/27 17:48:38    200s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/27 17:48:38    200s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3609.1M, EPOCH TIME: 1748382518.889089
[05/27 17:48:38    200s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/27 17:48:38    200s] Set min layer with default ( 2 )
[05/27 17:48:38    200s] Set max layer with default ( 127 )
[05/27 17:48:38    200s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:48:38    200s] Min route layer (adjusted) = 2
[05/27 17:48:38    200s] Max route layer (adjusted) = 11
[05/27 17:48:38    200s] Set min layer with default ( 2 )
[05/27 17:48:38    200s] Set max layer with default ( 127 )
[05/27 17:48:38    200s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:48:38    200s] Min route layer (adjusted) = 2
[05/27 17:48:38    200s] Max route layer (adjusted) = 11
[05/27 17:48:38    200s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3609.1M, EPOCH TIME: 1748382518.895974
[05/27 17:48:38    200s] Starting refinePlace ...
[05/27 17:48:38    200s] Set min layer with default ( 2 )
[05/27 17:48:38    200s] Set max layer with default ( 127 )
[05/27 17:48:38    200s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:48:38    200s] Min route layer (adjusted) = 2
[05/27 17:48:38    200s] Max route layer (adjusted) = 11
[05/27 17:48:38    200s] Set min layer with default ( 2 )
[05/27 17:48:38    200s] Set max layer with default ( 127 )
[05/27 17:48:38    200s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:48:38    200s] Min route layer (adjusted) = 2
[05/27 17:48:38    200s] Max route layer (adjusted) = 11
[05/27 17:48:38    200s] DDP initSite1 nrRow 111 nrJob 111
[05/27 17:48:38    200s] DDP markSite nrRow 111 nrJob 111
[05/27 17:48:38    200s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/27 17:48:38    200s] ** Cut row section cpu time 0:00:00.0.
[05/27 17:48:38    200s]  ** Cut row section real time 0:00:00.0.
[05/27 17:48:38    200s]    Spread Effort: high, standalone mode, useDDP on.
[05/27 17:48:38    200s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3609.1MB) @(0:03:21 - 0:03:21).
[05/27 17:48:38    200s] Move report: preRPlace moves 1121 insts, mean move: 0.08 um, max move: 1.24 um 
[05/27 17:48:38    200s] 	Max move on inst (intadd_0/U3): (43.96, 30.77) --> (43.50, 31.54)
[05/27 17:48:38    200s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/27 17:48:38    200s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3609.1M, EPOCH TIME: 1748382518.923383
[05/27 17:48:38    200s] Tweakage: fix icg 0, fix clk 0.
[05/27 17:48:38    200s] Tweakage: density cost 0, scale 0.4.
[05/27 17:48:38    200s] Tweakage: activity cost 0, scale 1.0.
[05/27 17:48:38    200s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3609.1M, EPOCH TIME: 1748382518.925894
[05/27 17:48:38    200s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3609.1M, EPOCH TIME: 1748382518.931803
[05/27 17:48:38    200s] Tweakage swap 45 pairs.
[05/27 17:48:38    200s] Tweakage perm 13 insts, flip 460 insts.
[05/27 17:48:38    200s] Tweakage perm 8 insts, flip 31 insts.
[05/27 17:48:38    200s] Tweakage swap 16 pairs.
[05/27 17:48:38    200s] Tweakage perm 3 insts, flip 4 insts.
[05/27 17:48:38    200s] Tweakage perm 0 insts, flip 0 insts.
[05/27 17:48:39    200s] Tweakage swap 14 pairs.
[05/27 17:48:39    200s] Tweakage swap 0 pairs.
[05/27 17:48:39    200s] Tweakage perm 6 insts, flip 77 insts.
[05/27 17:48:39    200s] Tweakage perm 0 insts, flip 4 insts.
[05/27 17:48:39    200s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.130, REAL:0.118, MEM:3609.1M, EPOCH TIME: 1748382519.050189
[05/27 17:48:39    200s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.140, REAL:0.125, MEM:3609.1M, EPOCH TIME: 1748382519.051263
[05/27 17:48:39    200s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.140, REAL:0.129, MEM:3609.1M, EPOCH TIME: 1748382519.052429
[05/27 17:48:39    200s] Move report: Congestion aware Tweak moves 135 insts, mean move: 1.31 um, max move: 6.14 um 
[05/27 17:48:39    200s] 	Max move on inst (SPI_slave_inst/SS_sync_0_reg): (17.40, 33.16) --> (12.88, 34.78)
[05/27 17:48:39    200s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:01.0, mem=3609.1mb) @(0:03:21 - 0:03:21).
[05/27 17:48:39    200s] 
[05/27 17:48:39    200s]  === Spiral for Logical I: (movable: 1122) ===
[05/27 17:48:39    200s] 
[05/27 17:48:39    200s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/27 17:48:39    201s] 
[05/27 17:48:39    201s]  Info: 0 filler has been deleted!
[05/27 17:48:39    201s] Move report: legalization moves 5 insts, mean move: 0.12 um, max move: 0.12 um spiral
[05/27 17:48:39    201s] 	Max move on inst (U1405): (40.95, 33.70) --> (40.83, 33.70)
[05/27 17:48:39    201s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/27 17:48:39    201s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/27 17:48:39    201s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3577.1MB) @(0:03:21 - 0:03:21).
[05/27 17:48:39    201s] Move report: Detail placement moves 1121 insts, mean move: 0.23 um, max move: 6.15 um 
[05/27 17:48:39    201s] 	Max move on inst (SPI_slave_inst/SS_sync_0_reg): (17.41, 33.16) --> (12.88, 34.78)
[05/27 17:48:39    201s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3577.1MB
[05/27 17:48:39    201s] Statistics of distance of Instance movement in refine placement:
[05/27 17:48:39    201s]   maximum (X+Y) =         6.15 um
[05/27 17:48:39    201s]   inst (SPI_slave_inst/SS_sync_0_reg) with max move: (17.406, 33.158) -> (12.876, 34.78)
[05/27 17:48:39    201s]   mean    (X+Y) =         0.23 um
[05/27 17:48:39    201s] Total instances flipped for legalization: 1
[05/27 17:48:39    201s] Summary Report:
[05/27 17:48:39    201s] Instances move: 1121 (out of 1122 movable)
[05/27 17:48:39    201s] Instances flipped: 1
[05/27 17:48:39    201s] Mean displacement: 0.23 um
[05/27 17:48:39    201s] Max displacement: 6.15 um (Instance: SPI_slave_inst/SS_sync_0_reg) (17.406, 33.158) -> (12.876, 34.78)
[05/27 17:48:39    201s] 	Length: 19 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_FDPRBQ_V2_1
[05/27 17:48:39    201s] 	Violation at original loc: Overlapping with other instance
[05/27 17:48:39    201s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/27 17:48:39    201s] Total instances moved : 1121
[05/27 17:48:39    201s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.320, REAL:0.302, MEM:3577.1M, EPOCH TIME: 1748382519.198460
[05/27 17:48:39    201s] Total net bbox length = 4.166e+03 (2.086e+03 2.081e+03) (ext = 1.653e+02)
[05/27 17:48:39    201s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3577.1MB
[05/27 17:48:39    201s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=3577.1MB) @(0:03:21 - 0:03:21).
[05/27 17:48:39    201s] *** Finished refinePlace (0:03:21 mem=3577.1M) ***
[05/27 17:48:39    201s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.75591.1
[05/27 17:48:39    201s] OPERPROF: Finished Refine-Place at level 1, CPU:0.330, REAL:0.313, MEM:3577.1M, EPOCH TIME: 1748382519.199704
[05/27 17:48:39    201s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3577.1M, EPOCH TIME: 1748382519.199848
[05/27 17:48:39    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1122).
[05/27 17:48:39    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] Cell TOP LLGs are deleted
[05/27 17:48:39    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] # Resetting pin-track-align track data.
[05/27 17:48:39    201s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:3554.1M, EPOCH TIME: 1748382519.211503
[05/27 17:48:39    201s] *** Finished Initial Placement (cpu=0:00:15.0, real=0:00:16.0, mem=3554.1M) ***
[05/27 17:48:39    201s] Processing tracks to init pin-track alignment.
[05/27 17:48:39    201s] z: 1, totalTracks: 1
[05/27 17:48:39    201s] z: 3, totalTracks: 1
[05/27 17:48:39    201s] z: 5, totalTracks: 1
[05/27 17:48:39    201s] z: 7, totalTracks: 1
[05/27 17:48:39    201s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/27 17:48:39    201s] #spOpts: rpCkHalo=4 
[05/27 17:48:39    201s] Cell TOP LLGs are deleted
[05/27 17:48:39    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] # Building TOP llgBox search-tree.
[05/27 17:48:39    201s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:48:39    201s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3554.1M, EPOCH TIME: 1748382519.221417
[05/27 17:48:39    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3554.1M, EPOCH TIME: 1748382519.221987
[05/27 17:48:39    201s] Max number of tech site patterns supported in site array is 256.
[05/27 17:48:39    201s] Core basic site is GF22_DST
[05/27 17:48:39    201s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 17:48:39    201s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 17:48:39    201s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 17:48:39    201s] SiteArray: use 430,080 bytes
[05/27 17:48:39    201s] SiteArray: current memory after site array memory allocation 3554.1M
[05/27 17:48:39    201s] SiteArray: FP blocked sites are writable
[05/27 17:48:39    201s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 17:48:39    201s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3554.1M, EPOCH TIME: 1748382519.392609
[05/27 17:48:39    201s] Process 336 wires and vias for routing blockage analysis
[05/27 17:48:39    201s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3554.1M, EPOCH TIME: 1748382519.392778
[05/27 17:48:39    201s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 17:48:39    201s] Atter site array init, number of instance map data is 0.
[05/27 17:48:39    201s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.170, REAL:0.172, MEM:3554.1M, EPOCH TIME: 1748382519.393716
[05/27 17:48:39    201s] 
[05/27 17:48:39    201s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:48:39    201s] 
[05/27 17:48:39    201s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:48:39    201s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.173, MEM:3554.1M, EPOCH TIME: 1748382519.394869
[05/27 17:48:39    201s] default core: bins with density > 0.750 =  0.00 % ( 0 / 132 )
[05/27 17:48:39    201s] Density distribution unevenness ratio = 60.201%
[05/27 17:48:39    201s] Density distribution unevenness ratio (U70) = 0.000%
[05/27 17:48:39    201s] Density distribution unevenness ratio (U80) = 0.000%
[05/27 17:48:39    201s] Density distribution unevenness ratio (U90) = 0.000%
[05/27 17:48:39    201s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3554.1M, EPOCH TIME: 1748382519.397413
[05/27 17:48:39    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] Cell TOP LLGs are deleted
[05/27 17:48:39    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] # Resetting pin-track-align track data.
[05/27 17:48:39    201s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:3554.1M, EPOCH TIME: 1748382519.403134
[05/27 17:48:39    201s] Starting IO pin assignment...
[05/27 17:48:39    201s] The design is not routed. Using placement based method for pin assignment.
[05/27 17:48:39    201s] ### Add 31 auto generated vias to default rule
[05/27 17:48:39    201s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:48:39    201s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:48:39    201s] Completed IO pin assignment.
[05/27 17:48:39    201s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/27 17:48:39    201s] 
[05/27 17:48:39    201s] *** Start incrementalPlace ***
[05/27 17:48:39    201s] User Input Parameters:
[05/27 17:48:39    201s] - Congestion Driven    : On
[05/27 17:48:39    201s] - Timing Driven        : On
[05/27 17:48:39    201s] - Area-Violation Based : On
[05/27 17:48:39    201s] - Start Rollback Level : -5
[05/27 17:48:39    201s] - Legalized            : On
[05/27 17:48:39    201s] - Window Based         : Off
[05/27 17:48:39    201s] - eDen incr mode       : Off
[05/27 17:48:39    201s] - Small incr mode      : Off
[05/27 17:48:39    201s] 
[05/27 17:48:39    201s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3570.1M, EPOCH TIME: 1748382519.441793
[05/27 17:48:39    201s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3570.1M, EPOCH TIME: 1748382519.441940
[05/27 17:48:39    201s] No Views given, use default active views for adaptive view pruning
[05/27 17:48:39    201s] Active views:
[05/27 17:48:39    201s]   view_slow_mission
[05/27 17:48:39    201s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3570.1M, EPOCH TIME: 1748382519.442396
[05/27 17:48:39    201s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:3570.1M, EPOCH TIME: 1748382519.447595
[05/27 17:48:39    201s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3570.1M, EPOCH TIME: 1748382519.447718
[05/27 17:48:39    201s] Starting Early Global Route congestion estimation: mem = 3570.1M
[05/27 17:48:39    201s] (I)      Initializing eGR engine (regular)
[05/27 17:48:39    201s] Set min layer with default ( 2 )
[05/27 17:48:39    201s] Set max layer with default ( 127 )
[05/27 17:48:39    201s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:48:39    201s] Min route layer (adjusted) = 2
[05/27 17:48:39    201s] Max route layer (adjusted) = 11
[05/27 17:48:39    201s] (I)      clean place blk overflow:
[05/27 17:48:39    201s] (I)      H : enabled 1.00 0
[05/27 17:48:39    201s] (I)      V : enabled 1.00 0
[05/27 17:48:39    201s] (I)      Initializing eGR engine (regular)
[05/27 17:48:39    201s] Set min layer with default ( 2 )
[05/27 17:48:39    201s] Set max layer with default ( 127 )
[05/27 17:48:39    201s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:48:39    201s] Min route layer (adjusted) = 2
[05/27 17:48:39    201s] Max route layer (adjusted) = 11
[05/27 17:48:39    201s] (I)      clean place blk overflow:
[05/27 17:48:39    201s] (I)      H : enabled 1.00 0
[05/27 17:48:39    201s] (I)      V : enabled 1.00 0
[05/27 17:48:39    201s] (I)      Started Early Global Route kernel ( Curr Mem: 3.44 MB )
[05/27 17:48:39    201s] (I)      Running eGR Regular flow
[05/27 17:48:39    201s] (I)      # wire layers (front) : 12
[05/27 17:48:39    201s] (I)      # wire layers (back)  : 0
[05/27 17:48:39    201s] (I)      min wire layer : 1
[05/27 17:48:39    201s] (I)      max wire layer : 11
[05/27 17:48:39    201s] (I)      # cut layers (front) : 11
[05/27 17:48:39    201s] (I)      # cut layers (back)  : 0
[05/27 17:48:39    201s] (I)      min cut layer : 1
[05/27 17:48:39    201s] (I)      max cut layer : 10
[05/27 17:48:39    201s] (I)      ================================== Layers ===================================
[05/27 17:48:39    201s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:48:39    201s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/27 17:48:39    201s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:48:39    201s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/27 17:48:39    201s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/27 17:48:39    201s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:48:39    201s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:48:39    201s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:48:39    201s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:48:39    201s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:48:39    201s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/27 17:48:39    201s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:48:39    201s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:48:39    201s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/27 17:48:39    201s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:48:39    201s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/27 17:48:39    201s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/27 17:48:39    201s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:48:39    201s] (I)      Started Import and model ( Curr Mem: 3.44 MB )
[05/27 17:48:39    201s] (I)      == Non-default Options ==
[05/27 17:48:39    201s] (I)      Maximum routing layer                              : 11
[05/27 17:48:39    201s] (I)      Top routing layer                                  : 11
[05/27 17:48:39    201s] (I)      Number of threads                                  : 1
[05/27 17:48:39    201s] (I)      Route tie net to shape                             : auto
[05/27 17:48:39    201s] (I)      Use non-blocking free Dbs wires                    : false
[05/27 17:48:39    201s] (I)      Method to set GCell size                           : row
[05/27 17:48:39    201s] (I)      Tie hi/lo max distance                             : 5.400000
[05/27 17:48:39    201s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/27 17:48:39    201s] (I)      ============== Pin Summary ==============
[05/27 17:48:39    201s] (I)      +-------+--------+---------+------------+
[05/27 17:48:39    201s] (I)      | Layer | # pins | % total |      Group |
[05/27 17:48:39    201s] (I)      +-------+--------+---------+------------+
[05/27 17:48:39    201s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/27 17:48:39    201s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/27 17:48:39    201s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/27 17:48:39    201s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/27 17:48:39    201s] (I)      |     5 |      0 |    0.00 |      Other |
[05/27 17:48:39    201s] (I)      |     6 |      0 |    0.00 |      Other |
[05/27 17:48:39    201s] (I)      |     7 |      0 |    0.00 |      Other |
[05/27 17:48:39    201s] (I)      |     8 |      0 |    0.00 |      Other |
[05/27 17:48:39    201s] (I)      |     9 |      0 |    0.00 |      Other |
[05/27 17:48:39    201s] (I)      |    10 |      0 |    0.00 |      Other |
[05/27 17:48:39    201s] (I)      |    11 |      0 |    0.00 |      Other |
[05/27 17:48:39    201s] (I)      +-------+--------+---------+------------+
[05/27 17:48:39    201s] (I)      Use row-based GCell size
[05/27 17:48:39    201s] (I)      Use row-based GCell align
[05/27 17:48:39    201s] (I)      layer 0 area = 6400
[05/27 17:48:39    201s] (I)      layer 1 area = 8800
[05/27 17:48:39    201s] (I)      layer 2 area = 11000
[05/27 17:48:39    201s] (I)      layer 3 area = 11000
[05/27 17:48:39    201s] (I)      layer 4 area = 11000
[05/27 17:48:39    201s] (I)      layer 5 area = 11000
[05/27 17:48:39    201s] (I)      layer 6 area = 11000
[05/27 17:48:39    201s] (I)      layer 7 area = 810000
[05/27 17:48:39    201s] (I)      layer 8 area = 2000000
[05/27 17:48:39    201s] (I)      layer 9 area = 2000000
[05/27 17:48:39    201s] (I)      layer 10 area = 0
[05/27 17:48:39    201s] (I)      GCell unit size   : 540
[05/27 17:48:39    201s] (I)      GCell multiplier  : 1
[05/27 17:48:39    201s] (I)      GCell row height  : 540
[05/27 17:48:39    201s] (I)      Actual row height : 540
[05/27 17:48:39    201s] (I)      GCell align ref   : 3944 4000
[05/27 17:48:39    201s] [NR-eGR] Track table information for default rule: 
[05/27 17:48:39    201s] [NR-eGR] M1 has single uniform track structure
[05/27 17:48:39    201s] [NR-eGR] M2 has single uniform track structure
[05/27 17:48:39    201s] [NR-eGR] C1 has single uniform track structure
[05/27 17:48:39    201s] [NR-eGR] C2 has single uniform track structure
[05/27 17:48:39    201s] [NR-eGR] C3 has single uniform track structure
[05/27 17:48:39    201s] [NR-eGR] C4 has single uniform track structure
[05/27 17:48:39    201s] [NR-eGR] C5 has single uniform track structure
[05/27 17:48:39    201s] [NR-eGR] JA has single uniform track structure
[05/27 17:48:39    201s] [NR-eGR] QA has single uniform track structure
[05/27 17:48:39    201s] [NR-eGR] QB has single uniform track structure
[05/27 17:48:39    201s] [NR-eGR] LB has single uniform track structure
[05/27 17:48:39    201s] (I)      ========================= Default via ==========================
[05/27 17:48:39    201s] (I)      +----+------------------+--------------------------------------+
[05/27 17:48:39    201s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/27 17:48:39    201s] (I)      +----+------------------+--------------------------------------+
[05/27 17:48:39    201s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/27 17:48:39    201s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/27 17:48:39    201s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/27 17:48:39    201s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/27 17:48:39    201s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/27 17:48:39    201s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/27 17:48:39    201s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/27 17:48:39    201s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/27 17:48:39    201s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/27 17:48:39    201s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/27 17:48:39    201s] (I)      +----+------------------+--------------------------------------+
[05/27 17:48:39    201s] (I)      Design has 0 placement macros with 0 shapes. 
[05/27 17:48:39    201s] [NR-eGR] Read 4 PG shapes
[05/27 17:48:39    201s] [NR-eGR] Read 0 clock shapes
[05/27 17:48:39    201s] [NR-eGR] Read 0 other shapes
[05/27 17:48:39    201s] [NR-eGR] #Routing Blockages  : 0
[05/27 17:48:39    201s] [NR-eGR] #Instance Blockages : 12517
[05/27 17:48:39    201s] [NR-eGR] #PG Blockages       : 4
[05/27 17:48:39    201s] [NR-eGR] #Halo Blockages     : 0
[05/27 17:48:39    201s] [NR-eGR] #Boundary Blockages : 0
[05/27 17:48:39    201s] [NR-eGR] #Clock Blockages    : 0
[05/27 17:48:39    201s] [NR-eGR] #Other Blockages    : 0
[05/27 17:48:39    201s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/27 17:48:39    201s] (I)      Custom ignore net properties:
[05/27 17:48:39    201s] (I)      1 : NotLegal
[05/27 17:48:39    201s] (I)      Default ignore net properties:
[05/27 17:48:39    201s] (I)      1 : Special
[05/27 17:48:39    201s] (I)      2 : Analog
[05/27 17:48:39    201s] (I)      3 : Fixed
[05/27 17:48:39    201s] (I)      4 : Skipped
[05/27 17:48:39    201s] (I)      5 : MixedSignal
[05/27 17:48:39    201s] (I)      Prerouted net properties:
[05/27 17:48:39    201s] (I)      1 : NotLegal
[05/27 17:48:39    201s] (I)      2 : Special
[05/27 17:48:39    201s] (I)      3 : Analog
[05/27 17:48:39    201s] (I)      4 : Fixed
[05/27 17:48:39    201s] (I)      5 : Skipped
[05/27 17:48:39    201s] (I)      6 : MixedSignal
[05/27 17:48:39    201s] [NR-eGR] Early global route reroute all routable nets
[05/27 17:48:39    201s] [NR-eGR] #prerouted nets         : 0
[05/27 17:48:39    201s] [NR-eGR] #prerouted special nets : 0
[05/27 17:48:39    201s] [NR-eGR] #prerouted wires        : 0
[05/27 17:48:39    201s] [NR-eGR] Read 1143 nets ( ignored 0 )
[05/27 17:48:39    201s] (I)        Front-side 1143 ( ignored 0 )
[05/27 17:48:39    201s] (I)        Back-side  0 ( ignored 0 )
[05/27 17:48:39    201s] (I)        Both-side  0 ( ignored 0 )
[05/27 17:48:39    201s] (I)      Reading macro buffers
[05/27 17:48:39    201s] (I)      Number of macros with buffers: 0
[05/27 17:48:39    201s] (I)      early_global_route_priority property id does not exist.
[05/27 17:48:39    201s] (I)      Setting up GCell size
[05/27 17:48:39    201s] (I)      Base Grid  :   126 x   126
[05/27 17:48:39    201s] (I)      Final Grid :    63 x    63
[05/27 17:48:39    201s] (I)      Read Num Blocks=12753  Num Prerouted Wires=0  Num CS=0
[05/27 17:48:39    201s] (I)      Layer 1 (H) : #blockages 12079 : #preroutes 0
[05/27 17:48:39    201s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/27 17:48:39    201s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/27 17:48:39    201s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/27 17:48:39    201s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/27 17:48:39    201s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/27 17:48:39    201s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/27 17:48:39    201s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/27 17:48:39    201s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/27 17:48:39    201s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/27 17:48:39    201s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/27 17:48:39    201s] (I)      Track adjustment: Reducing 7023 tracks (15.00%) for Layer2
[05/27 17:48:39    201s] (I)      Track adjustment: Reducing 5449 tracks (12.00%) for Layer3
[05/27 17:48:39    201s] (I)      Number of ignored nets                =      0
[05/27 17:48:39    201s] (I)      Number of connected nets              =      0
[05/27 17:48:39    201s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/27 17:48:39    201s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/27 17:48:39    201s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/27 17:48:39    201s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/27 17:48:39    201s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/27 17:48:39    201s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/27 17:48:39    201s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/27 17:48:39    201s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 17:48:39    201s] (I)      Ndr track 0 does not exist
[05/27 17:48:39    201s] (I)      ---------------------Grid Graph Info--------------------
[05/27 17:48:39    201s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/27 17:48:39    201s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/27 17:48:39    201s] (I)      Site width          :   116  (dbu)
[05/27 17:48:39    201s] (I)      Row height          :   540  (dbu)
[05/27 17:48:39    201s] (I)      GCell row height    :   540  (dbu)
[05/27 17:48:39    201s] (I)      GCell width         :  1080  (dbu)
[05/27 17:48:39    201s] (I)      GCell height        :  1080  (dbu)
[05/27 17:48:39    201s] (I)      Grid                :    63    63    11
[05/27 17:48:39    201s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/27 17:48:39    201s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/27 17:48:39    201s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/27 17:48:39    201s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/27 17:48:39    201s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/27 17:48:39    201s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/27 17:48:39    201s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/27 17:48:39    201s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/27 17:48:39    201s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/27 17:48:39    201s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/27 17:48:39    201s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/27 17:48:39    201s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/27 17:48:39    201s] (I)      --------------------------------------------------------
[05/27 17:48:39    201s] 
[05/27 17:48:39    201s] [NR-eGR] ============ Routing rule table ============
[05/27 17:48:39    201s] [NR-eGR] Rule id: 0  Nets: 1143
[05/27 17:48:39    201s] [NR-eGR] ========================================
[05/27 17:48:39    201s] [NR-eGR] 
[05/27 17:48:39    201s] (I)      ======== NDR :  =========
[05/27 17:48:39    201s] (I)      +--------------+--------+
[05/27 17:48:39    201s] (I)      |           ID |      0 |
[05/27 17:48:39    201s] (I)      |         Name |        |
[05/27 17:48:39    201s] (I)      |      Default |    yes |
[05/27 17:48:39    201s] (I)      |  Clk Special |     no |
[05/27 17:48:39    201s] (I)      | Hard spacing |     no |
[05/27 17:48:39    201s] (I)      |    NDR track | (none) |
[05/27 17:48:39    201s] (I)      |      NDR via | (none) |
[05/27 17:48:39    201s] (I)      |  Extra space |      0 |
[05/27 17:48:39    201s] (I)      |      Shields |      0 |
[05/27 17:48:39    201s] (I)      |   Demand (H) |      1 |
[05/27 17:48:39    201s] (I)      |   Demand (V) |      1 |
[05/27 17:48:39    201s] (I)      |        #Nets |   1143 |
[05/27 17:48:39    201s] (I)      +--------------+--------+
[05/27 17:48:39    201s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:48:39    201s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/27 17:48:39    201s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:48:39    201s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/27 17:48:39    201s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:48:39    201s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:48:39    201s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:48:39    201s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:48:39    201s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:48:39    201s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/27 17:48:39    201s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/27 17:48:39    201s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/27 17:48:39    201s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/27 17:48:39    201s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:48:39    201s] (I)      =============== Blocked Tracks ===============
[05/27 17:48:39    201s] (I)      +-------+---------+----------+---------------+
[05/27 17:48:39    201s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/27 17:48:39    201s] (I)      +-------+---------+----------+---------------+
[05/27 17:48:39    201s] (I)      |     1 |       0 |        0 |         0.00% |
[05/27 17:48:39    201s] (I)      |     2 |   53487 |    17064 |        31.90% |
[05/27 17:48:39    201s] (I)      |     3 |   47439 |     5687 |        11.99% |
[05/27 17:48:39    201s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/27 17:48:39    201s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/27 17:48:39    201s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/27 17:48:39    201s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/27 17:48:39    201s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/27 17:48:39    201s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/27 17:48:39    201s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/27 17:48:39    201s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/27 17:48:39    201s] (I)      +-------+---------+----------+---------------+
[05/27 17:48:39    201s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.44 MB )
[05/27 17:48:39    201s] (I)      Reset routing kernel
[05/27 17:48:39    201s] (I)      Started Global Routing ( Curr Mem: 3.44 MB )
[05/27 17:48:39    201s] (I)      totalPins=4281  totalGlobalPin=3762 (87.88%)
[05/27 17:48:39    201s] (I)      ================= Net Group Info =================
[05/27 17:48:39    201s] (I)      +----+----------------+--------------+-----------+
[05/27 17:48:39    201s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/27 17:48:39    201s] (I)      +----+----------------+--------------+-----------+
[05/27 17:48:39    201s] (I)      |  1 |           1143 |        M2(2) |    LB(11) |
[05/27 17:48:39    201s] (I)      +----+----------------+--------------+-----------+
[05/27 17:48:39    201s] (I)      total 2D Cap : 269877 = (134385 H, 135492 V)
[05/27 17:48:39    201s] (I)      total 2D Demand : 459 = (459 H, 0 V)
[05/27 17:48:39    201s] (I)      #blocked GCells = 0
[05/27 17:48:39    201s] (I)      #regions = 1
[05/27 17:48:39    201s] [NR-eGR] Layer group 1: route 1143 net(s) in layer range [2, 11]
[05/27 17:48:39    201s] (I)      
[05/27 17:48:39    201s] (I)      ============  Phase 1a Route ============
[05/27 17:48:39    201s] (I)      Usage: 4687 = (2305 H, 2382 V) = (1.72% H, 1.76% V) = (2.489e+03um H, 2.573e+03um V)
[05/27 17:48:39    201s] (I)      
[05/27 17:48:39    201s] (I)      ============  Phase 1b Route ============
[05/27 17:48:39    201s] (I)      Usage: 4687 = (2305 H, 2382 V) = (1.72% H, 1.76% V) = (2.489e+03um H, 2.573e+03um V)
[05/27 17:48:39    201s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.061960e+03um
[05/27 17:48:39    201s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/27 17:48:39    201s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/27 17:48:39    201s] (I)      
[05/27 17:48:39    201s] (I)      ============  Phase 1c Route ============
[05/27 17:48:39    201s] (I)      Usage: 4687 = (2305 H, 2382 V) = (1.72% H, 1.76% V) = (2.489e+03um H, 2.573e+03um V)
[05/27 17:48:39    201s] (I)      
[05/27 17:48:39    201s] (I)      ============  Phase 1d Route ============
[05/27 17:48:39    201s] (I)      Usage: 4687 = (2305 H, 2382 V) = (1.72% H, 1.76% V) = (2.489e+03um H, 2.573e+03um V)
[05/27 17:48:39    201s] (I)      
[05/27 17:48:39    201s] (I)      ============  Phase 1e Route ============
[05/27 17:48:39    201s] (I)      Usage: 4687 = (2305 H, 2382 V) = (1.72% H, 1.76% V) = (2.489e+03um H, 2.573e+03um V)
[05/27 17:48:39    201s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.061960e+03um
[05/27 17:48:39    201s] (I)      
[05/27 17:48:39    201s] (I)      ============  Phase 1l Route ============
[05/27 17:48:39    201s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/27 17:48:39    201s] (I)      Layer  2:      32817      1228       170         284       52448    ( 0.54%) 
[05/27 17:48:39    201s] (I)      Layer  3:      37264      2217       105        1176       45696    ( 2.51%) 
[05/27 17:48:39    201s] (I)      Layer  4:      46748      1714         0           0       46872    ( 0.00%) 
[05/27 17:48:39    201s] (I)      Layer  5:      46686       779         0           0       46872    ( 0.00%) 
[05/27 17:48:39    201s] (I)      Layer  6:      46748         0         0           0       46872    ( 0.00%) 
[05/27 17:48:39    201s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/27 17:48:39    201s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/27 17:48:39    201s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/27 17:48:39    201s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/27 17:48:39    201s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/27 17:48:39    201s] (I)      Total:        266125      5938       275        4396      292065    ( 1.48%) 
[05/27 17:48:39    201s] (I)      
[05/27 17:48:39    201s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 17:48:39    201s] [NR-eGR]                        OverCon           OverCon            
[05/27 17:48:39    201s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/27 17:48:39    201s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/27 17:48:39    201s] [NR-eGR] ---------------------------------------------------------------
[05/27 17:48:39    201s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:48:39    201s] [NR-eGR]      M2 ( 2)       129( 3.32%)         5( 0.13%)   ( 3.45%) 
[05/27 17:48:39    201s] [NR-eGR]      C1 ( 3)        73( 1.92%)         3( 0.08%)   ( 2.00%) 
[05/27 17:48:39    201s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:48:39    201s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:48:39    201s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:48:39    201s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:48:39    201s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:48:39    201s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:48:39    201s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:48:39    201s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:48:39    201s] [NR-eGR] ---------------------------------------------------------------
[05/27 17:48:39    201s] [NR-eGR]        Total       202( 0.64%)         8( 0.03%)   ( 0.66%) 
[05/27 17:48:39    201s] [NR-eGR] 
[05/27 17:48:39    201s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.45 MB )
[05/27 17:48:39    201s] (I)      Updating congestion map
[05/27 17:48:39    201s] (I)      total 2D Cap : 270653 = (134970 H, 135683 V)
[05/27 17:48:39    201s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 17:48:39    201s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.45 MB )
[05/27 17:48:39    201s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3571.1M
[05/27 17:48:39    201s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.072, MEM:3571.1M, EPOCH TIME: 1748382519.519825
[05/27 17:48:39    201s] OPERPROF: Starting HotSpotCal at level 1, MEM:3571.1M, EPOCH TIME: 1748382519.519941
[05/27 17:48:39    201s] [hotspot] +------------+---------------+---------------+
[05/27 17:48:39    201s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 17:48:39    201s] [hotspot] +------------+---------------+---------------+
[05/27 17:48:39    201s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 17:48:39    201s] [hotspot] +------------+---------------+---------------+
[05/27 17:48:39    201s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 17:48:39    201s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 17:48:39    201s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:3587.1M, EPOCH TIME: 1748382519.521900
[05/27 17:48:39    201s] Skipped repairing congestion.
[05/27 17:48:39    201s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3587.1M, EPOCH TIME: 1748382519.522123
[05/27 17:48:39    201s] Starting Early Global Route wiring: mem = 3587.1M
[05/27 17:48:39    201s] (I)      Running track assignment and export wires
[05/27 17:48:39    201s] (I)      Delete wires for 1143 nets 
[05/27 17:48:39    201s] (I)      ============= Track Assignment ============
[05/27 17:48:39    201s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.46 MB )
[05/27 17:48:39    201s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/27 17:48:39    201s] (I)      Run Multi-thread track assignment
[05/27 17:48:39    201s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.46 MB )
[05/27 17:48:39    201s] (I)      Started Export ( Curr Mem: 3.46 MB )
[05/27 17:48:39    201s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/27 17:48:39    201s] [NR-eGR] Total eGR-routed clock nets wire length: 396um, number of vias: 516
[05/27 17:48:39    201s] [NR-eGR] --------------------------------------------------------------------------
[05/27 17:48:39    201s] [NR-eGR]             Length (um)  Vias 
[05/27 17:48:39    201s] [NR-eGR] ------------------------------
[05/27 17:48:39    201s] [NR-eGR]  M1  (1V)             0  1455 
[05/27 17:48:39    201s] [NR-eGR]  M2  (2H)          1411  5087 
[05/27 17:48:39    201s] [NR-eGR]  C1  (3V)          2029  2050 
[05/27 17:48:39    201s] [NR-eGR]  C2  (4H)          1551   885 
[05/27 17:48:39    201s] [NR-eGR]  C3  (5V)           793    34 
[05/27 17:48:39    201s] [NR-eGR]  C4  (6H)             5     0 
[05/27 17:48:39    201s] [NR-eGR]  C5  (7V)             0     0 
[05/27 17:48:39    201s] [NR-eGR]  JA  (8H)             0     0 
[05/27 17:48:39    201s] [NR-eGR]  QA  (9V)             0     0 
[05/27 17:48:39    201s] [NR-eGR]  QB  (10H)            0     0 
[05/27 17:48:39    201s] [NR-eGR]  LB  (11V)            0     0 
[05/27 17:48:39    201s] [NR-eGR] ------------------------------
[05/27 17:48:39    201s] [NR-eGR]      Total         5790  9511 
[05/27 17:48:39    201s] [NR-eGR] --------------------------------------------------------------------------
[05/27 17:48:39    201s] [NR-eGR] Total half perimeter of net bounding box: 4163um
[05/27 17:48:39    201s] [NR-eGR] Total length: 5790um, number of vias: 9511
[05/27 17:48:39    201s] [NR-eGR] --------------------------------------------------------------------------
[05/27 17:48:39    201s] (I)      == Layer wire length by net rule ==
[05/27 17:48:39    201s] (I)                  Default 
[05/27 17:48:39    201s] (I)      --------------------
[05/27 17:48:39    201s] (I)       M1  (1V)       0um 
[05/27 17:48:39    201s] (I)       M2  (2H)    1411um 
[05/27 17:48:39    201s] (I)       C1  (3V)    2029um 
[05/27 17:48:39    201s] (I)       C2  (4H)    1551um 
[05/27 17:48:39    201s] (I)       C3  (5V)     793um 
[05/27 17:48:39    201s] (I)       C4  (6H)       5um 
[05/27 17:48:39    201s] (I)       C5  (7V)       0um 
[05/27 17:48:39    201s] (I)       JA  (8H)       0um 
[05/27 17:48:39    201s] (I)       QA  (9V)       0um 
[05/27 17:48:39    201s] (I)       QB  (10H)      0um 
[05/27 17:48:39    201s] (I)       LB  (11V)      0um 
[05/27 17:48:39    201s] (I)      --------------------
[05/27 17:48:39    201s] (I)           Total   5790um 
[05/27 17:48:39    201s] (I)      == Layer via count by net rule ==
[05/27 17:48:39    201s] (I)                  Default 
[05/27 17:48:39    201s] (I)      --------------------
[05/27 17:48:39    201s] (I)       M1  (1V)      1455 
[05/27 17:48:39    201s] (I)       M2  (2H)      5087 
[05/27 17:48:39    201s] (I)       C1  (3V)      2050 
[05/27 17:48:39    201s] (I)       C2  (4H)       885 
[05/27 17:48:39    201s] (I)       C3  (5V)        34 
[05/27 17:48:39    201s] (I)       C4  (6H)         0 
[05/27 17:48:39    201s] (I)       C5  (7V)         0 
[05/27 17:48:39    201s] (I)       JA  (8H)         0 
[05/27 17:48:39    201s] (I)       QA  (9V)         0 
[05/27 17:48:39    201s] (I)       QB  (10H)        0 
[05/27 17:48:39    201s] (I)       LB  (11V)        0 
[05/27 17:48:39    201s] (I)      --------------------
[05/27 17:48:39    201s] (I)           Total     9511 
[05/27 17:48:39    201s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.46 MB )
[05/27 17:48:39    201s] eee: RC Grid memory freed = 6468 (7 X 7 X 11 X 12b)
[05/27 17:48:39    201s] (I)      Global routing data unavailable, rerun eGR
[05/27 17:48:39    201s] (I)      Initializing eGR engine (regular)
[05/27 17:48:39    201s] Set min layer with default ( 2 )
[05/27 17:48:39    201s] Set max layer with default ( 127 )
[05/27 17:48:39    201s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:48:39    201s] Min route layer (adjusted) = 2
[05/27 17:48:39    201s] Max route layer (adjusted) = 11
[05/27 17:48:39    201s] (I)      clean place blk overflow:
[05/27 17:48:39    201s] (I)      H : enabled 1.00 0
[05/27 17:48:39    201s] (I)      V : enabled 1.00 0
[05/27 17:48:39    201s] Early Global Route wiring runtime: 0.06 seconds, mem = 3587.1M
[05/27 17:48:39    201s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.060, REAL:0.060, MEM:3587.1M, EPOCH TIME: 1748382519.581736
[05/27 17:48:39    201s] 0 delay mode for cte disabled.
[05/27 17:48:39    201s] SKP cleared!
[05/27 17:48:39    201s] 
[05/27 17:48:39    201s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[05/27 17:48:39    201s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3571.1M, EPOCH TIME: 1748382519.619398
[05/27 17:48:39    201s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3571.1M, EPOCH TIME: 1748382519.619494
[05/27 17:48:39    201s] Tdgp not enabled or already been cleared! skip clearing
[05/27 17:48:39    201s] **placeDesign ... cpu = 0: 0:16, real = 0: 0:17, mem = 3561.1M **
[05/27 17:48:39    201s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/27 17:48:39    201s] VSMManager cleared!
[05/27 17:48:39    201s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:16.0/0:00:17.2 (0.9), totSession cpu/real = 0:03:21.7/0:05:46.5 (0.6), mem = 3561.1M
[05/27 17:48:39    201s] 
[05/27 17:48:39    201s] =============================================================================================
[05/27 17:48:39    201s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.10-p003_1
[05/27 17:48:39    201s] =============================================================================================
[05/27 17:48:39    201s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:48:39    201s] ---------------------------------------------------------------------------------------------
[05/27 17:48:39    201s] [ CellServerInit         ]      3   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:48:39    201s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:48:39    201s] [ RefinePlace            ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.1
[05/27 17:48:39    201s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:48:39    201s] [ TimingUpdate           ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 17:48:39    201s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:48:39    201s] [ MISC                   ]          0:00:16.4  (  95.5 % )     0:00:16.4 /  0:00:15.2    0.9
[05/27 17:48:39    201s] ---------------------------------------------------------------------------------------------
[05/27 17:48:39    201s]  GlobalPlace #1 TOTAL               0:00:17.2  ( 100.0 % )     0:00:17.2 /  0:00:16.0    0.9
[05/27 17:48:39    201s] ---------------------------------------------------------------------------------------------
[05/27 17:48:39    201s] 
[05/27 17:48:39    201s] Enable CTE adjustment.
[05/27 17:48:39    201s] Enable Layer aware incrSKP.
[05/27 17:48:39    201s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3558.8M, totSessionCpu=0:03:22 **
[05/27 17:48:39    201s] 
[05/27 17:48:39    201s] Active Setup views: view_slow_mission 
[05/27 17:48:39    201s] GigaOpt running with 1 threads.
[05/27 17:48:39    201s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:21.7/0:05:46.6 (0.6), mem = 3559.1M
[05/27 17:48:39    201s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/27 17:48:39    201s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/27 17:48:39    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:3559.1M, EPOCH TIME: 1748382519.828528
[05/27 17:48:39    201s] Processing tracks to init pin-track alignment.
[05/27 17:48:39    201s] z: 1, totalTracks: 1
[05/27 17:48:39    201s] z: 3, totalTracks: 1
[05/27 17:48:39    201s] z: 5, totalTracks: 1
[05/27 17:48:39    201s] z: 7, totalTracks: 1
[05/27 17:48:39    201s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/27 17:48:39    201s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:48:39    201s] Initializing Route Infrastructure for color support ...
[05/27 17:48:39    201s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3559.1M, EPOCH TIME: 1748382519.828986
[05/27 17:48:39    201s] ### Add 31 auto generated vias to default rule
[05/27 17:48:39    201s] ### Add 31 auto generated vias to default rule
[05/27 17:48:39    201s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/27 17:48:39    201s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:48:39    201s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:48:39    201s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:48:39    201s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:48:39    201s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.080, REAL:0.080, MEM:3559.1M, EPOCH TIME: 1748382519.908943
[05/27 17:48:39    201s] Route Infrastructure Initialized for color support successfully.
[05/27 17:48:39    201s] Cell TOP LLGs are deleted
[05/27 17:48:39    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] # Building TOP llgBox search-tree.
[05/27 17:48:39    201s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:48:39    201s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3559.1M, EPOCH TIME: 1748382519.920151
[05/27 17:48:39    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:39    201s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3559.1M, EPOCH TIME: 1748382519.920704
[05/27 17:48:39    201s] Max number of tech site patterns supported in site array is 256.
[05/27 17:48:39    201s] Core basic site is GF22_DST
[05/27 17:48:39    201s] Processing tracks to init pin-track alignment.
[05/27 17:48:39    201s] z: 1, totalTracks: 1
[05/27 17:48:39    201s] z: 3, totalTracks: 1
[05/27 17:48:39    201s] z: 5, totalTracks: 1
[05/27 17:48:39    201s] z: 7, totalTracks: 1
[05/27 17:48:40    202s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 17:48:40    202s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 17:48:40    202s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 17:48:40    202s] SiteArray: use 430,080 bytes
[05/27 17:48:40    202s] SiteArray: current memory after site array memory allocation 3559.1M
[05/27 17:48:40    202s] SiteArray: FP blocked sites are writable
[05/27 17:48:40    202s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 17:48:40    202s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3559.1M, EPOCH TIME: 1748382520.100486
[05/27 17:48:40    202s] Process 22718 wires and vias for routing blockage analysis
[05/27 17:48:40    202s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.005, MEM:3559.1M, EPOCH TIME: 1748382520.105850
[05/27 17:48:40    202s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 17:48:40    202s] Atter site array init, number of instance map data is 0.
[05/27 17:48:40    202s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.180, REAL:0.186, MEM:3559.1M, EPOCH TIME: 1748382520.106880
[05/27 17:48:40    202s] 
[05/27 17:48:40    202s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:48:40    202s] 
[05/27 17:48:40    202s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:48:40    202s] OPERPROF:     Starting CMU at level 3, MEM:3559.1M, EPOCH TIME: 1748382520.107812
[05/27 17:48:40    202s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3559.1M, EPOCH TIME: 1748382520.108277
[05/27 17:48:40    202s] 
[05/27 17:48:40    202s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:48:40    202s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.188, MEM:3559.1M, EPOCH TIME: 1748382520.108599
[05/27 17:48:40    202s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3559.1M, EPOCH TIME: 1748382520.108675
[05/27 17:48:40    202s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3559.1M, EPOCH TIME: 1748382520.108971
[05/27 17:48:40    202s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3559.1MB).
[05/27 17:48:40    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.281, MEM:3559.1M, EPOCH TIME: 1748382520.110027
[05/27 17:48:40    202s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3559.1M, EPOCH TIME: 1748382520.110440
[05/27 17:48:40    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:40    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:40    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:40    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:48:40    202s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3543.1M, EPOCH TIME: 1748382520.118803
[05/27 17:48:40    202s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/27 17:48:40    202s] Updating RC Grid density data for preRoute extraction ...
[05/27 17:48:40    202s] eee: pegSigSF=1.070000
[05/27 17:48:40    202s] Initializing multi-corner resistance tables ...
[05/27 17:48:40    202s] eee: Grid unit RC data computation started
[05/27 17:48:40    202s] eee: Grid unit RC data computation completed
[05/27 17:48:40    202s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/27 17:48:40    202s] eee: l=2 avDens=0.043087 usedTrk=273.389815 availTrk=6345.000000 sigTrk=273.389815
[05/27 17:48:40    202s] eee: l=3 avDens=0.107970 usedTrk=375.735186 availTrk=3480.000000 sigTrk=375.735186
[05/27 17:48:40    202s] eee: l=4 avDens=0.087043 usedTrk=287.241111 availTrk=3300.000000 sigTrk=287.241111
[05/27 17:48:40    202s] eee: l=5 avDens=0.054405 usedTrk=146.892593 availTrk=2700.000000 sigTrk=146.892593
[05/27 17:48:40    202s] eee: l=6 avDens=0.001111 usedTrk=1.000000 availTrk=900.000000 sigTrk=1.000000
[05/27 17:48:40    202s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:48:40    202s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:48:40    202s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:48:40    202s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:48:40    202s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:48:40    202s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:48:40    202s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/27 17:48:40    202s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.202173 uaWl=1.000000 uaWlH=0.405800 aWlH=0.000000 lMod=0 pMax=0.862300 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/27 17:48:40    202s] eee: NetCapCache creation started. (Current Mem: 3543.082M) 
[05/27 17:48:40    202s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3543.082M) 
[05/27 17:48:40    202s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/27 17:48:40    202s] eee: Metal Layers Info:
[05/27 17:48:40    202s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:48:40    202s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/27 17:48:40    202s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:48:40    202s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/27 17:48:40    202s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/27 17:48:40    202s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/27 17:48:40    202s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/27 17:48:40    202s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/27 17:48:40    202s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/27 17:48:40    202s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/27 17:48:40    202s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/27 17:48:40    202s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/27 17:48:40    202s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/27 17:48:40    202s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/27 17:48:40    202s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:48:40    202s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/27 17:48:40    202s] 
[05/27 17:48:40    202s] Creating Lib Analyzer ...
[05/27 17:48:40    202s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/27 17:48:40    202s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/27 17:48:40    202s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/27 17:48:40    202s] 
[05/27 17:48:40    202s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:48:42    204s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:25 mem=3549.1M
[05/27 17:48:42    204s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:25 mem=3549.1M
[05/27 17:48:42    204s] Creating Lib Analyzer, finished. 
[05/27 17:48:43    204s] #optDebug: fT-S <1 2 3 1 0>
[05/27 17:48:43    204s] Info: IPO magic value 0x80CDBEEF.
[05/27 17:48:43    204s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[05/27 17:48:43    204s]       SynthesisEngine workers will not check out additional licenses.
[05/27 17:49:05    205s] **INFO: Using Advanced Metric Collection system.
[05/27 17:49:06    206s] **optDesign ... cpu = 0:00:05, real = 0:00:27, mem = 3562.3M, totSessionCpu=0:03:26 **
[05/27 17:49:06    206s] #optDebug: { P: 22 W: 6195 FE: standard PE: none LDR: 1}
[05/27 17:49:06    206s] *** optDesign -preCTS ***
[05/27 17:49:06    206s] DRC Margin: user margin 0.0; extra margin 0.2
[05/27 17:49:06    206s] Setup Target Slack: user slack 0; extra slack 0.0
[05/27 17:49:06    206s] Hold Target Slack: user slack 0
[05/27 17:49:06    206s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3547.1M, EPOCH TIME: 1748382546.594792
[05/27 17:49:06    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:06    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:06    206s] 
[05/27 17:49:06    206s] 
[05/27 17:49:06    206s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:06    206s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.179, MEM:3547.1M, EPOCH TIME: 1748382546.773476
[05/27 17:49:06    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:06    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:06    206s] 
[05/27 17:49:06    206s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:49:06    206s] Deleting Lib Analyzer.
[05/27 17:49:06    206s] 
[05/27 17:49:06    206s] TimeStamp Deleting Cell Server End ...
[05/27 17:49:06    206s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 17:49:06    206s] 
[05/27 17:49:06    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:49:06    206s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:49:06    206s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:49:06    206s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:49:06    206s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:49:06    206s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:49:06    206s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:49:06    206s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:49:06    206s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:49:06    206s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:49:06    206s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:49:06    206s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:49:06    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:49:06    206s] Summary for sequential cells identification: 
[05/27 17:49:06    206s]   Identified SBFF number: 299
[05/27 17:49:06    206s]   Identified MBFF number: 75
[05/27 17:49:06    206s]   Identified SB Latch number: 22
[05/27 17:49:06    206s]   Identified MB Latch number: 0
[05/27 17:49:06    206s]   Not identified SBFF number: 15
[05/27 17:49:06    206s]   Not identified MBFF number: 0
[05/27 17:49:06    206s]   Not identified SB Latch number: 0
[05/27 17:49:06    206s]   Not identified MB Latch number: 0
[05/27 17:49:06    206s]   Number of sequential cells which are not FFs: 45
[05/27 17:49:06    206s]  Visiting view : view_slow_mission
[05/27 17:49:06    206s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:49:06    206s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:49:06    206s]  Visiting view : view_fast_mission
[05/27 17:49:06    206s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:49:06    206s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:49:06    206s] TLC MultiMap info (StdDelay):
[05/27 17:49:06    206s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:49:06    206s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:49:06    206s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:49:06    206s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:49:06    206s]  Setting StdDelay to: 6.1ps
[05/27 17:49:06    206s] 
[05/27 17:49:06    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:49:06    206s] 
[05/27 17:49:06    206s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:49:06    206s] 
[05/27 17:49:06    206s] TimeStamp Deleting Cell Server End ...
[05/27 17:49:06    206s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3547.1M, EPOCH TIME: 1748382546.999816
[05/27 17:49:06    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:06    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:06    206s] Cell TOP LLGs are deleted
[05/27 17:49:06    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:06    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:07    206s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:3537.1M, EPOCH TIME: 1748382547.002420
[05/27 17:49:07    206s] 
[05/27 17:49:07    206s] Creating Lib Analyzer ...
[05/27 17:49:07    206s] 
[05/27 17:49:07    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:49:07    206s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:49:07    206s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:49:07    206s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:49:07    206s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:49:07    206s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:49:07    206s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:49:07    206s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:49:07    206s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:49:07    206s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:49:07    206s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:49:07    206s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:49:07    206s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:49:07    206s] Summary for sequential cells identification: 
[05/27 17:49:07    206s]   Identified SBFF number: 299
[05/27 17:49:07    206s]   Identified MBFF number: 75
[05/27 17:49:07    206s]   Identified SB Latch number: 22
[05/27 17:49:07    206s]   Identified MB Latch number: 0
[05/27 17:49:07    206s]   Not identified SBFF number: 15
[05/27 17:49:07    206s]   Not identified MBFF number: 0
[05/27 17:49:07    206s]   Not identified SB Latch number: 0
[05/27 17:49:07    206s]   Not identified MB Latch number: 0
[05/27 17:49:07    206s]   Number of sequential cells which are not FFs: 45
[05/27 17:49:07    206s]  Visiting view : view_slow_mission
[05/27 17:49:07    206s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:49:07    206s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:49:07    206s]  Visiting view : view_fast_mission
[05/27 17:49:07    206s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:49:07    206s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:49:07    206s] TLC MultiMap info (StdDelay):
[05/27 17:49:07    206s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:49:07    206s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:49:07    206s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:49:07    206s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:49:07    206s]  Setting StdDelay to: 6.1ps
[05/27 17:49:07    206s] 
[05/27 17:49:07    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:49:07    207s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/27 17:49:07    207s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/27 17:49:07    207s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/27 17:49:07    207s] 
[05/27 17:49:07    207s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:49:08    208s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:29 mem=3545.1M
[05/27 17:49:09    209s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:29 mem=3545.1M
[05/27 17:49:09    209s] Creating Lib Analyzer, finished. 
[05/27 17:49:09    209s] ### Creating TopoMgr, started
[05/27 17:49:09    209s] ### Creating TopoMgr, finished
[05/27 17:49:09    209s] #optDebug: Start CG creation (mem=3545.1M)
[05/27 17:49:09    209s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:09    209s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:09    209s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:09    209s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:09    209s] ToF 88.4500um
[05/27 17:49:09    209s] (cpu=0:00:00.6, mem=3740.4M)
[05/27 17:49:09    209s]  ...processing cgPrt (cpu=0:00:00.6, mem=3740.4M)
[05/27 17:49:09    209s]  ...processing cgEgp (cpu=0:00:00.6, mem=3740.4M)
[05/27 17:49:09    209s]  ...processing cgPbk (cpu=0:00:00.6, mem=3740.4M)
[05/27 17:49:09    209s]  ...processing cgNrb(cpu=0:00:00.6, mem=3740.4M)
[05/27 17:49:09    209s]  ...processing cgObs (cpu=0:00:00.6, mem=3740.4M)
[05/27 17:49:09    209s]  ...processing cgCon (cpu=0:00:00.6, mem=3740.4M)
[05/27 17:49:09    209s]  ...processing cgPdm (cpu=0:00:00.6, mem=3740.4M)
[05/27 17:49:09    209s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=3740.4M)
[05/27 17:49:09    209s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:09    209s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:09    209s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:10    209s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:10    209s] {MMLU 0 0 1143}
[05/27 17:49:10    209s] [oiLAM] Zs 11, 12
[05/27 17:49:10    209s] ### Creating LA Mngr. totSessionCpu=0:03:30 mem=3740.4M
[05/27 17:49:10    209s] ### Creating LA Mngr, finished. totSessionCpu=0:03:30 mem=3740.4M
[05/27 17:49:10    209s] Running pre-eGR process
[05/27 17:49:10    209s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.51 MB )
[05/27 17:49:10    209s] (I)      Initializing eGR engine (regular)
[05/27 17:49:10    209s] Set min layer with default ( 2 )
[05/27 17:49:10    209s] Set max layer with default ( 127 )
[05/27 17:49:10    209s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:10    209s] Min route layer (adjusted) = 2
[05/27 17:49:10    209s] Max route layer (adjusted) = 11
[05/27 17:49:10    209s] (I)      clean place blk overflow:
[05/27 17:49:10    209s] (I)      H : enabled 1.00 0
[05/27 17:49:10    209s] (I)      V : enabled 1.00 0
[05/27 17:49:10    209s] (I)      Initializing eGR engine (regular)
[05/27 17:49:10    209s] Set min layer with default ( 2 )
[05/27 17:49:10    209s] Set max layer with default ( 127 )
[05/27 17:49:10    209s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:10    209s] Min route layer (adjusted) = 2
[05/27 17:49:10    209s] Max route layer (adjusted) = 11
[05/27 17:49:10    209s] (I)      clean place blk overflow:
[05/27 17:49:10    209s] (I)      H : enabled 1.00 0
[05/27 17:49:10    209s] (I)      V : enabled 1.00 0
[05/27 17:49:10    209s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.51 MB )
[05/27 17:49:10    209s] (I)      Running eGR Regular flow
[05/27 17:49:10    209s] (I)      # wire layers (front) : 12
[05/27 17:49:10    209s] (I)      # wire layers (back)  : 0
[05/27 17:49:10    209s] (I)      min wire layer : 1
[05/27 17:49:10    209s] (I)      max wire layer : 11
[05/27 17:49:10    209s] (I)      # cut layers (front) : 11
[05/27 17:49:10    209s] (I)      # cut layers (back)  : 0
[05/27 17:49:10    209s] (I)      min cut layer : 1
[05/27 17:49:10    209s] (I)      max cut layer : 10
[05/27 17:49:10    209s] (I)      ================================== Layers ===================================
[05/27 17:49:10    209s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:10    209s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/27 17:49:10    209s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:10    209s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/27 17:49:10    209s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/27 17:49:10    209s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:10    209s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:10    209s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:10    209s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:10    209s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:10    209s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/27 17:49:10    209s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:49:10    209s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:49:10    209s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/27 17:49:10    209s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:10    209s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/27 17:49:10    209s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/27 17:49:10    209s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:10    209s] (I)      Started Import and model ( Curr Mem: 3.51 MB )
[05/27 17:49:10    209s] (I)      Number of ignored instance 0
[05/27 17:49:10    209s] (I)      Number of inbound cells 0
[05/27 17:49:10    209s] (I)      Number of opened ILM blockages 0
[05/27 17:49:10    209s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/27 17:49:10    209s] (I)      numMoveCells=1122, numMacros=0  numPads=12  numMultiRowHeightInsts=0
[05/27 17:49:10    209s] (I)      cell height: 540, count: 1122
[05/27 17:49:10    209s] (I)      Number of nets = 1143 ( 0 ignored )
[05/27 17:49:10    209s] [NR-eGR] Read rows... (mem=3.5M)
[05/27 17:49:10    209s] (I)      rowRegion is not equal to core box, resetting core box
[05/27 17:49:10    209s] (I)      rowRegion : (3944, 4000) - (63916, 63940)
[05/27 17:49:10    209s] (I)      coreBox   : (3944, 4000) - (63916, 64000)
[05/27 17:49:10    209s] [NR-eGR] Done Read rows (cpu=0.000s, mem=3.5M)
[05/27 17:49:10    209s] 
[05/27 17:49:10    209s] (I)      Identified Clock instances: Flop 224, Clock buffer/inverter 0, Gate 0, Logic 0
[05/27 17:49:10    209s] [NR-eGR] Read module constraints... (mem=3.5M)
[05/27 17:49:10    209s] [NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.5M)
[05/27 17:49:10    209s] 
[05/27 17:49:10    209s] (I)      == Non-default Options ==
[05/27 17:49:10    209s] (I)      Maximum routing layer                              : 11
[05/27 17:49:10    209s] (I)      Top routing layer                                  : 11
[05/27 17:49:10    209s] (I)      Buffering-aware routing                            : true
[05/27 17:49:10    209s] (I)      Spread congestion away from blockages              : true
[05/27 17:49:10    209s] (I)      Number of threads                                  : 1
[05/27 17:49:10    209s] (I)      Overflow penalty cost                              : 10
[05/27 17:49:10    209s] (I)      Punch through distance                             : 558.940000
[05/27 17:49:10    209s] (I)      Source-to-sink ratio                               : 0.300000
[05/27 17:49:10    209s] (I)      Route tie net to shape                             : auto
[05/27 17:49:10    209s] (I)      Method to set GCell size                           : row
[05/27 17:49:10    209s] (I)      Tie hi/lo max distance                             : 5.400000
[05/27 17:49:10    209s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/27 17:49:10    209s] (I)      ============== Pin Summary ==============
[05/27 17:49:10    209s] (I)      +-------+--------+---------+------------+
[05/27 17:49:10    209s] (I)      | Layer | # pins | % total |      Group |
[05/27 17:49:10    209s] (I)      +-------+--------+---------+------------+
[05/27 17:49:10    209s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/27 17:49:10    209s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/27 17:49:10    209s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/27 17:49:10    209s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/27 17:49:10    209s] (I)      |     5 |      0 |    0.00 |      Other |
[05/27 17:49:10    209s] (I)      |     6 |      0 |    0.00 |      Other |
[05/27 17:49:10    209s] (I)      |     7 |      0 |    0.00 |      Other |
[05/27 17:49:10    209s] (I)      |     8 |      0 |    0.00 |      Other |
[05/27 17:49:10    209s] (I)      |     9 |      0 |    0.00 |      Other |
[05/27 17:49:10    209s] (I)      |    10 |      0 |    0.00 |      Other |
[05/27 17:49:10    209s] (I)      |    11 |      0 |    0.00 |      Other |
[05/27 17:49:10    209s] (I)      +-------+--------+---------+------------+
[05/27 17:49:10    209s] (I)      Use row-based GCell size
[05/27 17:49:10    209s] (I)      Use row-based GCell align
[05/27 17:49:10    209s] (I)      layer 0 area = 6400
[05/27 17:49:10    209s] (I)      layer 1 area = 8800
[05/27 17:49:10    209s] (I)      layer 2 area = 11000
[05/27 17:49:10    209s] (I)      layer 3 area = 11000
[05/27 17:49:10    209s] (I)      layer 4 area = 11000
[05/27 17:49:10    209s] (I)      layer 5 area = 11000
[05/27 17:49:10    209s] (I)      layer 6 area = 11000
[05/27 17:49:10    209s] (I)      layer 7 area = 810000
[05/27 17:49:10    209s] (I)      layer 8 area = 2000000
[05/27 17:49:10    209s] (I)      layer 9 area = 2000000
[05/27 17:49:10    209s] (I)      layer 10 area = 0
[05/27 17:49:10    209s] (I)      GCell unit size   : 540
[05/27 17:49:10    209s] (I)      GCell multiplier  : 1
[05/27 17:49:10    209s] (I)      GCell row height  : 540
[05/27 17:49:10    209s] (I)      Actual row height : 540
[05/27 17:49:10    209s] (I)      GCell align ref   : 3944 4000
[05/27 17:49:10    209s] [NR-eGR] Track table information for default rule: 
[05/27 17:49:10    209s] [NR-eGR] M1 has single uniform track structure
[05/27 17:49:10    209s] [NR-eGR] M2 has single uniform track structure
[05/27 17:49:10    209s] [NR-eGR] C1 has single uniform track structure
[05/27 17:49:10    209s] [NR-eGR] C2 has single uniform track structure
[05/27 17:49:10    209s] [NR-eGR] C3 has single uniform track structure
[05/27 17:49:10    209s] [NR-eGR] C4 has single uniform track structure
[05/27 17:49:10    209s] [NR-eGR] C5 has single uniform track structure
[05/27 17:49:10    209s] [NR-eGR] JA has single uniform track structure
[05/27 17:49:10    209s] [NR-eGR] QA has single uniform track structure
[05/27 17:49:10    209s] [NR-eGR] QB has single uniform track structure
[05/27 17:49:10    209s] [NR-eGR] LB has single uniform track structure
[05/27 17:49:10    209s] (I)      ========================= Default via ==========================
[05/27 17:49:10    209s] (I)      +----+------------------+--------------------------------------+
[05/27 17:49:10    209s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/27 17:49:10    209s] (I)      +----+------------------+--------------------------------------+
[05/27 17:49:10    209s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/27 17:49:10    209s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/27 17:49:10    209s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/27 17:49:10    209s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/27 17:49:10    209s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/27 17:49:10    209s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/27 17:49:10    209s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/27 17:49:10    209s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/27 17:49:10    209s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/27 17:49:10    209s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/27 17:49:10    209s] (I)      +----+------------------+--------------------------------------+
[05/27 17:49:10    209s] (I)      Design has 0 placement macros with 0 shapes. 
[05/27 17:49:10    209s] [NR-eGR] Read 4 PG shapes
[05/27 17:49:10    209s] [NR-eGR] Read 0 clock shapes
[05/27 17:49:10    209s] [NR-eGR] Read 0 other shapes
[05/27 17:49:10    209s] [NR-eGR] #Routing Blockages  : 0
[05/27 17:49:10    209s] [NR-eGR] #Instance Blockages : 12517
[05/27 17:49:10    209s] [NR-eGR] #PG Blockages       : 4
[05/27 17:49:10    209s] [NR-eGR] #Halo Blockages     : 0
[05/27 17:49:10    209s] [NR-eGR] #Boundary Blockages : 0
[05/27 17:49:10    209s] [NR-eGR] #Clock Blockages    : 0
[05/27 17:49:10    209s] [NR-eGR] #Other Blockages    : 0
[05/27 17:49:10    209s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/27 17:49:10    209s] (I)      Custom ignore net properties:
[05/27 17:49:10    209s] (I)      1 : NotLegal
[05/27 17:49:10    209s] (I)      Default ignore net properties:
[05/27 17:49:10    209s] (I)      1 : Special
[05/27 17:49:10    209s] (I)      2 : Analog
[05/27 17:49:10    209s] (I)      3 : Fixed
[05/27 17:49:10    209s] (I)      4 : Skipped
[05/27 17:49:10    209s] (I)      5 : MixedSignal
[05/27 17:49:10    209s] (I)      Prerouted net properties:
[05/27 17:49:10    209s] (I)      1 : NotLegal
[05/27 17:49:10    209s] (I)      2 : Special
[05/27 17:49:10    209s] (I)      3 : Analog
[05/27 17:49:10    209s] (I)      4 : Fixed
[05/27 17:49:10    209s] (I)      5 : Skipped
[05/27 17:49:10    209s] (I)      6 : MixedSignal
[05/27 17:49:10    209s] [NR-eGR] Early global route reroute all routable nets
[05/27 17:49:10    209s] [NR-eGR] #prerouted nets         : 0
[05/27 17:49:10    209s] [NR-eGR] #prerouted special nets : 0
[05/27 17:49:10    209s] [NR-eGR] #prerouted wires        : 0
[05/27 17:49:10    209s] [NR-eGR] Read 1143 nets ( ignored 0 )
[05/27 17:49:10    209s] (I)        Front-side 1143 ( ignored 0 )
[05/27 17:49:10    209s] (I)        Back-side  0 ( ignored 0 )
[05/27 17:49:10    209s] (I)        Both-side  0 ( ignored 0 )
[05/27 17:49:10    209s] (I)      Reading macro buffers
[05/27 17:49:10    209s] (I)      Number of macros with buffers: 0
[05/27 17:49:10    209s] (I)      early_global_route_priority property id does not exist.
[05/27 17:49:10    209s] (I)      Setting up GCell size
[05/27 17:49:10    209s] (I)      Base Grid  :   126 x   126
[05/27 17:49:10    209s] (I)      Final Grid :    63 x    63
[05/27 17:49:10    209s] (I)      Read Num Blocks=12753  Num Prerouted Wires=0  Num CS=0
[05/27 17:49:10    209s] (I)      Layer 1 (H) : #blockages 12079 : #preroutes 0
[05/27 17:49:10    209s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/27 17:49:10    209s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:10    209s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:10    209s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:10    209s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:10    209s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:10    209s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:10    209s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:10    209s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:10    209s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/27 17:49:10    209s] (I)      Track adjustment: Reducing 7023 tracks (15.00%) for Layer2
[05/27 17:49:10    209s] (I)      Track adjustment: Reducing 5449 tracks (12.00%) for Layer3
[05/27 17:49:10    209s] (I)      Number of ignored nets                =      0
[05/27 17:49:10    209s] (I)      Number of connected nets              =      0
[05/27 17:49:10    209s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/27 17:49:10    209s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/27 17:49:10    209s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/27 17:49:10    209s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/27 17:49:10    209s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/27 17:49:10    209s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/27 17:49:10    209s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/27 17:49:10    209s] (I)      Constructing bin map
[05/27 17:49:10    209s] (I)      Initialize bin information with width=2160 height=2160
[05/27 17:49:10    209s] (I)      Done constructing bin map
[05/27 17:49:10    209s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 17:49:10    209s] (I)      Ndr track 0 does not exist
[05/27 17:49:10    209s] (I)      ---------------------Grid Graph Info--------------------
[05/27 17:49:10    209s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/27 17:49:10    209s] (I)      Core area           : (3944, 4000) - (63916, 63940)
[05/27 17:49:10    209s] (I)      Site width          :   116  (dbu)
[05/27 17:49:10    209s] (I)      Row height          :   540  (dbu)
[05/27 17:49:10    209s] (I)      GCell row height    :   540  (dbu)
[05/27 17:49:10    209s] (I)      GCell width         :  1080  (dbu)
[05/27 17:49:10    209s] (I)      GCell height        :  1080  (dbu)
[05/27 17:49:10    209s] (I)      Grid                :    63    63    11
[05/27 17:49:10    209s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/27 17:49:10    209s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/27 17:49:10    209s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/27 17:49:10    209s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/27 17:49:10    209s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/27 17:49:10    209s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/27 17:49:10    209s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/27 17:49:10    209s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/27 17:49:10    209s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/27 17:49:10    209s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/27 17:49:10    209s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/27 17:49:10    209s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/27 17:49:10    209s] (I)      --------------------------------------------------------
[05/27 17:49:10    209s] 
[05/27 17:49:10    209s] [NR-eGR] ============ Routing rule table ============
[05/27 17:49:10    209s] [NR-eGR] Rule id: 0  Nets: 1143
[05/27 17:49:10    209s] [NR-eGR] ========================================
[05/27 17:49:10    209s] [NR-eGR] 
[05/27 17:49:10    209s] (I)      ======== NDR :  =========
[05/27 17:49:10    209s] (I)      +--------------+--------+
[05/27 17:49:10    209s] (I)      |           ID |      0 |
[05/27 17:49:10    209s] (I)      |         Name |        |
[05/27 17:49:10    209s] (I)      |      Default |    yes |
[05/27 17:49:10    209s] (I)      |  Clk Special |     no |
[05/27 17:49:10    209s] (I)      | Hard spacing |     no |
[05/27 17:49:10    209s] (I)      |    NDR track | (none) |
[05/27 17:49:10    209s] (I)      |      NDR via | (none) |
[05/27 17:49:10    209s] (I)      |  Extra space |      0 |
[05/27 17:49:10    209s] (I)      |      Shields |      0 |
[05/27 17:49:10    209s] (I)      |   Demand (H) |      1 |
[05/27 17:49:10    209s] (I)      |   Demand (V) |      1 |
[05/27 17:49:10    209s] (I)      |        #Nets |   1143 |
[05/27 17:49:10    209s] (I)      +--------------+--------+
[05/27 17:49:10    209s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:49:10    209s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/27 17:49:10    209s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:49:10    209s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/27 17:49:10    209s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:10    209s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:10    209s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:10    209s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:10    209s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:10    209s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/27 17:49:10    209s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/27 17:49:10    209s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/27 17:49:10    209s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/27 17:49:10    209s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:49:10    209s] (I)      =============== Blocked Tracks ===============
[05/27 17:49:10    209s] (I)      +-------+---------+----------+---------------+
[05/27 17:49:10    209s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/27 17:49:10    209s] (I)      +-------+---------+----------+---------------+
[05/27 17:49:10    209s] (I)      |     1 |       0 |        0 |         0.00% |
[05/27 17:49:10    209s] (I)      |     2 |   53487 |    17064 |        31.90% |
[05/27 17:49:10    209s] (I)      |     3 |   47439 |     5687 |        11.99% |
[05/27 17:49:10    209s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/27 17:49:10    209s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/27 17:49:10    209s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/27 17:49:10    209s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/27 17:49:10    209s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/27 17:49:10    209s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/27 17:49:10    209s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/27 17:49:10    209s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/27 17:49:10    209s] (I)      +-------+---------+----------+---------------+
[05/27 17:49:10    209s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.51 MB )
[05/27 17:49:10    209s] (I)      Reset routing kernel
[05/27 17:49:10    209s] (I)      Started Global Routing ( Curr Mem: 3.51 MB )
[05/27 17:49:10    209s] (I)      totalPins=4281  totalGlobalPin=3762 (87.88%)
[05/27 17:49:10    209s] (I)      ================= Net Group Info =================
[05/27 17:49:10    209s] (I)      +----+----------------+--------------+-----------+
[05/27 17:49:10    209s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/27 17:49:10    209s] (I)      +----+----------------+--------------+-----------+
[05/27 17:49:10    209s] (I)      |  1 |           1143 |        M2(2) |    LB(11) |
[05/27 17:49:10    209s] (I)      +----+----------------+--------------+-----------+
[05/27 17:49:10    209s] (I)      total 2D Cap : 269877 = (134385 H, 135492 V)
[05/27 17:49:10    209s] (I)      total 2D Demand : 459 = (459 H, 0 V)
[05/27 17:49:10    209s] (I)      #blocked GCells = 0
[05/27 17:49:10    209s] (I)      #regions = 1
[05/27 17:49:10    209s] (I)      #blocked areas for congestion spreading : 0
[05/27 17:49:10    209s] [NR-eGR] Layer group 1: route 1143 net(s) in layer range [2, 11]
[05/27 17:49:10    209s] (I)      
[05/27 17:49:10    209s] (I)      ============  Phase 1a Route ============
[05/27 17:49:10    209s] (I)      Usage: 4724 = (2355 H, 2369 V) = (1.75% H, 1.75% V) = (2.543e+03um H, 2.559e+03um V)
[05/27 17:49:10    209s] (I)      
[05/27 17:49:10    209s] (I)      ============  Phase 1b Route ============
[05/27 17:49:10    209s] (I)      Usage: 4724 = (2355 H, 2369 V) = (1.75% H, 1.75% V) = (2.543e+03um H, 2.559e+03um V)
[05/27 17:49:10    209s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.101920e+03um
[05/27 17:49:10    209s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/27 17:49:10    209s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/27 17:49:10    209s] (I)      
[05/27 17:49:10    209s] (I)      ============  Phase 1c Route ============
[05/27 17:49:10    209s] (I)      Usage: 4724 = (2355 H, 2369 V) = (1.75% H, 1.75% V) = (2.543e+03um H, 2.559e+03um V)
[05/27 17:49:10    209s] (I)      
[05/27 17:49:10    209s] (I)      ============  Phase 1d Route ============
[05/27 17:49:10    209s] (I)      Usage: 4724 = (2355 H, 2369 V) = (1.75% H, 1.75% V) = (2.543e+03um H, 2.559e+03um V)
[05/27 17:49:10    209s] (I)      
[05/27 17:49:10    209s] (I)      ============  Phase 1e Route ============
[05/27 17:49:10    209s] (I)      Usage: 4724 = (2355 H, 2369 V) = (1.75% H, 1.75% V) = (2.543e+03um H, 2.559e+03um V)
[05/27 17:49:10    209s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.101920e+03um
[05/27 17:49:10    209s] (I)      
[05/27 17:49:10    209s] (I)      ============  Phase 1l Route ============
[05/27 17:49:10    209s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/27 17:49:10    209s] (I)      Layer  2:      32817      1237       180         284       52448    ( 0.54%) 
[05/27 17:49:10    209s] (I)      Layer  3:      37264      2227       105        1176       45696    ( 2.51%) 
[05/27 17:49:10    209s] (I)      Layer  4:      46748      1738         0           0       46872    ( 0.00%) 
[05/27 17:49:10    209s] (I)      Layer  5:      46686       745         0           0       46872    ( 0.00%) 
[05/27 17:49:10    209s] (I)      Layer  6:      46748         0         0           0       46872    ( 0.00%) 
[05/27 17:49:10    209s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/27 17:49:10    209s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/27 17:49:10    209s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/27 17:49:10    209s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/27 17:49:10    209s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/27 17:49:10    209s] (I)      Total:        266125      5947       285        4396      292065    ( 1.48%) 
[05/27 17:49:10    209s] (I)      
[05/27 17:49:10    209s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 17:49:10    209s] [NR-eGR]                        OverCon           OverCon            
[05/27 17:49:10    209s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/27 17:49:10    209s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/27 17:49:10    209s] [NR-eGR] ---------------------------------------------------------------
[05/27 17:49:10    209s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:10    209s] [NR-eGR]      M2 ( 2)       134( 3.45%)         6( 0.15%)   ( 3.60%) 
[05/27 17:49:10    209s] [NR-eGR]      C1 ( 3)        76( 2.00%)         2( 0.05%)   ( 2.05%) 
[05/27 17:49:10    209s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:10    209s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:10    209s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:10    209s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:10    209s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:10    209s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:10    209s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:10    209s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:10    209s] [NR-eGR] ---------------------------------------------------------------
[05/27 17:49:10    209s] [NR-eGR]        Total       210( 0.66%)         8( 0.03%)   ( 0.69%) 
[05/27 17:49:10    209s] [NR-eGR] 
[05/27 17:49:10    209s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.51 MB )
[05/27 17:49:10    209s] (I)      Updating congestion map
[05/27 17:49:10    209s] (I)      total 2D Cap : 270653 = (134970 H, 135683 V)
[05/27 17:49:10    209s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 17:49:10    209s] (I)      Running track assignment and export wires
[05/27 17:49:10    209s] (I)      Delete wires for 1143 nets 
[05/27 17:49:10    209s] (I)      ============= Track Assignment ============
[05/27 17:49:10    209s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.51 MB )
[05/27 17:49:10    209s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/27 17:49:10    209s] (I)      Run Multi-thread track assignment
[05/27 17:49:10    210s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.51 MB )
[05/27 17:49:10    210s] (I)      Started Export ( Curr Mem: 3.51 MB )
[05/27 17:49:10    210s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/27 17:49:10    210s] [NR-eGR] Total eGR-routed clock nets wire length: 407um, number of vias: 538
[05/27 17:49:10    210s] [NR-eGR] --------------------------------------------------------------------------
[05/27 17:49:10    210s] [NR-eGR]             Length (um)  Vias 
[05/27 17:49:10    210s] [NR-eGR] ------------------------------
[05/27 17:49:10    210s] [NR-eGR]  M1  (1V)             0  1455 
[05/27 17:49:10    210s] [NR-eGR]  M2  (2H)          1422  5118 
[05/27 17:49:10    210s] [NR-eGR]  C1  (3V)          2055  2064 
[05/27 17:49:10    210s] [NR-eGR]  C2  (4H)          1587   855 
[05/27 17:49:10    210s] [NR-eGR]  C3  (5V)           769    24 
[05/27 17:49:10    210s] [NR-eGR]  C4  (6H)             4     0 
[05/27 17:49:10    210s] [NR-eGR]  C5  (7V)             0     0 
[05/27 17:49:10    210s] [NR-eGR]  JA  (8H)             0     0 
[05/27 17:49:10    210s] [NR-eGR]  QA  (9V)             0     0 
[05/27 17:49:10    210s] [NR-eGR]  QB  (10H)            0     0 
[05/27 17:49:10    210s] [NR-eGR]  LB  (11V)            0     0 
[05/27 17:49:10    210s] [NR-eGR] ------------------------------
[05/27 17:49:10    210s] [NR-eGR]      Total         5836  9516 
[05/27 17:49:10    210s] [NR-eGR] --------------------------------------------------------------------------
[05/27 17:49:10    210s] [NR-eGR] Total half perimeter of net bounding box: 4163um
[05/27 17:49:10    210s] [NR-eGR] Total length: 5836um, number of vias: 9516
[05/27 17:49:10    210s] [NR-eGR] --------------------------------------------------------------------------
[05/27 17:49:10    210s] (I)      == Layer wire length by net rule ==
[05/27 17:49:10    210s] (I)                  Default 
[05/27 17:49:10    210s] (I)      --------------------
[05/27 17:49:10    210s] (I)       M1  (1V)       0um 
[05/27 17:49:10    210s] (I)       M2  (2H)    1422um 
[05/27 17:49:10    210s] (I)       C1  (3V)    2055um 
[05/27 17:49:10    210s] (I)       C2  (4H)    1587um 
[05/27 17:49:10    210s] (I)       C3  (5V)     769um 
[05/27 17:49:10    210s] (I)       C4  (6H)       4um 
[05/27 17:49:10    210s] (I)       C5  (7V)       0um 
[05/27 17:49:10    210s] (I)       JA  (8H)       0um 
[05/27 17:49:10    210s] (I)       QA  (9V)       0um 
[05/27 17:49:10    210s] (I)       QB  (10H)      0um 
[05/27 17:49:10    210s] (I)       LB  (11V)      0um 
[05/27 17:49:10    210s] (I)      --------------------
[05/27 17:49:10    210s] (I)           Total   5836um 
[05/27 17:49:10    210s] (I)      == Layer via count by net rule ==
[05/27 17:49:10    210s] (I)                  Default 
[05/27 17:49:10    210s] (I)      --------------------
[05/27 17:49:10    210s] (I)       M1  (1V)      1455 
[05/27 17:49:10    210s] (I)       M2  (2H)      5118 
[05/27 17:49:10    210s] (I)       C1  (3V)      2064 
[05/27 17:49:10    210s] (I)       C2  (4H)       855 
[05/27 17:49:10    210s] (I)       C3  (5V)        24 
[05/27 17:49:10    210s] (I)       C4  (6H)         0 
[05/27 17:49:10    210s] (I)       C5  (7V)         0 
[05/27 17:49:10    210s] (I)       JA  (8H)         0 
[05/27 17:49:10    210s] (I)       QA  (9V)         0 
[05/27 17:49:10    210s] (I)       QB  (10H)        0 
[05/27 17:49:10    210s] (I)       LB  (11V)        0 
[05/27 17:49:10    210s] (I)      --------------------
[05/27 17:49:10    210s] (I)           Total     9516 
[05/27 17:49:10    210s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.51 MB )
[05/27 17:49:10    210s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/27 17:49:10    210s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3.51 MB )
[05/27 17:49:10    210s] [NR-eGR] Finished Early Global Route ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3.51 MB )
[05/27 17:49:10    210s] (I)      ======================================== Runtime Summary =========================================
[05/27 17:49:10    210s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[05/27 17:49:10    210s] (I)      --------------------------------------------------------------------------------------------------
[05/27 17:49:10    210s] (I)       Early Global Route                             100.00%  33.97 sec  34.09 sec  0.13 sec  0.13 sec 
[05/27 17:49:10    210s] (I)       +-Early Global Route kernel                     94.74%  33.97 sec  34.09 sec  0.12 sec  0.12 sec 
[05/27 17:49:10    210s] (I)       | +-Import and model                            20.57%  33.98 sec  34.01 sec  0.03 sec  0.03 sec 
[05/27 17:49:10    210s] (I)       | | +-Create place DB                            4.59%  33.98 sec  33.99 sec  0.01 sec  0.01 sec 
[05/27 17:49:10    210s] (I)       | | | +-Import place data                        4.42%  33.98 sec  33.99 sec  0.01 sec  0.01 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Read instances and placement           1.16%  33.98 sec  33.98 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Read nets                              2.14%  33.98 sec  33.99 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Read rows                              0.05%  33.99 sec  33.99 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Read module constraints                0.04%  33.99 sec  33.99 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | +-Create route DB                           11.79%  33.99 sec  34.00 sec  0.01 sec  0.02 sec 
[05/27 17:49:10    210s] (I)       | | | +-Import route data (1T)                  11.34%  33.99 sec  34.00 sec  0.01 sec  0.02 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Read blockages ( Layer 2-11 )          4.03%  33.99 sec  34.00 sec  0.01 sec  0.01 sec 
[05/27 17:49:10    210s] (I)       | | | | | +-Read routing blockages               0.01%  33.99 sec  33.99 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | | +-Read instance blockages              1.76%  33.99 sec  33.99 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | | +-Read PG blockages                    1.04%  33.99 sec  33.99 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | | | +-Allocate memory for PG via list    0.05%  33.99 sec  33.99 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | | +-Read clock blockages                 0.02%  33.99 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | | +-Read other blockages                 0.01%  34.00 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | | +-Read halo blockages                  0.01%  34.00 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | | +-Read boundary cut boxes              0.00%  34.00 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Read blackboxes                        0.01%  34.00 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Read prerouted                         0.31%  34.00 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Read nets                              0.40%  34.00 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Set up via pillars                     0.03%  34.00 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Initialize 3D grid graph               0.18%  34.00 sec  34.00 sec  0.00 sec  0.01 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Model blockage capacity                3.13%  34.00 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | | +-Initialize 3D capacity               2.74%  34.00 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | +-Read aux data                              0.28%  34.00 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | +-Others data preparation                    0.03%  34.00 sec  34.00 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | +-Create route kernel                        2.98%  34.00 sec  34.01 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | +-Global Routing                              25.26%  34.01 sec  34.04 sec  0.03 sec  0.03 sec 
[05/27 17:49:10    210s] (I)       | | +-Initialization                             0.51%  34.01 sec  34.01 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | +-Net group 1                               21.57%  34.01 sec  34.04 sec  0.03 sec  0.03 sec 
[05/27 17:49:10    210s] (I)       | | | +-Generate topology                        0.97%  34.01 sec  34.01 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | +-Phase 1a                                 1.80%  34.01 sec  34.01 sec  0.00 sec  0.01 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Pattern routing (1T)                   1.16%  34.01 sec  34.01 sec  0.00 sec  0.01 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Add via demand to 2D                   0.22%  34.01 sec  34.01 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | +-Phase 1b                                 0.55%  34.01 sec  34.01 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | +-Phase 1c                                 0.02%  34.01 sec  34.02 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | +-Phase 1d                                 0.02%  34.02 sec  34.02 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | +-Phase 1e                                 0.49%  34.02 sec  34.02 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Route legalization                     0.30%  34.02 sec  34.02 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | | | +-Legalize Reach Aware Violations      0.12%  34.02 sec  34.02 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | | +-Phase 1l                                15.79%  34.02 sec  34.04 sec  0.02 sec  0.02 sec 
[05/27 17:49:10    210s] (I)       | | | | +-Layer assignment (1T)                 15.28%  34.02 sec  34.04 sec  0.02 sec  0.02 sec 
[05/27 17:49:10    210s] (I)       | +-Export cong map                              2.03%  34.04 sec  34.04 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | +-Export 2D cong map                         0.23%  34.04 sec  34.04 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | +-Extract Global 3D Wires                      0.29%  34.04 sec  34.04 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | +-Track Assignment (1T)                       21.60%  34.04 sec  34.07 sec  0.03 sec  0.02 sec 
[05/27 17:49:10    210s] (I)       | | +-Initialization                             0.14%  34.04 sec  34.04 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | +-Track Assignment Kernel                   20.43%  34.04 sec  34.07 sec  0.03 sec  0.02 sec 
[05/27 17:49:10    210s] (I)       | | +-Free Memory                                0.01%  34.07 sec  34.07 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | +-Export                                      17.10%  34.07 sec  34.09 sec  0.02 sec  0.03 sec 
[05/27 17:49:10    210s] (I)       | | +-Export DB wires                            8.53%  34.07 sec  34.08 sec  0.01 sec  0.02 sec 
[05/27 17:49:10    210s] (I)       | | | +-Export all nets                          6.28%  34.07 sec  34.08 sec  0.01 sec  0.01 sec 
[05/27 17:49:10    210s] (I)       | | | +-Set wire vias                            1.47%  34.08 sec  34.08 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | +-Report wirelength                          5.98%  34.08 sec  34.09 sec  0.01 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | | +-Update net boxes                           1.70%  34.09 sec  34.09 sec  0.00 sec  0.01 sec 
[05/27 17:49:10    210s] (I)       | | +-Update timing                              0.01%  34.09 sec  34.09 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)       | +-Postprocess design                           0.80%  34.09 sec  34.09 sec  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)      ====================== Summary by functions ======================
[05/27 17:49:10    210s] (I)       Lv  Step                                   %      Real       CPU 
[05/27 17:49:10    210s] (I)      ------------------------------------------------------------------
[05/27 17:49:10    210s] (I)        0  Early Global Route               100.00%  0.13 sec  0.13 sec 
[05/27 17:49:10    210s] (I)        1  Early Global Route kernel         94.74%  0.12 sec  0.12 sec 
[05/27 17:49:10    210s] (I)        2  Global Routing                    25.26%  0.03 sec  0.03 sec 
[05/27 17:49:10    210s] (I)        2  Track Assignment (1T)             21.60%  0.03 sec  0.02 sec 
[05/27 17:49:10    210s] (I)        2  Import and model                  20.57%  0.03 sec  0.03 sec 
[05/27 17:49:10    210s] (I)        2  Export                            17.10%  0.02 sec  0.03 sec 
[05/27 17:49:10    210s] (I)        2  Export cong map                    2.03%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        2  Postprocess design                 0.80%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        2  Extract Global 3D Wires            0.29%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        3  Net group 1                       21.57%  0.03 sec  0.03 sec 
[05/27 17:49:10    210s] (I)        3  Track Assignment Kernel           20.43%  0.03 sec  0.02 sec 
[05/27 17:49:10    210s] (I)        3  Create route DB                   11.79%  0.01 sec  0.02 sec 
[05/27 17:49:10    210s] (I)        3  Export DB wires                    8.53%  0.01 sec  0.02 sec 
[05/27 17:49:10    210s] (I)        3  Report wirelength                  5.98%  0.01 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        3  Create place DB                    4.59%  0.01 sec  0.01 sec 
[05/27 17:49:10    210s] (I)        3  Create route kernel                2.98%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        3  Update net boxes                   1.70%  0.00 sec  0.01 sec 
[05/27 17:49:10    210s] (I)        3  Initialization                     0.65%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        3  Read aux data                      0.28%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        3  Export 2D cong map                 0.23%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        3  Others data preparation            0.03%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        4  Phase 1l                          15.79%  0.02 sec  0.02 sec 
[05/27 17:49:10    210s] (I)        4  Import route data (1T)            11.34%  0.01 sec  0.02 sec 
[05/27 17:49:10    210s] (I)        4  Export all nets                    6.28%  0.01 sec  0.01 sec 
[05/27 17:49:10    210s] (I)        4  Import place data                  4.42%  0.01 sec  0.01 sec 
[05/27 17:49:10    210s] (I)        4  Phase 1a                           1.80%  0.00 sec  0.01 sec 
[05/27 17:49:10    210s] (I)        4  Set wire vias                      1.47%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        4  Generate topology                  0.97%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        4  Phase 1b                           0.55%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        4  Phase 1e                           0.49%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        4  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        5  Layer assignment (1T)             15.28%  0.02 sec  0.02 sec 
[05/27 17:49:10    210s] (I)        5  Read blockages ( Layer 2-11 )      4.03%  0.01 sec  0.01 sec 
[05/27 17:49:10    210s] (I)        5  Model blockage capacity            3.13%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        5  Read nets                          2.54%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        5  Pattern routing (1T)               1.16%  0.00 sec  0.01 sec 
[05/27 17:49:10    210s] (I)        5  Read instances and placement       1.16%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        5  Read prerouted                     0.31%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        5  Route legalization                 0.30%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        5  Add via demand to 2D               0.22%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        5  Initialize 3D grid graph           0.18%  0.00 sec  0.01 sec 
[05/27 17:49:10    210s] (I)        5  Read rows                          0.05%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        5  Read module constraints            0.04%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        5  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        6  Initialize 3D capacity             2.74%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        6  Read instance blockages            1.76%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        6  Read PG blockages                  1.04%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        6  Legalize Reach Aware Violations    0.12%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] (I)        7  Allocate memory for PG via list    0.05%  0.00 sec  0.00 sec 
[05/27 17:49:10    210s] Running post-eGR process
[05/27 17:49:10    210s] Extraction called for design 'TOP' of instances=1122 and nets=1145 using extraction engine 'preRoute' .
[05/27 17:49:10    210s] PreRoute RC Extraction called for design TOP.
[05/27 17:49:10    210s] RC Extraction called in multi-corner(2) mode.
[05/27 17:49:10    210s] RCMode: PreRoute
[05/27 17:49:10    210s]       RC Corner Indexes            0       1   
[05/27 17:49:10    210s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 17:49:10    210s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 17:49:10    210s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 17:49:10    210s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 17:49:10    210s] Shrink Factor                : 1.00000
[05/27 17:49:10    210s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 17:49:10    210s] Using Quantus QRC technology file ...
[05/27 17:49:10    210s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/27 17:49:10    210s] Updating RC Grid density data for preRoute extraction ...
[05/27 17:49:10    210s] eee: pegSigSF=1.070000
[05/27 17:49:10    210s] Initializing multi-corner resistance tables ...
[05/27 17:49:10    210s] eee: Grid unit RC data computation started
[05/27 17:49:10    210s] eee: Grid unit RC data computation completed
[05/27 17:49:10    210s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/27 17:49:10    210s] eee: l=2 avDens=0.043397 usedTrk=275.356482 availTrk=6345.000000 sigTrk=275.356482
[05/27 17:49:10    210s] eee: l=3 avDens=0.109343 usedTrk=380.512963 availTrk=3480.000000 sigTrk=380.512963
[05/27 17:49:10    210s] eee: l=4 avDens=0.089057 usedTrk=293.886482 availTrk=3300.000000 sigTrk=293.886482
[05/27 17:49:10    210s] eee: l=5 avDens=0.052713 usedTrk=142.325926 availTrk=2700.000000 sigTrk=142.325926
[05/27 17:49:10    210s] eee: l=6 avDens=0.001278 usedTrk=0.766667 availTrk=600.000000 sigTrk=0.766667
[05/27 17:49:10    210s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:10    210s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:10    210s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:10    210s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:10    210s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:10    210s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:49:10    210s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/27 17:49:10    210s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.211088 uaWl=1.000000 uaWlH=0.404300 aWlH=0.000000 lMod=0 pMax=0.861900 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/27 17:49:10    210s] eee: NetCapCache creation started. (Current Mem: 3647.426M) 
[05/27 17:49:10    210s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3647.426M) 
[05/27 17:49:10    210s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/27 17:49:10    210s] eee: Metal Layers Info:
[05/27 17:49:10    210s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:49:10    210s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/27 17:49:10    210s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:49:10    210s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/27 17:49:10    210s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/27 17:49:10    210s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/27 17:49:10    210s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/27 17:49:10    210s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/27 17:49:10    210s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/27 17:49:10    210s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/27 17:49:10    210s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/27 17:49:10    210s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/27 17:49:10    210s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/27 17:49:10    210s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/27 17:49:10    210s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:49:10    210s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/27 17:49:10    210s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3647.426M)
[05/27 17:49:10    210s] Cell TOP LLGs are deleted
[05/27 17:49:10    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:10    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:10    210s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3647.4M, EPOCH TIME: 1748382550.324111
[05/27 17:49:10    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:10    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:10    210s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3647.4M, EPOCH TIME: 1748382550.324683
[05/27 17:49:10    210s] Max number of tech site patterns supported in site array is 256.
[05/27 17:49:10    210s] Core basic site is GF22_DST
[05/27 17:49:10    210s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 17:49:10    210s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 17:49:10    210s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 17:49:10    210s] SiteArray: use 430,080 bytes
[05/27 17:49:10    210s] SiteArray: current memory after site array memory allocation 3647.4M
[05/27 17:49:10    210s] SiteArray: FP blocked sites are writable
[05/27 17:49:10    210s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3647.4M, EPOCH TIME: 1748382550.499989
[05/27 17:49:10    210s] Process 336 wires and vias for routing blockage analysis
[05/27 17:49:10    210s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3647.4M, EPOCH TIME: 1748382550.500190
[05/27 17:49:10    210s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 17:49:10    210s] Atter site array init, number of instance map data is 0.
[05/27 17:49:10    210s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.180, REAL:0.176, MEM:3647.4M, EPOCH TIME: 1748382550.501089
[05/27 17:49:10    210s] 
[05/27 17:49:10    210s] 
[05/27 17:49:10    210s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:10    210s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.178, MEM:3647.4M, EPOCH TIME: 1748382550.502214
[05/27 17:49:10    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:10    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:10    210s] Starting delay calculation for Setup views
[05/27 17:49:10    210s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/27 17:49:10    210s] #################################################################################
[05/27 17:49:10    210s] # Design Stage: PreRoute
[05/27 17:49:10    210s] # Design Name: TOP
[05/27 17:49:10    210s] # Design Mode: 22nm
[05/27 17:49:10    210s] # Analysis Mode: MMMC Non-OCV 
[05/27 17:49:10    210s] # Parasitics Mode: No SPEF/RCDB 
[05/27 17:49:10    210s] # Signoff Settings: SI Off 
[05/27 17:49:10    210s] #################################################################################
[05/27 17:49:11    210s] Calculate delays in BcWc mode...
[05/27 17:49:11    210s] Topological Sorting (REAL = 0:00:00.0, MEM = 3676.5M, InitMEM = 3676.5M)
[05/27 17:49:11    210s] Start delay calculation (fullDC) (1 T). (MEM=3691.24)
[05/27 17:49:11    210s] End AAE Lib Interpolated Model. (MEM=3676.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 17:49:11    211s] Total number of fetched objects 1143
[05/27 17:49:11    211s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 17:49:11    211s] End delay calculation. (MEM=3713.3 CPU=0:00:00.3 REAL=0:00:00.0)
[05/27 17:49:11    211s] End delay calculation (fullDC). (MEM=3713.3 CPU=0:00:00.4 REAL=0:00:00.0)
[05/27 17:49:11    211s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3710.2M) ***
[05/27 17:49:11    211s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:03:32 mem=3710.2M)
[05/27 17:49:11    211s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.720  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.273   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -220    |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.326%
------------------------------------------------------------------

[05/27 17:49:11    211s] **optDesign ... cpu = 0:00:10, real = 0:00:32, mem = 3706.7M, totSessionCpu=0:03:32 **
[05/27 17:49:11    211s] Begin: Collecting metrics
[05/27 17:49:12    211s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 49.720 |   0 |       14.33 | 0:00:02  |        3666 |    0 |   2 |
 ------------------------------------------------------------------------------------ 
[05/27 17:49:12    211s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3715.9M, current mem=3706.7M)

[05/27 17:49:12    211s] End: Collecting metrics
[05/27 17:49:12    211s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.1/0:00:32.4 (0.3), totSession cpu/real = 0:03:31.8/0:06:18.9 (0.6), mem = 3661.3M
[05/27 17:49:12    211s] 
[05/27 17:49:12    211s] =============================================================================================
[05/27 17:49:12    211s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.10-p003_1
[05/27 17:49:12    211s] =============================================================================================
[05/27 17:49:12    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:49:12    211s] ---------------------------------------------------------------------------------------------
[05/27 17:49:12    211s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 17:49:12    211s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.6 % )     0:00:01.6 /  0:00:01.5    0.9
[05/27 17:49:12    211s] [ MetricReport           ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[05/27 17:49:12    211s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/27 17:49:12    211s] [ CellServerInit         ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 17:49:12    211s] [ LibAnalyzerInit        ]      2   0:00:04.9  (  15.2 % )     0:00:04.9 /  0:00:04.9    1.0
[05/27 17:49:12    211s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:12    211s] [ MetricInit             ]      1   0:00:01.1  (   3.4 % )     0:00:01.1 /  0:00:01.1    1.0
[05/27 17:49:12    211s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 17:49:12    211s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 17:49:12    211s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.7
[05/27 17:49:12    211s] [ UpdateTimingGraph      ]      1   0:00:00.5  (   1.6 % )     0:00:01.4 /  0:00:01.3    0.9
[05/27 17:49:12    211s] [ FullDelayCalc          ]      1   0:00:00.7  (   2.2 % )     0:00:00.7 /  0:00:00.6    0.8
[05/27 17:49:12    211s] [ TimingUpdate           ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 17:49:12    211s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:12    211s] [ MISC                   ]          0:00:23.9  (  73.7 % )     0:00:23.9 /  0:00:01.8    0.1
[05/27 17:49:12    211s] ---------------------------------------------------------------------------------------------
[05/27 17:49:12    211s]  InitOpt #1 TOTAL                   0:00:32.4  ( 100.0 % )     0:00:32.4 /  0:00:10.1    0.3
[05/27 17:49:12    211s] ---------------------------------------------------------------------------------------------
[05/27 17:49:12    211s] 
[05/27 17:49:12    211s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/27 17:49:12    211s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/27 17:49:12    211s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:32 mem=3661.3M
[05/27 17:49:12    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:3661.3M, EPOCH TIME: 1748382552.161998
[05/27 17:49:12    211s] Processing tracks to init pin-track alignment.
[05/27 17:49:12    211s] z: 1, totalTracks: 1
[05/27 17:49:12    211s] z: 3, totalTracks: 1
[05/27 17:49:12    211s] z: 5, totalTracks: 1
[05/27 17:49:12    211s] z: 7, totalTracks: 1
[05/27 17:49:12    211s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/27 17:49:12    211s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:49:12    211s] Initializing Route Infrastructure for color support ...
[05/27 17:49:12    211s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3661.3M, EPOCH TIME: 1748382552.162582
[05/27 17:49:12    211s] ### Add 31 auto generated vias to default rule
[05/27 17:49:12    211s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:3661.3M, EPOCH TIME: 1748382552.168996
[05/27 17:49:12    211s] Route Infrastructure Initialized for color support successfully.
[05/27 17:49:12    211s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:49:12    211s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3661.3M, EPOCH TIME: 1748382552.181992
[05/27 17:49:12    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    212s] 
[05/27 17:49:12    212s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:12    212s] 
[05/27 17:49:12    212s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:12    212s] OPERPROF:     Starting CMU at level 3, MEM:3661.3M, EPOCH TIME: 1748382552.350411
[05/27 17:49:12    212s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3661.3M, EPOCH TIME: 1748382552.350942
[05/27 17:49:12    212s] 
[05/27 17:49:12    212s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:49:12    212s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.169, MEM:3661.3M, EPOCH TIME: 1748382552.351279
[05/27 17:49:12    212s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3661.3M, EPOCH TIME: 1748382552.351361
[05/27 17:49:12    212s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3661.3M, EPOCH TIME: 1748382552.351828
[05/27 17:49:12    212s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3661.3MB).
[05/27 17:49:12    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.190, MEM:3661.3M, EPOCH TIME: 1748382552.352355
[05/27 17:49:12    212s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=3661.3M
[05/27 17:49:12    212s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3661.3M, EPOCH TIME: 1748382552.354490
[05/27 17:49:12    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    212s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:3661.3M, EPOCH TIME: 1748382552.361397
[05/27 17:49:12    212s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/27 17:49:12    212s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:32 mem=3661.3M
[05/27 17:49:12    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:3661.3M, EPOCH TIME: 1748382552.362198
[05/27 17:49:12    212s] Processing tracks to init pin-track alignment.
[05/27 17:49:12    212s] z: 1, totalTracks: 1
[05/27 17:49:12    212s] z: 3, totalTracks: 1
[05/27 17:49:12    212s] z: 5, totalTracks: 1
[05/27 17:49:12    212s] z: 7, totalTracks: 1
[05/27 17:49:12    212s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/27 17:49:12    212s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:49:12    212s] Initializing Route Infrastructure for color support ...
[05/27 17:49:12    212s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3661.3M, EPOCH TIME: 1748382552.362557
[05/27 17:49:12    212s] ### Add 31 auto generated vias to default rule
[05/27 17:49:12    212s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3661.3M, EPOCH TIME: 1748382552.366024
[05/27 17:49:12    212s] Route Infrastructure Initialized for color support successfully.
[05/27 17:49:12    212s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:49:12    212s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3661.3M, EPOCH TIME: 1748382552.373109
[05/27 17:49:12    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    212s] 
[05/27 17:49:12    212s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:12    212s] 
[05/27 17:49:12    212s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:12    212s] OPERPROF:     Starting CMU at level 3, MEM:3661.3M, EPOCH TIME: 1748382552.541314
[05/27 17:49:12    212s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3661.3M, EPOCH TIME: 1748382552.541870
[05/27 17:49:12    212s] 
[05/27 17:49:12    212s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:49:12    212s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.160, REAL:0.169, MEM:3661.3M, EPOCH TIME: 1748382552.542204
[05/27 17:49:12    212s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3661.3M, EPOCH TIME: 1748382552.542286
[05/27 17:49:12    212s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3661.3M, EPOCH TIME: 1748382552.542748
[05/27 17:49:12    212s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3661.3MB).
[05/27 17:49:12    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.181, MEM:3661.3M, EPOCH TIME: 1748382552.543243
[05/27 17:49:12    212s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=3661.3M
[05/27 17:49:12    212s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3661.3M, EPOCH TIME: 1748382552.544868
[05/27 17:49:12    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:12    212s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:3661.3M, EPOCH TIME: 1748382552.552776
[05/27 17:49:12    212s] *** Starting optimizing excluded clock nets MEM= 3661.3M) ***
[05/27 17:49:12    212s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3661.3M) ***
[05/27 17:49:12    212s] The useful skew maximum allowed delay is: 0.3
[05/27 17:49:12    212s] 
[05/27 17:49:12    212s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:49:12    212s] Deleting Lib Analyzer.
[05/27 17:49:12    212s] 
[05/27 17:49:12    212s] TimeStamp Deleting Cell Server End ...
[05/27 17:49:12    212s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 17:49:13    212s] 
[05/27 17:49:13    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:49:13    212s] Summary for sequential cells identification: 
[05/27 17:49:13    212s]   Identified SBFF number: 299
[05/27 17:49:13    212s]   Identified MBFF number: 75
[05/27 17:49:13    212s]   Identified SB Latch number: 22
[05/27 17:49:13    212s]   Identified MB Latch number: 0
[05/27 17:49:13    212s]   Not identified SBFF number: 15
[05/27 17:49:13    212s]   Not identified MBFF number: 0
[05/27 17:49:13    212s]   Not identified SB Latch number: 0
[05/27 17:49:13    212s]   Not identified MB Latch number: 0
[05/27 17:49:13    212s]   Number of sequential cells which are not FFs: 45
[05/27 17:49:13    212s]  Visiting view : view_slow_mission
[05/27 17:49:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:49:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:49:13    212s]  Visiting view : view_fast_mission
[05/27 17:49:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:49:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:49:13    212s] TLC MultiMap info (StdDelay):
[05/27 17:49:13    212s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:49:13    212s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:49:13    212s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:49:13    212s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:49:13    212s]  Setting StdDelay to: 6.1ps
[05/27 17:49:13    212s] 
[05/27 17:49:13    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:49:13    212s] 
[05/27 17:49:13    212s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:49:13    212s] 
[05/27 17:49:13    212s] TimeStamp Deleting Cell Server End ...
[05/27 17:49:13    212s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:32.7/0:06:19.9 (0.6), mem = 3663.3M
[05/27 17:49:13    212s] Info: 1 ideal net excluded from IPO operation.
[05/27 17:49:13    212s] Info: 1 clock net  excluded from IPO operation.
[05/27 17:49:13    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=3663.3M
[05/27 17:49:13    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=3663.3M
[05/27 17:49:13    212s] 
[05/27 17:49:13    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:49:13    212s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:49:13    212s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:49:13    212s] Summary for sequential cells identification: 
[05/27 17:49:13    212s]   Identified SBFF number: 299
[05/27 17:49:13    212s]   Identified MBFF number: 75
[05/27 17:49:13    212s]   Identified SB Latch number: 22
[05/27 17:49:13    212s]   Identified MB Latch number: 0
[05/27 17:49:13    212s]   Not identified SBFF number: 15
[05/27 17:49:13    212s]   Not identified MBFF number: 0
[05/27 17:49:13    212s]   Not identified SB Latch number: 0
[05/27 17:49:13    212s]   Not identified MB Latch number: 0
[05/27 17:49:13    212s]   Number of sequential cells which are not FFs: 45
[05/27 17:49:13    212s]  Visiting view : view_slow_mission
[05/27 17:49:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:49:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:49:13    212s]  Visiting view : view_fast_mission
[05/27 17:49:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:49:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:49:13    212s] TLC MultiMap info (StdDelay):
[05/27 17:49:13    212s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:49:13    212s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:49:13    212s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:49:13    212s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:49:13    212s]  Setting StdDelay to: 6.1ps
[05/27 17:49:13    212s] 
[05/27 17:49:13    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:49:13    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.75591.1
[05/27 17:49:13    212s] 
[05/27 17:49:13    212s] Creating Lib Analyzer ...
[05/27 17:49:13    213s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/27 17:49:13    213s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/27 17:49:13    213s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/27 17:49:13    213s] 
[05/27 17:49:13    213s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:49:15    214s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:35 mem=3663.3M
[05/27 17:49:15    215s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:35 mem=3663.3M
[05/27 17:49:15    215s] Creating Lib Analyzer, finished. 
[05/27 17:49:15    215s] 
[05/27 17:49:15    215s] Active Setup views: view_slow_mission 
[05/27 17:49:15    215s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3663.3M, EPOCH TIME: 1748382555.682915
[05/27 17:49:15    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:15    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:15    215s] 
[05/27 17:49:15    215s] 
[05/27 17:49:15    215s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:15    215s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.179, MEM:3663.3M, EPOCH TIME: 1748382555.861562
[05/27 17:49:15    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:15    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:15    215s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/27 17:49:15    215s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/27 17:49:15    215s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/27 17:49:15    215s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:35 mem=3663.3M
[05/27 17:49:15    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:3663.3M, EPOCH TIME: 1748382555.866569
[05/27 17:49:15    215s] Processing tracks to init pin-track alignment.
[05/27 17:49:15    215s] z: 1, totalTracks: 1
[05/27 17:49:15    215s] z: 3, totalTracks: 1
[05/27 17:49:15    215s] z: 5, totalTracks: 1
[05/27 17:49:15    215s] z: 7, totalTracks: 1
[05/27 17:49:15    215s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/27 17:49:15    215s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:49:15    215s] Initializing Route Infrastructure for color support ...
[05/27 17:49:15    215s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3663.3M, EPOCH TIME: 1748382555.866890
[05/27 17:49:15    215s] ### Add 31 auto generated vias to default rule
[05/27 17:49:15    215s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.020, REAL:0.006, MEM:3663.3M, EPOCH TIME: 1748382555.872850
[05/27 17:49:15    215s] Route Infrastructure Initialized for color support successfully.
[05/27 17:49:15    215s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:49:15    215s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3663.3M, EPOCH TIME: 1748382555.879906
[05/27 17:49:15    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:15    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:16    215s] 
[05/27 17:49:16    215s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:16    215s] 
[05/27 17:49:16    215s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:16    215s] OPERPROF:     Starting CMU at level 3, MEM:3663.3M, EPOCH TIME: 1748382556.048225
[05/27 17:49:16    215s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3663.3M, EPOCH TIME: 1748382556.048741
[05/27 17:49:16    215s] 
[05/27 17:49:16    215s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:49:16    215s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.169, MEM:3663.3M, EPOCH TIME: 1748382556.049040
[05/27 17:49:16    215s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3663.3M, EPOCH TIME: 1748382556.049125
[05/27 17:49:16    215s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3663.3M, EPOCH TIME: 1748382556.049414
[05/27 17:49:16    215s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3663.3MB).
[05/27 17:49:16    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.183, MEM:3663.3M, EPOCH TIME: 1748382556.049896
[05/27 17:49:16    215s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/27 17:49:16    215s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/27 17:49:16    215s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:36 mem=3663.3M
[05/27 17:49:16    215s] 
[05/27 17:49:16    215s] Footprint cell information for calculating maxBufDist
[05/27 17:49:16    215s] *info: There are 20 candidate Buffer cells
[05/27 17:49:16    215s] *info: There are 20 candidate Inverter cells
[05/27 17:49:16    215s] 
[05/27 17:49:16    216s] #optDebug: Start CG creation (mem=3663.3M)
[05/27 17:49:16    216s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:16    216s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:16    216s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:16    216s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:16    216s] ToF 88.4500um
[05/27 17:49:17    216s] (cpu=0:00:00.6, mem=3757.1M)
[05/27 17:49:17    216s]  ...processing cgPrt (cpu=0:00:00.6, mem=3757.1M)
[05/27 17:49:17    216s]  ...processing cgEgp (cpu=0:00:00.6, mem=3757.1M)
[05/27 17:49:17    216s]  ...processing cgPbk (cpu=0:00:00.6, mem=3757.1M)
[05/27 17:49:17    216s]  ...processing cgNrb(cpu=0:00:00.6, mem=3757.1M)
[05/27 17:49:17    216s]  ...processing cgObs (cpu=0:00:00.6, mem=3757.1M)
[05/27 17:49:17    216s]  ...processing cgCon (cpu=0:00:00.6, mem=3757.1M)
[05/27 17:49:17    216s]  ...processing cgPdm (cpu=0:00:00.6, mem=3757.1M)
[05/27 17:49:17    216s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=3757.1M)
[05/27 17:49:17    216s] ### Creating RouteCongInterface, started
[05/27 17:49:17    216s] 
[05/27 17:49:17    216s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/27 17:49:17    216s] 
[05/27 17:49:17    216s] #optDebug: {0, 1.000}
[05/27 17:49:17    216s] ### Creating RouteCongInterface, finished
[05/27 17:49:17    216s] {MG  {8 0 1.8 0.296732} }
[05/27 17:49:17    216s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3757.1M, EPOCH TIME: 1748382557.115802
[05/27 17:49:17    216s] Found 0 hard placement blockage before merging.
[05/27 17:49:17    216s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3757.1M, EPOCH TIME: 1748382557.116039
[05/27 17:49:17    216s] 
[05/27 17:49:17    216s] Netlist preparation processing... 
[05/27 17:49:17    216s] Removed 0 instance
[05/27 17:49:17    216s] *info: Marking 0 isolation instances dont touch
[05/27 17:49:17    216s] *info: Marking 0 level shifter instances dont touch
[05/27 17:49:17    216s] Deleting 0 temporary hard placement blockage(s).
[05/27 17:49:17    216s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1122
[05/27 17:49:17    216s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3792.1M, EPOCH TIME: 1748382557.150777
[05/27 17:49:17    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1122).
[05/27 17:49:17    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:17    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:17    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:17    216s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:3680.1M, EPOCH TIME: 1748382557.158563
[05/27 17:49:17    216s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.75591.1
[05/27 17:49:17    216s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:03:36.7/0:06:23.9 (0.6), mem = 3680.1M
[05/27 17:49:17    216s] 
[05/27 17:49:17    216s] =============================================================================================
[05/27 17:49:17    216s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.10-p003_1
[05/27 17:49:17    216s] =============================================================================================
[05/27 17:49:17    216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:49:17    216s] ---------------------------------------------------------------------------------------------
[05/27 17:49:17    216s] [ CellServerInit         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/27 17:49:17    216s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  54.6 % )     0:00:02.2 /  0:00:02.2    1.0
[05/27 17:49:17    216s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:17    216s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:17    216s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[05/27 17:49:17    216s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:17    216s] [ SteinerInterfaceInit   ]      1   0:00:01.0  (  25.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 17:49:17    216s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:17    216s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:17    216s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:17    216s] [ MISC                   ]          0:00:00.5  (  13.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/27 17:49:17    216s] ---------------------------------------------------------------------------------------------
[05/27 17:49:17    216s]  SimplifyNetlist #1 TOTAL           0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[05/27 17:49:17    216s] ---------------------------------------------------------------------------------------------
[05/27 17:49:17    216s] 
[05/27 17:49:17    216s] Begin: Collecting metrics
[05/27 17:49:17    216s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 49.720 |   0 |       14.33 | 0:00:02  |        3666 |    0 |   2 |
| simplify_netlist |        |     |             | 0:00:05  |        3680 |      |     |
 ------------------------------------------------------------------------------------- 
[05/27 17:49:17    216s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3710.9M, current mem=3710.9M)

[05/27 17:49:17    216s] End: Collecting metrics
[05/27 17:49:17    216s] Running new flow changes for HFN
[05/27 17:49:17    216s] Begin: GigaOpt high fanout net optimization
[05/27 17:49:17    216s] GigaOpt HFN: use maxLocalDensity 1.2
[05/27 17:49:17    216s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/27 17:49:17    216s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:36.9/0:06:24.1 (0.6), mem = 3680.1M
[05/27 17:49:17    216s] Info: 1 ideal net excluded from IPO operation.
[05/27 17:49:17    216s] Info: 1 clock net  excluded from IPO operation.
[05/27 17:49:17    216s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.75591.2
[05/27 17:49:17    216s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/27 17:49:17    217s] 
[05/27 17:49:17    217s] Active Setup views: view_slow_mission 
[05/27 17:49:17    217s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3680.1M, EPOCH TIME: 1748382557.591808
[05/27 17:49:17    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:17    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:17    217s] 
[05/27 17:49:17    217s] 
[05/27 17:49:17    217s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:17    217s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.160, REAL:0.168, MEM:3680.1M, EPOCH TIME: 1748382557.759373
[05/27 17:49:17    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:17    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:17    217s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/27 17:49:17    217s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/27 17:49:17    217s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/27 17:49:17    217s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:37 mem=3680.1M
[05/27 17:49:17    217s] OPERPROF: Starting DPlace-Init at level 1, MEM:3680.1M, EPOCH TIME: 1748382557.763930
[05/27 17:49:17    217s] Processing tracks to init pin-track alignment.
[05/27 17:49:17    217s] z: 1, totalTracks: 1
[05/27 17:49:17    217s] z: 3, totalTracks: 1
[05/27 17:49:17    217s] z: 5, totalTracks: 1
[05/27 17:49:17    217s] z: 7, totalTracks: 1
[05/27 17:49:17    217s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/27 17:49:17    217s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:49:17    217s] Initializing Route Infrastructure for color support ...
[05/27 17:49:17    217s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3680.1M, EPOCH TIME: 1748382557.764241
[05/27 17:49:17    217s] ### Add 31 auto generated vias to default rule
[05/27 17:49:17    217s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3680.1M, EPOCH TIME: 1748382557.767700
[05/27 17:49:17    217s] Route Infrastructure Initialized for color support successfully.
[05/27 17:49:17    217s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:49:17    217s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3680.1M, EPOCH TIME: 1748382557.774589
[05/27 17:49:17    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:17    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:17    217s] 
[05/27 17:49:17    217s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:17    217s] 
[05/27 17:49:17    217s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:17    217s] OPERPROF:     Starting CMU at level 3, MEM:3680.1M, EPOCH TIME: 1748382557.942122
[05/27 17:49:17    217s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3680.1M, EPOCH TIME: 1748382557.942612
[05/27 17:49:17    217s] 
[05/27 17:49:17    217s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:49:17    217s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.168, MEM:3680.1M, EPOCH TIME: 1748382557.942918
[05/27 17:49:17    217s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3680.1M, EPOCH TIME: 1748382557.942989
[05/27 17:49:17    217s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3680.1M, EPOCH TIME: 1748382557.943377
[05/27 17:49:17    217s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3680.1MB).
[05/27 17:49:17    217s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:3680.1M, EPOCH TIME: 1748382557.943827
[05/27 17:49:17    217s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/27 17:49:17    217s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/27 17:49:17    217s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:38 mem=3680.1M
[05/27 17:49:17    217s] ### Creating RouteCongInterface, started
[05/27 17:49:17    217s] 
[05/27 17:49:17    217s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/27 17:49:17    217s] 
[05/27 17:49:17    217s] #optDebug: {0, 1.000}
[05/27 17:49:17    217s] ### Creating RouteCongInterface, finished
[05/27 17:49:17    217s] {MG  {8 0 1.8 0.296732} }
[05/27 17:49:18    217s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:18    217s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:18    217s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:18    217s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:18    217s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:18    217s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:18    217s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:18    218s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:18    218s] AoF 551.2950um
[05/27 17:49:18    218s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 17:49:18    218s] Total-nets :: 1143, Stn-nets :: 0, ratio :: 0 %, Total-len 5836.3, Stn-len 0
[05/27 17:49:18    218s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1122
[05/27 17:49:18    218s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3738.3M, EPOCH TIME: 1748382558.536485
[05/27 17:49:18    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:18    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:18    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:18    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:18    218s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3679.3M, EPOCH TIME: 1748382558.545641
[05/27 17:49:18    218s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.75591.2
[05/27 17:49:18    218s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:03:38.1/0:06:25.3 (0.6), mem = 3679.3M
[05/27 17:49:18    218s] 
[05/27 17:49:18    218s] =============================================================================================
[05/27 17:49:18    218s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.10-p003_1
[05/27 17:49:18    218s] =============================================================================================
[05/27 17:49:18    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:49:18    218s] ---------------------------------------------------------------------------------------------
[05/27 17:49:18    218s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:18    218s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:18    218s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:18    218s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:18    218s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:18    218s] [ DetailPlaceInit        ]      1   0:00:00.2  (  15.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:18    218s] [ MISC                   ]          0:00:01.0  (  83.4 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 17:49:18    218s] ---------------------------------------------------------------------------------------------
[05/27 17:49:18    218s]  DrvOpt #1 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[05/27 17:49:18    218s] ---------------------------------------------------------------------------------------------
[05/27 17:49:18    218s] 
[05/27 17:49:18    218s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/27 17:49:18    218s] End: GigaOpt high fanout net optimization
[05/27 17:49:18    218s] Begin: Collecting metrics
[05/27 17:49:18    218s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 49.720 |   0 |       14.33 | 0:00:02  |        3666 |    0 |   2 |
| simplify_netlist |        |     |             | 0:00:05  |        3680 |      |     |
| drv_fixing       |        |     |             | 0:00:01  |        3679 |      |     |
 ------------------------------------------------------------------------------------- 
[05/27 17:49:18    218s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3711.0M, current mem=3711.0M)

[05/27 17:49:18    218s] End: Collecting metrics
[05/27 17:49:18    218s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 17:49:18    218s] 
[05/27 17:49:18    218s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:49:18    218s] Deleting Lib Analyzer.
[05/27 17:49:18    218s] 
[05/27 17:49:18    218s] TimeStamp Deleting Cell Server End ...
[05/27 17:49:18    218s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 17:49:18    218s] 
[05/27 17:49:18    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:49:18    218s] Summary for sequential cells identification: 
[05/27 17:49:18    218s]   Identified SBFF number: 299
[05/27 17:49:18    218s]   Identified MBFF number: 75
[05/27 17:49:18    218s]   Identified SB Latch number: 22
[05/27 17:49:18    218s]   Identified MB Latch number: 0
[05/27 17:49:18    218s]   Not identified SBFF number: 15
[05/27 17:49:18    218s]   Not identified MBFF number: 0
[05/27 17:49:18    218s]   Not identified SB Latch number: 0
[05/27 17:49:18    218s]   Not identified MB Latch number: 0
[05/27 17:49:18    218s]   Number of sequential cells which are not FFs: 45
[05/27 17:49:18    218s]  Visiting view : view_slow_mission
[05/27 17:49:18    218s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:49:18    218s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:49:18    218s]  Visiting view : view_fast_mission
[05/27 17:49:18    218s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:49:18    218s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:49:18    218s] TLC MultiMap info (StdDelay):
[05/27 17:49:18    218s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:49:18    218s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:49:18    218s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:49:18    218s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:49:18    218s]  Setting StdDelay to: 6.1ps
[05/27 17:49:18    218s] 
[05/27 17:49:18    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:49:18    218s] 
[05/27 17:49:18    218s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:49:18    218s] 
[05/27 17:49:18    218s] TimeStamp Deleting Cell Server End ...
[05/27 17:49:18    218s] Begin: GigaOpt DRV Optimization
[05/27 17:49:18    218s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/27 17:49:18    218s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:38.5/0:06:25.7 (0.6), mem = 3679.3M
[05/27 17:49:18    218s] Info: 1 ideal net excluded from IPO operation.
[05/27 17:49:18    218s] Info: 1 clock net  excluded from IPO operation.
[05/27 17:49:18    218s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.75591.3
[05/27 17:49:18    218s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/27 17:49:18    218s] 
[05/27 17:49:18    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:49:18    218s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:49:18    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:49:19    218s] Summary for sequential cells identification: 
[05/27 17:49:19    218s]   Identified SBFF number: 299
[05/27 17:49:19    218s]   Identified MBFF number: 75
[05/27 17:49:19    218s]   Identified SB Latch number: 22
[05/27 17:49:19    218s]   Identified MB Latch number: 0
[05/27 17:49:19    218s]   Not identified SBFF number: 15
[05/27 17:49:19    218s]   Not identified MBFF number: 0
[05/27 17:49:19    218s]   Not identified SB Latch number: 0
[05/27 17:49:19    218s]   Not identified MB Latch number: 0
[05/27 17:49:19    218s]   Number of sequential cells which are not FFs: 45
[05/27 17:49:19    218s]  Visiting view : view_slow_mission
[05/27 17:49:19    218s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:49:19    218s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:49:19    218s]  Visiting view : view_fast_mission
[05/27 17:49:19    218s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:49:19    218s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:49:19    218s] TLC MultiMap info (StdDelay):
[05/27 17:49:19    218s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:49:19    218s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:49:19    218s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:49:19    218s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:49:19    218s]  Setting StdDelay to: 6.1ps
[05/27 17:49:19    218s] 
[05/27 17:49:19    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:49:19    218s] 
[05/27 17:49:19    218s] Creating Lib Analyzer ...
[05/27 17:49:19    219s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/27 17:49:19    219s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/27 17:49:19    219s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/27 17:49:19    219s] 
[05/27 17:49:19    219s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:49:20    220s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:41 mem=3679.3M
[05/27 17:49:21    220s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:41 mem=3679.3M
[05/27 17:49:21    220s] Creating Lib Analyzer, finished. 
[05/27 17:49:21    221s] 
[05/27 17:49:21    221s] Active Setup views: view_slow_mission 
[05/27 17:49:21    221s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3679.3M, EPOCH TIME: 1748382561.406110
[05/27 17:49:21    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:21    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:21    221s] 
[05/27 17:49:21    221s] 
[05/27 17:49:21    221s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:21    221s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.175, MEM:3679.3M, EPOCH TIME: 1748382561.580992
[05/27 17:49:21    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:21    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:21    221s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/27 17:49:21    221s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/27 17:49:21    221s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/27 17:49:21    221s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:41 mem=3679.3M
[05/27 17:49:21    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:3679.3M, EPOCH TIME: 1748382561.585588
[05/27 17:49:21    221s] Processing tracks to init pin-track alignment.
[05/27 17:49:21    221s] z: 1, totalTracks: 1
[05/27 17:49:21    221s] z: 3, totalTracks: 1
[05/27 17:49:21    221s] z: 5, totalTracks: 1
[05/27 17:49:21    221s] z: 7, totalTracks: 1
[05/27 17:49:21    221s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/27 17:49:21    221s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:49:21    221s] Initializing Route Infrastructure for color support ...
[05/27 17:49:21    221s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3679.3M, EPOCH TIME: 1748382561.585905
[05/27 17:49:21    221s] ### Add 31 auto generated vias to default rule
[05/27 17:49:21    221s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:3679.3M, EPOCH TIME: 1748382561.591595
[05/27 17:49:21    221s] Route Infrastructure Initialized for color support successfully.
[05/27 17:49:21    221s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:49:21    221s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3679.3M, EPOCH TIME: 1748382561.598465
[05/27 17:49:21    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:21    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:21    221s] 
[05/27 17:49:21    221s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:21    221s] 
[05/27 17:49:21    221s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:21    221s] OPERPROF:     Starting CMU at level 3, MEM:3679.3M, EPOCH TIME: 1748382561.764396
[05/27 17:49:21    221s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3679.3M, EPOCH TIME: 1748382561.764909
[05/27 17:49:21    221s] 
[05/27 17:49:21    221s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:49:21    221s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.167, MEM:3679.3M, EPOCH TIME: 1748382561.765229
[05/27 17:49:21    221s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3679.3M, EPOCH TIME: 1748382561.765303
[05/27 17:49:21    221s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3679.3M, EPOCH TIME: 1748382561.765625
[05/27 17:49:21    221s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3679.3MB).
[05/27 17:49:21    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.181, MEM:3679.3M, EPOCH TIME: 1748382561.766155
[05/27 17:49:21    221s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/27 17:49:21    221s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/27 17:49:21    221s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:41 mem=3679.3M
[05/27 17:49:21    221s] ### Creating RouteCongInterface, started
[05/27 17:49:21    221s] 
[05/27 17:49:21    221s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/27 17:49:21    221s] 
[05/27 17:49:21    221s] #optDebug: {0, 1.000}
[05/27 17:49:21    221s] ### Creating RouteCongInterface, finished
[05/27 17:49:21    221s] {MG  {8 0 1.8 0.296732} }
[05/27 17:49:21    221s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:22    221s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:22    221s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:22    221s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:22    221s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:22    221s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:22    221s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:22    221s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:22    221s] AoF 551.2950um
[05/27 17:49:22    222s] [GPS-DRV] Optimizer inputs ============================= 
[05/27 17:49:22    222s] [GPS-DRV] drvFixingStage: Large Scale
[05/27 17:49:22    222s] [GPS-DRV] costLowerBound: 0.1
[05/27 17:49:22    222s] [GPS-DRV] setupTNSCost  : 0
[05/27 17:49:22    222s] [GPS-DRV] maxIter       : 2
[05/27 17:49:22    222s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[05/27 17:49:22    222s] [GPS-DRV] Optimizer parameters ============================= 
[05/27 17:49:22    222s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/27 17:49:22    222s] [GPS-DRV] maxDensity (design): 0.95
[05/27 17:49:22    222s] [GPS-DRV] maxLocalDensity: 1.2
[05/27 17:49:22    222s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/27 17:49:22    222s] [GPS-DRV] Dflt RT Characteristic Length 338.736um AoF 551.295um x 1
[05/27 17:49:22    222s] [GPS-DRV] isCPECostingOn: false
[05/27 17:49:22    222s] [GPS-DRV] All active and enabled setup views
[05/27 17:49:22    222s] [GPS-DRV]     view_slow_mission
[05/27 17:49:22    222s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/27 17:49:22    222s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/27 17:49:22    222s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/27 17:49:22    222s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[05/27 17:49:22    222s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/27 17:49:22    222s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3737.5M, EPOCH TIME: 1748382562.422050
[05/27 17:49:22    222s] Found 0 hard placement blockage before merging.
[05/27 17:49:22    222s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3737.5M, EPOCH TIME: 1748382562.422212
[05/27 17:49:22    222s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[05/27 17:49:22    222s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/27 17:49:22    222s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 17:49:22    222s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/27 17:49:22    222s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 17:49:22    222s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/27 17:49:22    222s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 17:49:22    222s] Info: violation cost 71.816925 (cap = 70.816925, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[05/27 17:49:22    222s] |     0|     0|     0.00|     3|     3|    -0.27|    98|    98|     0|     0|    49.72|     0.00|       0|       0|       0| 14.33%|          |         |
[05/27 17:49:22    222s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 17:49:22    222s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.57|     0.00|       4|       3|       0| 14.37%| 0:00:00.0|  3781.1M|
[05/27 17:49:22    222s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 17:49:22    222s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.57|     0.00|       0|       0|       0| 14.37%| 0:00:00.0|  3781.1M|
[05/27 17:49:22    222s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 17:49:22    222s] Bottom Preferred Layer:
[05/27 17:49:22    222s]     None
[05/27 17:49:22    222s] Via Pillar Rule:
[05/27 17:49:22    222s]     None
[05/27 17:49:22    222s] Finished writing unified metrics of routing constraints.
[05/27 17:49:22    222s] 
[05/27 17:49:22    222s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3781.1M) ***
[05/27 17:49:22    222s] 
[05/27 17:49:22    222s] Deleting 0 temporary hard placement blockage(s).
[05/27 17:49:22    222s] Total-nets :: 1150, Stn-nets :: 0, ratio :: 0 %, Total-len 5836.09, Stn-len 0
[05/27 17:49:22    222s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1129
[05/27 17:49:22    222s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3781.1M, EPOCH TIME: 1748382562.699565
[05/27 17:49:22    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1129).
[05/27 17:49:22    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:22    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:22    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:22    222s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3700.1M, EPOCH TIME: 1748382562.708193
[05/27 17:49:22    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.75591.3
[05/27 17:49:22    222s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:03.7 (1.0), totSession cpu/real = 0:03:42.3/0:06:29.5 (0.6), mem = 3700.1M
[05/27 17:49:22    222s] 
[05/27 17:49:22    222s] =============================================================================================
[05/27 17:49:22    222s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.10-p003_1
[05/27 17:49:22    222s] =============================================================================================
[05/27 17:49:22    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:49:22    222s] ---------------------------------------------------------------------------------------------
[05/27 17:49:22    222s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:22    222s] [ CellServerInit         ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/27 17:49:22    222s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  57.6 % )     0:00:02.1 /  0:00:02.2    1.0
[05/27 17:49:22    222s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:22    222s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:22    222s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[05/27 17:49:22    222s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:22    222s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:22    222s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 17:49:22    222s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:22    222s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:22    222s] [ OptEval                ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 17:49:22    222s] [ OptCommit              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[05/27 17:49:22    222s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 17:49:22    222s] [ IncrDelayCalc          ]      9   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 17:49:22    222s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/27 17:49:22    222s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:22    222s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:22    222s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[05/27 17:49:22    222s] [ MISC                   ]          0:00:01.1  (  28.6 % )     0:00:01.1 /  0:00:01.1    1.0
[05/27 17:49:22    222s] ---------------------------------------------------------------------------------------------
[05/27 17:49:22    222s]  DrvOpt #2 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.8    1.0
[05/27 17:49:22    222s] ---------------------------------------------------------------------------------------------
[05/27 17:49:22    222s] 
[05/27 17:49:22    222s] End: GigaOpt DRV Optimization
[05/27 17:49:22    222s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/27 17:49:22    222s] **optDesign ... cpu = 0:00:21, real = 0:00:43, mem = 3719.7M, totSessionCpu=0:03:42 **
[05/27 17:49:22    222s] Begin: Collecting metrics
[05/27 17:49:22    222s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.720 |           |        0 |       14.33 | 0:00:02  |        3666 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |        3680 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:01  |        3679 |      |     |
| drv_fixing_2     |     0.000 |   49.572 |         0 |        0 |       14.37 | 0:00:04  |        3700 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[05/27 17:49:22    222s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3726.2M, current mem=3719.7M)

[05/27 17:49:22    222s] End: Collecting metrics
[05/27 17:49:22    222s] 
[05/27 17:49:22    222s] Active setup views:
[05/27 17:49:22    222s]  view_slow_mission
[05/27 17:49:22    222s]   Dominating endpoints: 0
[05/27 17:49:22    222s]   Dominating TNS: -0.000
[05/27 17:49:22    222s] 
[05/27 17:49:22    222s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 17:49:22    222s] 
[05/27 17:49:22    222s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:49:22    222s] Deleting Lib Analyzer.
[05/27 17:49:22    222s] 
[05/27 17:49:22    222s] TimeStamp Deleting Cell Server End ...
[05/27 17:49:22    222s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 17:49:23    222s] 
[05/27 17:49:23    222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:49:23    222s] Summary for sequential cells identification: 
[05/27 17:49:23    222s]   Identified SBFF number: 299
[05/27 17:49:23    222s]   Identified MBFF number: 75
[05/27 17:49:23    222s]   Identified SB Latch number: 22
[05/27 17:49:23    222s]   Identified MB Latch number: 0
[05/27 17:49:23    222s]   Not identified SBFF number: 15
[05/27 17:49:23    222s]   Not identified MBFF number: 0
[05/27 17:49:23    222s]   Not identified SB Latch number: 0
[05/27 17:49:23    222s]   Not identified MB Latch number: 0
[05/27 17:49:23    222s]   Number of sequential cells which are not FFs: 45
[05/27 17:49:23    222s]  Visiting view : view_slow_mission
[05/27 17:49:23    222s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:49:23    222s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:49:23    222s]  Visiting view : view_fast_mission
[05/27 17:49:23    222s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:49:23    222s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:49:23    222s] TLC MultiMap info (StdDelay):
[05/27 17:49:23    222s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:49:23    222s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:49:23    222s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:49:23    222s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:49:23    222s]  Setting StdDelay to: 6.1ps
[05/27 17:49:23    222s] 
[05/27 17:49:23    222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:49:23    222s] 
[05/27 17:49:23    222s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:49:23    222s] 
[05/27 17:49:23    222s] TimeStamp Deleting Cell Server End ...
[05/27 17:49:23    222s] Begin: GigaOpt Global Optimization
[05/27 17:49:23    222s] *info: use new DP (enabled)
[05/27 17:49:23    222s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/27 17:49:23    222s] Info: 1 ideal net excluded from IPO operation.
[05/27 17:49:23    222s] Info: 1 clock net  excluded from IPO operation.
[05/27 17:49:23    222s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:42.8/0:06:29.9 (0.6), mem = 3758.2M
[05/27 17:49:23    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.75591.4
[05/27 17:49:23    222s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/27 17:49:23    222s] 
[05/27 17:49:23    222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:49:23    222s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:49:23    222s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:49:23    222s] Summary for sequential cells identification: 
[05/27 17:49:23    222s]   Identified SBFF number: 299
[05/27 17:49:23    222s]   Identified MBFF number: 75
[05/27 17:49:23    222s]   Identified SB Latch number: 22
[05/27 17:49:23    222s]   Identified MB Latch number: 0
[05/27 17:49:23    222s]   Not identified SBFF number: 15
[05/27 17:49:23    222s]   Not identified MBFF number: 0
[05/27 17:49:23    222s]   Not identified SB Latch number: 0
[05/27 17:49:23    222s]   Not identified MB Latch number: 0
[05/27 17:49:23    222s]   Number of sequential cells which are not FFs: 45
[05/27 17:49:23    222s]  Visiting view : view_slow_mission
[05/27 17:49:23    222s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:49:23    222s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:49:23    222s]  Visiting view : view_fast_mission
[05/27 17:49:23    222s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:49:23    222s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:49:23    222s] TLC MultiMap info (StdDelay):
[05/27 17:49:23    222s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:49:23    222s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:49:23    222s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:49:23    222s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:49:23    222s]  Setting StdDelay to: 6.1ps
[05/27 17:49:23    222s] 
[05/27 17:49:23    222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:49:23    222s] 
[05/27 17:49:23    222s] Creating Lib Analyzer ...
[05/27 17:49:23    223s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/27 17:49:23    223s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/27 17:49:23    223s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/27 17:49:23    223s] 
[05/27 17:49:23    223s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:49:25    224s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:45 mem=3758.2M
[05/27 17:49:25    224s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:45 mem=3758.2M
[05/27 17:49:25    224s] Creating Lib Analyzer, finished. 
[05/27 17:49:25    225s] 
[05/27 17:49:25    225s] Active Setup views: view_slow_mission 
[05/27 17:49:25    225s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3758.2M, EPOCH TIME: 1748382565.541310
[05/27 17:49:25    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:25    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:25    225s] 
[05/27 17:49:25    225s] 
[05/27 17:49:25    225s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:25    225s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.170, MEM:3758.2M, EPOCH TIME: 1748382565.711395
[05/27 17:49:25    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:25    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:25    225s] [oiPhyDebug] optDemand 516404160.00, spDemand 516404160.00.
[05/27 17:49:25    225s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1129
[05/27 17:49:25    225s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/27 17:49:25    225s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:45 mem=3758.2M
[05/27 17:49:25    225s] OPERPROF: Starting DPlace-Init at level 1, MEM:3758.2M, EPOCH TIME: 1748382565.715808
[05/27 17:49:25    225s] Processing tracks to init pin-track alignment.
[05/27 17:49:25    225s] z: 1, totalTracks: 1
[05/27 17:49:25    225s] z: 3, totalTracks: 1
[05/27 17:49:25    225s] z: 5, totalTracks: 1
[05/27 17:49:25    225s] z: 7, totalTracks: 1
[05/27 17:49:25    225s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/27 17:49:25    225s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:49:25    225s] Initializing Route Infrastructure for color support ...
[05/27 17:49:25    225s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3758.2M, EPOCH TIME: 1748382565.716120
[05/27 17:49:25    225s] ### Add 31 auto generated vias to default rule
[05/27 17:49:25    225s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3758.2M, EPOCH TIME: 1748382565.719624
[05/27 17:49:25    225s] Route Infrastructure Initialized for color support successfully.
[05/27 17:49:25    225s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:49:25    225s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3758.2M, EPOCH TIME: 1748382565.726131
[05/27 17:49:25    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:25    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:25    225s] 
[05/27 17:49:25    225s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:25    225s] 
[05/27 17:49:25    225s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:25    225s] OPERPROF:     Starting CMU at level 3, MEM:3758.2M, EPOCH TIME: 1748382565.889794
[05/27 17:49:25    225s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3758.2M, EPOCH TIME: 1748382565.890316
[05/27 17:49:25    225s] 
[05/27 17:49:25    225s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:49:25    225s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.160, REAL:0.165, MEM:3758.2M, EPOCH TIME: 1748382565.890644
[05/27 17:49:25    225s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3758.2M, EPOCH TIME: 1748382565.890722
[05/27 17:49:25    225s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3758.2M, EPOCH TIME: 1748382565.891049
[05/27 17:49:25    225s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3758.2MB).
[05/27 17:49:25    225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.176, MEM:3758.2M, EPOCH TIME: 1748382565.891505
[05/27 17:49:25    225s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/27 17:49:25    225s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1129
[05/27 17:49:25    225s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=3758.2M
[05/27 17:49:25    225s] ### Creating RouteCongInterface, started
[05/27 17:49:25    225s] 
[05/27 17:49:25    225s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/27 17:49:25    225s] 
[05/27 17:49:25    225s] #optDebug: {0, 1.000}
[05/27 17:49:25    225s] ### Creating RouteCongInterface, finished
[05/27 17:49:25    225s] {MG  {8 0 1.8 0.296732} }
[05/27 17:49:26    225s] *info: 1 clock net excluded
[05/27 17:49:26    225s] *info: 1 ideal net excluded from IPO operation.
[05/27 17:49:26    225s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3758.2M, EPOCH TIME: 1748382566.188729
[05/27 17:49:26    225s] Found 0 hard placement blockage before merging.
[05/27 17:49:26    225s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3758.2M, EPOCH TIME: 1748382566.188879
[05/27 17:49:27    227s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/27 17:49:27    227s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/27 17:49:27    227s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                End Point                |
[05/27 17:49:27    227s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/27 17:49:27    227s] |   0.000|   0.000|   14.37%|   0:00:00.0| 3758.2M|view_slow_mission|       NA| NA                                      |
[05/27 17:49:27    227s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/27 17:49:27    227s] 
[05/27 17:49:27    227s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3758.2M) ***
[05/27 17:49:27    227s] 
[05/27 17:49:27    227s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3758.2M) ***
[05/27 17:49:27    227s] Deleting 0 temporary hard placement blockage(s).
[05/27 17:49:27    227s] Bottom Preferred Layer:
[05/27 17:49:27    227s]     None
[05/27 17:49:27    227s] Via Pillar Rule:
[05/27 17:49:27    227s]     None
[05/27 17:49:27    227s] Finished writing unified metrics of routing constraints.
[05/27 17:49:27    227s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/27 17:49:27    227s] Total-nets :: 1150, Stn-nets :: 0, ratio :: 0 %, Total-len 5836.09, Stn-len 0
[05/27 17:49:27    227s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1129
[05/27 17:49:27    227s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3758.2M, EPOCH TIME: 1748382567.564911
[05/27 17:49:27    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1129).
[05/27 17:49:27    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:27    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:27    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:27    227s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:3698.2M, EPOCH TIME: 1748382567.576535
[05/27 17:49:27    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.75591.4
[05/27 17:49:27    227s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:03:47.2/0:06:34.3 (0.6), mem = 3698.2M
[05/27 17:49:27    227s] 
[05/27 17:49:27    227s] =============================================================================================
[05/27 17:49:27    227s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.10-p003_1
[05/27 17:49:27    227s] =============================================================================================
[05/27 17:49:27    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:49:27    227s] ---------------------------------------------------------------------------------------------
[05/27 17:49:27    227s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[05/27 17:49:27    227s] [ CellServerInit         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.1
[05/27 17:49:27    227s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  47.7 % )     0:00:02.1 /  0:00:02.1    1.0
[05/27 17:49:27    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:27    227s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:27    227s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/27 17:49:27    227s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:27    227s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:27    227s] [ TransformInit          ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:27    227s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:27    227s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:27    227s] [ MISC                   ]          0:00:01.8  (  40.9 % )     0:00:01.8 /  0:00:01.8    1.0
[05/27 17:49:27    227s] ---------------------------------------------------------------------------------------------
[05/27 17:49:27    227s]  GlobalOpt #1 TOTAL                 0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[05/27 17:49:27    227s] ---------------------------------------------------------------------------------------------
[05/27 17:49:27    227s] 
[05/27 17:49:27    227s] End: GigaOpt Global Optimization
[05/27 17:49:27    227s] Begin: Collecting metrics
[05/27 17:49:27    227s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.720 |           |        0 |       14.33 | 0:00:02  |        3666 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |        3680 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:01  |        3679 |      |     |
| drv_fixing_2     |     0.000 |   49.572 |         0 |        0 |       14.37 | 0:00:04  |        3700 |    0 |   0 |
| global_opt       |           |   49.572 |           |        0 |       14.37 | 0:00:05  |        3698 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/27 17:49:27    227s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3719.7M, current mem=3717.8M)

[05/27 17:49:27    227s] End: Collecting metrics
[05/27 17:49:27    227s] *** Timing Is met
[05/27 17:49:27    227s] *** Check timing (0:00:00.0)
[05/27 17:49:27    227s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 17:49:27    227s] 
[05/27 17:49:27    227s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:49:27    227s] Deleting Lib Analyzer.
[05/27 17:49:27    227s] 
[05/27 17:49:27    227s] TimeStamp Deleting Cell Server End ...
[05/27 17:49:27    227s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 17:49:27    227s] 
[05/27 17:49:27    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:49:27    227s] Summary for sequential cells identification: 
[05/27 17:49:27    227s]   Identified SBFF number: 299
[05/27 17:49:27    227s]   Identified MBFF number: 75
[05/27 17:49:27    227s]   Identified SB Latch number: 22
[05/27 17:49:27    227s]   Identified MB Latch number: 0
[05/27 17:49:27    227s]   Not identified SBFF number: 15
[05/27 17:49:27    227s]   Not identified MBFF number: 0
[05/27 17:49:27    227s]   Not identified SB Latch number: 0
[05/27 17:49:27    227s]   Not identified MB Latch number: 0
[05/27 17:49:27    227s]   Number of sequential cells which are not FFs: 45
[05/27 17:49:27    227s]  Visiting view : view_slow_mission
[05/27 17:49:27    227s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:49:27    227s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:49:27    227s]  Visiting view : view_fast_mission
[05/27 17:49:27    227s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:49:27    227s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:49:27    227s] TLC MultiMap info (StdDelay):
[05/27 17:49:27    227s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:49:27    227s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:49:27    227s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:49:27    227s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:49:27    227s]  Setting StdDelay to: 6.1ps
[05/27 17:49:27    227s] 
[05/27 17:49:27    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:49:27    227s] 
[05/27 17:49:27    227s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:49:27    227s] 
[05/27 17:49:27    227s] TimeStamp Deleting Cell Server End ...
[05/27 17:49:27    227s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[05/27 17:49:27    227s] Info: 1 ideal net excluded from IPO operation.
[05/27 17:49:27    227s] Info: 1 clock net  excluded from IPO operation.
[05/27 17:49:27    227s] ### Creating LA Mngr. totSessionCpu=0:03:48 mem=3698.2M
[05/27 17:49:27    227s] ### Creating LA Mngr, finished. totSessionCpu=0:03:48 mem=3698.2M
[05/27 17:49:27    227s] 
[05/27 17:49:27    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:49:27    227s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:49:27    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:49:28    227s] Summary for sequential cells identification: 
[05/27 17:49:28    227s]   Identified SBFF number: 299
[05/27 17:49:28    227s]   Identified MBFF number: 75
[05/27 17:49:28    227s]   Identified SB Latch number: 22
[05/27 17:49:28    227s]   Identified MB Latch number: 0
[05/27 17:49:28    227s]   Not identified SBFF number: 15
[05/27 17:49:28    227s]   Not identified MBFF number: 0
[05/27 17:49:28    227s]   Not identified SB Latch number: 0
[05/27 17:49:28    227s]   Not identified MB Latch number: 0
[05/27 17:49:28    227s]   Number of sequential cells which are not FFs: 45
[05/27 17:49:28    227s]  Visiting view : view_slow_mission
[05/27 17:49:28    227s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:49:28    227s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:49:28    227s]  Visiting view : view_fast_mission
[05/27 17:49:28    227s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:49:28    227s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:49:28    227s] TLC MultiMap info (StdDelay):
[05/27 17:49:28    227s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:49:28    227s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:49:28    227s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:49:28    227s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:49:28    227s]  Setting StdDelay to: 6.1ps
[05/27 17:49:28    227s] 
[05/27 17:49:28    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:49:28    227s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3756.4M, EPOCH TIME: 1748382568.088900
[05/27 17:49:28    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:28    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:28    227s] 
[05/27 17:49:28    227s] 
[05/27 17:49:28    227s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:28    227s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.169, MEM:3756.4M, EPOCH TIME: 1748382568.257770
[05/27 17:49:28    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:28    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:28    227s] [oiPhyDebug] optDemand 516404160.00, spDemand 516404160.00.
[05/27 17:49:28    227s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1129
[05/27 17:49:28    227s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/27 17:49:28    227s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:48 mem=3756.4M
[05/27 17:49:28    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:3756.4M, EPOCH TIME: 1748382568.262150
[05/27 17:49:28    227s] Processing tracks to init pin-track alignment.
[05/27 17:49:28    227s] z: 1, totalTracks: 1
[05/27 17:49:28    227s] z: 3, totalTracks: 1
[05/27 17:49:28    227s] z: 5, totalTracks: 1
[05/27 17:49:28    227s] z: 7, totalTracks: 1
[05/27 17:49:28    227s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/27 17:49:28    227s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:49:28    227s] Initializing Route Infrastructure for color support ...
[05/27 17:49:28    227s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3756.4M, EPOCH TIME: 1748382568.262458
[05/27 17:49:28    227s] ### Add 31 auto generated vias to default rule
[05/27 17:49:28    227s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:3756.4M, EPOCH TIME: 1748382568.268144
[05/27 17:49:28    227s] Route Infrastructure Initialized for color support successfully.
[05/27 17:49:28    227s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:49:28    227s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3756.4M, EPOCH TIME: 1748382568.274969
[05/27 17:49:28    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:28    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:28    228s] 
[05/27 17:49:28    228s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:28    228s] 
[05/27 17:49:28    228s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:28    228s] OPERPROF:     Starting CMU at level 3, MEM:3756.4M, EPOCH TIME: 1748382568.443469
[05/27 17:49:28    228s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3756.4M, EPOCH TIME: 1748382568.444174
[05/27 17:49:28    228s] 
[05/27 17:49:28    228s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:49:28    228s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.170, MEM:3756.4M, EPOCH TIME: 1748382568.444506
[05/27 17:49:28    228s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3756.4M, EPOCH TIME: 1748382568.444611
[05/27 17:49:28    228s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3756.4M, EPOCH TIME: 1748382568.444961
[05/27 17:49:28    228s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3756.4MB).
[05/27 17:49:28    228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.183, MEM:3756.4M, EPOCH TIME: 1748382568.445437
[05/27 17:49:28    228s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/27 17:49:28    228s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1129
[05/27 17:49:28    228s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:48 mem=3756.4M
[05/27 17:49:28    228s] Begin: Area Reclaim Optimization
[05/27 17:49:28    228s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:48.0/0:06:35.2 (0.6), mem = 3756.4M
[05/27 17:49:28    228s] 
[05/27 17:49:28    228s] Creating Lib Analyzer ...
[05/27 17:49:29    228s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/27 17:49:29    228s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/27 17:49:29    228s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/27 17:49:29    228s] 
[05/27 17:49:29    228s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:49:30    229s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:50 mem=3758.4M
[05/27 17:49:30    230s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:50 mem=3758.4M
[05/27 17:49:30    230s] Creating Lib Analyzer, finished. 
[05/27 17:49:30    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.75591.5
[05/27 17:49:30    230s] 
[05/27 17:49:30    230s] Active Setup views: view_slow_mission 
[05/27 17:49:30    230s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1129
[05/27 17:49:30    230s] ### Creating RouteCongInterface, started
[05/27 17:49:30    230s] 
[05/27 17:49:30    230s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/27 17:49:30    230s] 
[05/27 17:49:30    230s] #optDebug: {0, 1.000}
[05/27 17:49:30    230s] ### Creating RouteCongInterface, finished
[05/27 17:49:30    230s] {MG  {8 0 1.8 0.296732} }
[05/27 17:49:30    230s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3758.4M, EPOCH TIME: 1748382570.648308
[05/27 17:49:30    230s] Found 0 hard placement blockage before merging.
[05/27 17:49:30    230s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3758.4M, EPOCH TIME: 1748382570.648462
[05/27 17:49:30    230s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.37
[05/27 17:49:30    230s] +---------+---------+--------+--------+------------+--------+
[05/27 17:49:30    230s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 17:49:30    230s] +---------+---------+--------+--------+------------+--------+
[05/27 17:49:30    230s] |   14.37%|        -|   0.000|   0.000|   0:00:00.0| 3758.4M|
[05/27 17:49:30    230s] |   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3759.9M|
[05/27 17:49:30    230s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/27 17:49:30    230s] |   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3759.9M|
[05/27 17:49:30    230s] |   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3759.9M|
[05/27 17:49:31    230s] |   14.36%|        1|   0.000|   0.000|   0:00:01.0| 3779.0M|
[05/27 17:49:31    230s] |   14.36%|        0|   0.000|   0.000|   0:00:00.0| 3779.0M|
[05/27 17:49:31    230s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/27 17:49:31    230s] |   14.36%|        0|   0.000|   0.000|   0:00:00.0| 3779.0M|
[05/27 17:49:31    230s] +---------+---------+--------+--------+------------+--------+
[05/27 17:49:31    230s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.36
[05/27 17:49:31    230s] 
[05/27 17:49:31    230s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[05/27 17:49:31    230s] --------------------------------------------------------------
[05/27 17:49:31    230s] |                                   | Total     | Sequential |
[05/27 17:49:31    230s] --------------------------------------------------------------
[05/27 17:49:31    230s] | Num insts resized                 |       1  |       1    |
[05/27 17:49:31    230s] | Num insts undone                  |       0  |       0    |
[05/27 17:49:31    230s] | Num insts Downsized               |       1  |       1    |
[05/27 17:49:31    230s] | Num insts Samesized               |       0  |       0    |
[05/27 17:49:31    230s] | Num insts Upsized                 |       0  |       0    |
[05/27 17:49:31    230s] | Num multiple commits+uncommits    |       0  |       -    |
[05/27 17:49:31    230s] --------------------------------------------------------------
[05/27 17:49:31    230s] Bottom Preferred Layer:
[05/27 17:49:31    230s]     None
[05/27 17:49:31    230s] Via Pillar Rule:
[05/27 17:49:31    230s]     None
[05/27 17:49:31    230s] Finished writing unified metrics of routing constraints.
[05/27 17:49:31    230s] 
[05/27 17:49:31    230s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/27 17:49:31    230s] End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
[05/27 17:49:31    230s] Deleting 0 temporary hard placement blockage(s).
[05/27 17:49:31    230s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1129
[05/27 17:49:31    230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.75591.5
[05/27 17:49:31    230s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:03:50.8/0:06:38.0 (0.6), mem = 3779.0M
[05/27 17:49:31    230s] 
[05/27 17:49:31    230s] =============================================================================================
[05/27 17:49:31    230s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.10-p003_1
[05/27 17:49:31    230s] =============================================================================================
[05/27 17:49:31    230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:49:31    230s] ---------------------------------------------------------------------------------------------
[05/27 17:49:31    230s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:31    230s] [ LibAnalyzerInit        ]      1   0:00:01.9  (  70.4 % )     0:00:01.9 /  0:00:01.9    1.0
[05/27 17:49:31    230s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:31    230s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[05/27 17:49:31    230s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:31    230s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:31    230s] [ OptimizationStep       ]      1   0:00:00.0  (   0.9 % )     0:00:00.5 /  0:00:00.5    1.0
[05/27 17:49:31    230s] [ OptSingleIteration     ]      6   0:00:00.1  (   4.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/27 17:49:31    230s] [ OptGetWeight           ]    440   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.5
[05/27 17:49:31    230s] [ OptEval                ]    440   0:00:00.3  (   9.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 17:49:31    230s] [ OptCommit              ]    440   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/27 17:49:31    230s] [ PostCommitDelayUpdate  ]    440   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.5
[05/27 17:49:31    230s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/27 17:49:31    230s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:31    230s] [ MISC                   ]          0:00:00.3  (   9.1 % )     0:00:00.3 /  0:00:00.2    1.0
[05/27 17:49:31    230s] ---------------------------------------------------------------------------------------------
[05/27 17:49:31    230s]  AreaOpt #1 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[05/27 17:49:31    230s] ---------------------------------------------------------------------------------------------
[05/27 17:49:31    230s] 
[05/27 17:49:31    230s] Executing incremental physical updates
[05/27 17:49:31    230s] Executing incremental physical updates
[05/27 17:49:31    230s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1129
[05/27 17:49:31    230s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3779.0M, EPOCH TIME: 1748382571.212379
[05/27 17:49:31    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1129).
[05/27 17:49:31    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:31    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:31    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:31    230s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3702.0M, EPOCH TIME: 1748382571.219944
[05/27 17:49:31    230s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3701.96M, totSessionCpu=0:03:51).
[05/27 17:49:31    230s] Begin: Collecting metrics
[05/27 17:49:31    230s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.720 |           |        0 |       14.33 | 0:00:02  |        3666 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |        3680 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:01  |        3679 |      |     |
| drv_fixing_2     |     0.000 |   49.572 |         0 |        0 |       14.37 | 0:00:04  |        3700 |    0 |   0 |
| global_opt       |           |   49.572 |           |        0 |       14.37 | 0:00:05  |        3698 |      |     |
| area_reclaiming  |     0.000 |   49.572 |         0 |        0 |       14.36 | 0:00:04  |        3702 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/27 17:49:31    231s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3722.8M, current mem=3722.8M)

[05/27 17:49:31    231s] End: Collecting metrics
[05/27 17:49:31    231s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:51.0/0:06:38.2 (0.6), mem = 3702.0M
[05/27 17:49:31    231s] 
[05/27 17:49:31    231s] *** Start incrementalPlace ***
[05/27 17:49:31    231s] User Input Parameters:
[05/27 17:49:31    231s] - Congestion Driven    : On
[05/27 17:49:31    231s] - Timing Driven        : On
[05/27 17:49:31    231s] - Area-Violation Based : On
[05/27 17:49:31    231s] - Start Rollback Level : -5
[05/27 17:49:31    231s] - Legalized            : On
[05/27 17:49:31    231s] - Window Based         : Off
[05/27 17:49:31    231s] - eDen incr mode       : Off
[05/27 17:49:31    231s] - Small incr mode      : Off
[05/27 17:49:31    231s] 
[05/27 17:49:31    231s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3702.0M, EPOCH TIME: 1748382571.467628
[05/27 17:49:31    231s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3702.0M, EPOCH TIME: 1748382571.467731
[05/27 17:49:31    231s] no activity file in design. spp won't run.
[05/27 17:49:31    231s] Effort level <high> specified for reg2reg path_group
[05/27 17:49:31    231s] No Views given, use default active views for adaptive view pruning
[05/27 17:49:31    231s] Active views:
[05/27 17:49:31    231s]   view_slow_mission
[05/27 17:49:31    231s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3705.0M, EPOCH TIME: 1748382571.818202
[05/27 17:49:31    231s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:3705.0M, EPOCH TIME: 1748382571.821944
[05/27 17:49:31    231s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3705.0M, EPOCH TIME: 1748382571.822061
[05/27 17:49:31    231s] Starting Early Global Route congestion estimation: mem = 3705.0M
[05/27 17:49:31    231s] (I)      Initializing eGR engine (regular)
[05/27 17:49:31    231s] Set min layer with default ( 2 )
[05/27 17:49:31    231s] Set max layer with default ( 127 )
[05/27 17:49:31    231s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:31    231s] Min route layer (adjusted) = 2
[05/27 17:49:31    231s] Max route layer (adjusted) = 11
[05/27 17:49:31    231s] (I)      clean place blk overflow:
[05/27 17:49:31    231s] (I)      H : enabled 1.00 0
[05/27 17:49:31    231s] (I)      V : enabled 1.00 0
[05/27 17:49:31    231s] (I)      Initializing eGR engine (regular)
[05/27 17:49:31    231s] Set min layer with default ( 2 )
[05/27 17:49:31    231s] Set max layer with default ( 127 )
[05/27 17:49:31    231s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:31    231s] Min route layer (adjusted) = 2
[05/27 17:49:31    231s] Max route layer (adjusted) = 11
[05/27 17:49:31    231s] (I)      clean place blk overflow:
[05/27 17:49:31    231s] (I)      H : enabled 1.00 0
[05/27 17:49:31    231s] (I)      V : enabled 1.00 0
[05/27 17:49:31    231s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.57 MB )
[05/27 17:49:31    231s] (I)      Running eGR Regular flow
[05/27 17:49:31    231s] (I)      # wire layers (front) : 12
[05/27 17:49:31    231s] (I)      # wire layers (back)  : 0
[05/27 17:49:31    231s] (I)      min wire layer : 1
[05/27 17:49:31    231s] (I)      max wire layer : 11
[05/27 17:49:31    231s] (I)      # cut layers (front) : 11
[05/27 17:49:31    231s] (I)      # cut layers (back)  : 0
[05/27 17:49:31    231s] (I)      min cut layer : 1
[05/27 17:49:31    231s] (I)      max cut layer : 10
[05/27 17:49:31    231s] (I)      ================================== Layers ===================================
[05/27 17:49:31    231s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:31    231s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/27 17:49:31    231s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:31    231s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/27 17:49:31    231s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/27 17:49:31    231s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:31    231s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:31    231s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:31    231s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:31    231s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:31    231s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/27 17:49:31    231s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:49:31    231s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:49:31    231s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/27 17:49:31    231s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:31    231s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/27 17:49:31    231s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/27 17:49:31    231s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:31    231s] (I)      Started Import and model ( Curr Mem: 3.57 MB )
[05/27 17:49:31    231s] (I)      == Non-default Options ==
[05/27 17:49:31    231s] (I)      Maximum routing layer                              : 11
[05/27 17:49:31    231s] (I)      Top routing layer                                  : 11
[05/27 17:49:31    231s] (I)      Number of threads                                  : 1
[05/27 17:49:31    231s] (I)      Route tie net to shape                             : auto
[05/27 17:49:31    231s] (I)      Use non-blocking free Dbs wires                    : false
[05/27 17:49:31    231s] (I)      Method to set GCell size                           : row
[05/27 17:49:31    231s] (I)      Tie hi/lo max distance                             : 5.400000
[05/27 17:49:31    231s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/27 17:49:31    231s] (I)      ============== Pin Summary ==============
[05/27 17:49:31    231s] (I)      +-------+--------+---------+------------+
[05/27 17:49:31    231s] (I)      | Layer | # pins | % total |      Group |
[05/27 17:49:31    231s] (I)      +-------+--------+---------+------------+
[05/27 17:49:31    231s] (I)      |     1 |   1458 |   34.04 |        Pin |
[05/27 17:49:31    231s] (I)      |     2 |   2591 |   60.49 |        Pin |
[05/27 17:49:31    231s] (I)      |     3 |    234 |    5.46 | Pin access |
[05/27 17:49:31    231s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/27 17:49:31    231s] (I)      |     5 |      0 |    0.00 |      Other |
[05/27 17:49:31    231s] (I)      |     6 |      0 |    0.00 |      Other |
[05/27 17:49:31    231s] (I)      |     7 |      0 |    0.00 |      Other |
[05/27 17:49:31    231s] (I)      |     8 |      0 |    0.00 |      Other |
[05/27 17:49:31    231s] (I)      |     9 |      0 |    0.00 |      Other |
[05/27 17:49:31    231s] (I)      |    10 |      0 |    0.00 |      Other |
[05/27 17:49:31    231s] (I)      |    11 |      0 |    0.00 |      Other |
[05/27 17:49:31    231s] (I)      +-------+--------+---------+------------+
[05/27 17:49:31    231s] (I)      Use row-based GCell size
[05/27 17:49:31    231s] (I)      Use row-based GCell align
[05/27 17:49:31    231s] (I)      layer 0 area = 6400
[05/27 17:49:31    231s] (I)      layer 1 area = 8800
[05/27 17:49:31    231s] (I)      layer 2 area = 11000
[05/27 17:49:31    231s] (I)      layer 3 area = 11000
[05/27 17:49:31    231s] (I)      layer 4 area = 11000
[05/27 17:49:31    231s] (I)      layer 5 area = 11000
[05/27 17:49:31    231s] (I)      layer 6 area = 11000
[05/27 17:49:31    231s] (I)      layer 7 area = 810000
[05/27 17:49:31    231s] (I)      layer 8 area = 2000000
[05/27 17:49:31    231s] (I)      layer 9 area = 2000000
[05/27 17:49:31    231s] (I)      layer 10 area = 0
[05/27 17:49:31    231s] (I)      GCell unit size   : 540
[05/27 17:49:31    231s] (I)      GCell multiplier  : 1
[05/27 17:49:31    231s] (I)      GCell row height  : 540
[05/27 17:49:31    231s] (I)      Actual row height : 540
[05/27 17:49:31    231s] (I)      GCell align ref   : 3944 4000
[05/27 17:49:31    231s] [NR-eGR] Track table information for default rule: 
[05/27 17:49:31    231s] [NR-eGR] M1 has single uniform track structure
[05/27 17:49:31    231s] [NR-eGR] M2 has single uniform track structure
[05/27 17:49:31    231s] [NR-eGR] C1 has single uniform track structure
[05/27 17:49:31    231s] [NR-eGR] C2 has single uniform track structure
[05/27 17:49:31    231s] [NR-eGR] C3 has single uniform track structure
[05/27 17:49:31    231s] [NR-eGR] C4 has single uniform track structure
[05/27 17:49:31    231s] [NR-eGR] C5 has single uniform track structure
[05/27 17:49:31    231s] [NR-eGR] JA has single uniform track structure
[05/27 17:49:31    231s] [NR-eGR] QA has single uniform track structure
[05/27 17:49:31    231s] [NR-eGR] QB has single uniform track structure
[05/27 17:49:31    231s] [NR-eGR] LB has single uniform track structure
[05/27 17:49:31    231s] (I)      ========================= Default via ==========================
[05/27 17:49:31    231s] (I)      +----+------------------+--------------------------------------+
[05/27 17:49:31    231s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/27 17:49:31    231s] (I)      +----+------------------+--------------------------------------+
[05/27 17:49:31    231s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/27 17:49:31    231s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/27 17:49:31    231s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/27 17:49:31    231s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/27 17:49:31    231s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/27 17:49:31    231s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/27 17:49:31    231s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/27 17:49:31    231s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/27 17:49:31    231s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/27 17:49:31    231s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/27 17:49:31    231s] (I)      +----+------------------+--------------------------------------+
[05/27 17:49:31    231s] (I)      Design has 0 placement macros with 0 shapes. 
[05/27 17:49:31    231s] [NR-eGR] Read 4 PG shapes
[05/27 17:49:31    231s] [NR-eGR] Read 0 clock shapes
[05/27 17:49:31    231s] [NR-eGR] Read 0 other shapes
[05/27 17:49:31    231s] [NR-eGR] #Routing Blockages  : 0
[05/27 17:49:31    231s] [NR-eGR] #Instance Blockages : 12530
[05/27 17:49:31    231s] [NR-eGR] #PG Blockages       : 4
[05/27 17:49:31    231s] [NR-eGR] #Halo Blockages     : 0
[05/27 17:49:31    231s] [NR-eGR] #Boundary Blockages : 0
[05/27 17:49:31    231s] [NR-eGR] #Clock Blockages    : 0
[05/27 17:49:31    231s] [NR-eGR] #Other Blockages    : 0
[05/27 17:49:31    231s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/27 17:49:31    231s] (I)      Custom ignore net properties:
[05/27 17:49:31    231s] (I)      1 : NotLegal
[05/27 17:49:31    231s] (I)      Default ignore net properties:
[05/27 17:49:31    231s] (I)      1 : Special
[05/27 17:49:31    231s] (I)      2 : Analog
[05/27 17:49:31    231s] (I)      3 : Fixed
[05/27 17:49:31    231s] (I)      4 : Skipped
[05/27 17:49:31    231s] (I)      5 : MixedSignal
[05/27 17:49:31    231s] (I)      Prerouted net properties:
[05/27 17:49:31    231s] (I)      1 : NotLegal
[05/27 17:49:31    231s] (I)      2 : Special
[05/27 17:49:31    231s] (I)      3 : Analog
[05/27 17:49:31    231s] (I)      4 : Fixed
[05/27 17:49:31    231s] (I)      5 : Skipped
[05/27 17:49:31    231s] (I)      6 : MixedSignal
[05/27 17:49:31    231s] [NR-eGR] Early global route reroute all routable nets
[05/27 17:49:31    231s] [NR-eGR] #prerouted nets         : 0
[05/27 17:49:31    231s] [NR-eGR] #prerouted special nets : 0
[05/27 17:49:31    231s] [NR-eGR] #prerouted wires        : 0
[05/27 17:49:31    231s] [NR-eGR] Read 1150 nets ( ignored 0 )
[05/27 17:49:31    231s] (I)        Front-side 1150 ( ignored 0 )
[05/27 17:49:31    231s] (I)        Back-side  0 ( ignored 0 )
[05/27 17:49:31    231s] (I)        Both-side  0 ( ignored 0 )
[05/27 17:49:31    231s] (I)      Reading macro buffers
[05/27 17:49:31    231s] (I)      Number of macros with buffers: 0
[05/27 17:49:31    231s] (I)      early_global_route_priority property id does not exist.
[05/27 17:49:31    231s] (I)      Setting up GCell size
[05/27 17:49:31    231s] (I)      Base Grid  :   126 x   126
[05/27 17:49:31    231s] (I)      Final Grid :    63 x    63
[05/27 17:49:31    231s] (I)      Read Num Blocks=12766  Num Prerouted Wires=0  Num CS=0
[05/27 17:49:31    231s] (I)      Layer 1 (H) : #blockages 12090 : #preroutes 0
[05/27 17:49:31    231s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/27 17:49:31    231s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:31    231s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:31    231s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:31    231s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:31    231s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:31    231s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:31    231s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:31    231s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:31    231s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/27 17:49:31    231s] (I)      Track adjustment: Reducing 7022 tracks (15.00%) for Layer2
[05/27 17:49:31    231s] (I)      Track adjustment: Reducing 5447 tracks (12.00%) for Layer3
[05/27 17:49:31    231s] (I)      Number of ignored nets                =      0
[05/27 17:49:31    231s] (I)      Number of connected nets              =      0
[05/27 17:49:31    231s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/27 17:49:31    231s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/27 17:49:31    231s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/27 17:49:31    231s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/27 17:49:31    231s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/27 17:49:31    231s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/27 17:49:31    231s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/27 17:49:31    231s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 17:49:31    231s] (I)      Ndr track 0 does not exist
[05/27 17:49:31    231s] (I)      ---------------------Grid Graph Info--------------------
[05/27 17:49:31    231s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/27 17:49:31    231s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/27 17:49:31    231s] (I)      Site width          :   116  (dbu)
[05/27 17:49:31    231s] (I)      Row height          :   540  (dbu)
[05/27 17:49:31    231s] (I)      GCell row height    :   540  (dbu)
[05/27 17:49:31    231s] (I)      GCell width         :  1080  (dbu)
[05/27 17:49:31    231s] (I)      GCell height        :  1080  (dbu)
[05/27 17:49:31    231s] (I)      Grid                :    63    63    11
[05/27 17:49:31    231s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/27 17:49:31    231s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/27 17:49:31    231s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/27 17:49:31    231s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/27 17:49:31    231s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/27 17:49:31    231s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/27 17:49:31    231s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/27 17:49:31    231s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/27 17:49:31    231s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/27 17:49:31    231s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/27 17:49:31    231s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/27 17:49:31    231s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/27 17:49:31    231s] (I)      --------------------------------------------------------
[05/27 17:49:31    231s] 
[05/27 17:49:31    231s] [NR-eGR] ============ Routing rule table ============
[05/27 17:49:31    231s] [NR-eGR] Rule id: 0  Nets: 1150
[05/27 17:49:31    231s] [NR-eGR] ========================================
[05/27 17:49:31    231s] [NR-eGR] 
[05/27 17:49:31    231s] (I)      ======== NDR :  =========
[05/27 17:49:31    231s] (I)      +--------------+--------+
[05/27 17:49:31    231s] (I)      |           ID |      0 |
[05/27 17:49:31    231s] (I)      |         Name |        |
[05/27 17:49:31    231s] (I)      |      Default |    yes |
[05/27 17:49:31    231s] (I)      |  Clk Special |     no |
[05/27 17:49:31    231s] (I)      | Hard spacing |     no |
[05/27 17:49:31    231s] (I)      |    NDR track | (none) |
[05/27 17:49:31    231s] (I)      |      NDR via | (none) |
[05/27 17:49:31    231s] (I)      |  Extra space |      0 |
[05/27 17:49:31    231s] (I)      |      Shields |      0 |
[05/27 17:49:31    231s] (I)      |   Demand (H) |      1 |
[05/27 17:49:31    231s] (I)      |   Demand (V) |      1 |
[05/27 17:49:31    231s] (I)      |        #Nets |   1150 |
[05/27 17:49:31    231s] (I)      +--------------+--------+
[05/27 17:49:31    231s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:49:31    231s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/27 17:49:31    231s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:49:31    231s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/27 17:49:31    231s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:31    231s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:31    231s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:31    231s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:31    231s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:31    231s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/27 17:49:31    231s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/27 17:49:31    231s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/27 17:49:31    231s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/27 17:49:31    231s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:49:31    231s] (I)      =============== Blocked Tracks ===============
[05/27 17:49:31    231s] (I)      +-------+---------+----------+---------------+
[05/27 17:49:31    231s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/27 17:49:31    231s] (I)      +-------+---------+----------+---------------+
[05/27 17:49:31    231s] (I)      |     1 |       0 |        0 |         0.00% |
[05/27 17:49:31    231s] (I)      |     2 |   53487 |    17065 |        31.90% |
[05/27 17:49:31    231s] (I)      |     3 |   47439 |     5709 |        12.03% |
[05/27 17:49:31    231s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/27 17:49:31    231s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/27 17:49:31    231s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/27 17:49:31    231s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/27 17:49:31    231s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/27 17:49:31    231s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/27 17:49:31    231s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/27 17:49:31    231s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/27 17:49:31    231s] (I)      +-------+---------+----------+---------------+
[05/27 17:49:31    231s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.57 MB )
[05/27 17:49:31    231s] (I)      Reset routing kernel
[05/27 17:49:31    231s] (I)      Started Global Routing ( Curr Mem: 3.57 MB )
[05/27 17:49:31    231s] (I)      totalPins=4295  totalGlobalPin=3770 (87.78%)
[05/27 17:49:31    231s] (I)      ================= Net Group Info =================
[05/27 17:49:31    231s] (I)      +----+----------------+--------------+-----------+
[05/27 17:49:31    231s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/27 17:49:31    231s] (I)      +----+----------------+--------------+-----------+
[05/27 17:49:31    231s] (I)      |  1 |           1150 |        M2(2) |    LB(11) |
[05/27 17:49:31    231s] (I)      +----+----------------+--------------+-----------+
[05/27 17:49:31    231s] (I)      total 2D Cap : 269865 = (134383 H, 135482 V)
[05/27 17:49:31    231s] (I)      total 2D Demand : 461 = (461 H, 0 V)
[05/27 17:49:31    231s] (I)      #blocked GCells = 0
[05/27 17:49:31    231s] (I)      #regions = 1
[05/27 17:49:31    231s] [NR-eGR] Layer group 1: route 1150 net(s) in layer range [2, 11]
[05/27 17:49:31    231s] (I)      
[05/27 17:49:31    231s] (I)      ============  Phase 1a Route ============
[05/27 17:49:31    231s] (I)      Usage: 4694 = (2321 H, 2373 V) = (1.73% H, 1.75% V) = (2.507e+03um H, 2.563e+03um V)
[05/27 17:49:31    231s] (I)      
[05/27 17:49:31    231s] (I)      ============  Phase 1b Route ============
[05/27 17:49:31    231s] (I)      Usage: 4694 = (2321 H, 2373 V) = (1.73% H, 1.75% V) = (2.507e+03um H, 2.563e+03um V)
[05/27 17:49:31    231s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.069520e+03um
[05/27 17:49:31    231s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/27 17:49:31    231s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/27 17:49:31    231s] (I)      
[05/27 17:49:31    231s] (I)      ============  Phase 1c Route ============
[05/27 17:49:31    231s] (I)      Usage: 4694 = (2321 H, 2373 V) = (1.73% H, 1.75% V) = (2.507e+03um H, 2.563e+03um V)
[05/27 17:49:31    231s] (I)      
[05/27 17:49:31    231s] (I)      ============  Phase 1d Route ============
[05/27 17:49:31    231s] (I)      Usage: 4694 = (2321 H, 2373 V) = (1.73% H, 1.75% V) = (2.507e+03um H, 2.563e+03um V)
[05/27 17:49:31    231s] (I)      
[05/27 17:49:31    231s] (I)      ============  Phase 1e Route ============
[05/27 17:49:31    231s] (I)      Usage: 4694 = (2321 H, 2373 V) = (1.73% H, 1.75% V) = (2.507e+03um H, 2.563e+03um V)
[05/27 17:49:31    231s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.069520e+03um
[05/27 17:49:31    231s] (I)      
[05/27 17:49:31    231s] (I)      ============  Phase 1l Route ============
[05/27 17:49:31    231s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/27 17:49:31    231s] (I)      Layer  2:      32815      1235       171         284       52448    ( 0.54%) 
[05/27 17:49:31    231s] (I)      Layer  3:      37256      2220       106        1176       45696    ( 2.51%) 
[05/27 17:49:31    231s] (I)      Layer  4:      46748      1708         0           0       46872    ( 0.00%) 
[05/27 17:49:31    231s] (I)      Layer  5:      46686       774         0           0       46872    ( 0.00%) 
[05/27 17:49:31    231s] (I)      Layer  6:      46748         0         0           0       46872    ( 0.00%) 
[05/27 17:49:31    231s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/27 17:49:31    231s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/27 17:49:31    231s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/27 17:49:31    231s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/27 17:49:31    231s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/27 17:49:31    231s] (I)      Total:        266115      5937       277        4396      292065    ( 1.48%) 
[05/27 17:49:31    231s] (I)      
[05/27 17:49:31    231s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 17:49:31    231s] [NR-eGR]                        OverCon           OverCon            
[05/27 17:49:31    231s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/27 17:49:31    231s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/27 17:49:31    231s] [NR-eGR] ---------------------------------------------------------------
[05/27 17:49:31    231s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:31    231s] [NR-eGR]      M2 ( 2)       132( 3.40%)         5( 0.13%)   ( 3.53%) 
[05/27 17:49:31    231s] [NR-eGR]      C1 ( 3)        75( 1.97%)         2( 0.05%)   ( 2.02%) 
[05/27 17:49:31    231s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:31    231s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:31    231s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:31    231s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:31    231s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:31    231s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:31    231s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:31    231s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:31    231s] [NR-eGR] ---------------------------------------------------------------
[05/27 17:49:31    231s] [NR-eGR]        Total       207( 0.65%)         7( 0.02%)   ( 0.68%) 
[05/27 17:49:31    231s] [NR-eGR] 
[05/27 17:49:31    231s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.57 MB )
[05/27 17:49:31    231s] (I)      Updating congestion map
[05/27 17:49:31    231s] (I)      total 2D Cap : 270644 = (134969 H, 135675 V)
[05/27 17:49:31    231s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 17:49:31    231s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.57 MB )
[05/27 17:49:31    231s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3705.0M
[05/27 17:49:31    231s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.066, MEM:3705.0M, EPOCH TIME: 1748382571.888142
[05/27 17:49:31    231s] OPERPROF: Starting HotSpotCal at level 1, MEM:3705.0M, EPOCH TIME: 1748382571.888206
[05/27 17:49:31    231s] [hotspot] +------------+---------------+---------------+
[05/27 17:49:31    231s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 17:49:31    231s] [hotspot] +------------+---------------+---------------+
[05/27 17:49:31    231s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 17:49:31    231s] [hotspot] +------------+---------------+---------------+
[05/27 17:49:31    231s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 17:49:31    231s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 17:49:31    231s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:3705.0M, EPOCH TIME: 1748382571.889902
[05/27 17:49:31    231s] 
[05/27 17:49:31    231s] === incrementalPlace Internal Loop 1 ===
[05/27 17:49:32    231s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/27 17:49:32    231s] UM:*                                                                   incrNP_iter_start
[05/27 17:49:32    231s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/27 17:49:32    231s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3705.0M, EPOCH TIME: 1748382572.028645
[05/27 17:49:32    231s] Processing tracks to init pin-track alignment.
[05/27 17:49:32    231s] z: 1, totalTracks: 1
[05/27 17:49:32    231s] z: 3, totalTracks: 1
[05/27 17:49:32    231s] z: 5, totalTracks: 1
[05/27 17:49:32    231s] z: 7, totalTracks: 1
[05/27 17:49:32    231s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/27 17:49:32    231s] #spOpts: rpCkHalo=4 
[05/27 17:49:32    231s] Initializing Route Infrastructure for color support ...
[05/27 17:49:32    231s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3705.0M, EPOCH TIME: 1748382572.029047
[05/27 17:49:32    231s] ### Add 31 auto generated vias to default rule
[05/27 17:49:32    231s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3705.0M, EPOCH TIME: 1748382572.033522
[05/27 17:49:32    231s] Route Infrastructure Initialized for color support successfully.
[05/27 17:49:32    231s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:49:32    231s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3705.0M, EPOCH TIME: 1748382572.047805
[05/27 17:49:32    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:32    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:32    231s] Processing tracks to init pin-track alignment.
[05/27 17:49:32    231s] z: 1, totalTracks: 1
[05/27 17:49:32    231s] z: 3, totalTracks: 1
[05/27 17:49:32    231s] z: 5, totalTracks: 1
[05/27 17:49:32    231s] z: 7, totalTracks: 1
[05/27 17:49:32    231s] 
[05/27 17:49:32    231s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:32    231s] 
[05/27 17:49:32    231s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:32    231s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.181, MEM:3705.0M, EPOCH TIME: 1748382572.228438
[05/27 17:49:32    231s] OPERPROF:   Starting post-place ADS at level 2, MEM:3705.0M, EPOCH TIME: 1748382572.228591
[05/27 17:49:32    231s] ADSU 0.144 -> 0.144. site 57387.000 -> 57387.000. GS 4.320
[05/27 17:49:32    231s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.005, MEM:3705.0M, EPOCH TIME: 1748382572.233153
[05/27 17:49:32    231s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3705.0M, EPOCH TIME: 1748382572.233450
[05/27 17:49:32    231s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3705.0M, EPOCH TIME: 1748382572.233603
[05/27 17:49:32    231s] spContextMPad 57 57.
[05/27 17:49:32    231s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.001, MEM:3705.0M, EPOCH TIME: 1748382572.234520
[05/27 17:49:32    231s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.002, MEM:3705.0M, EPOCH TIME: 1748382572.235282
[05/27 17:49:32    231s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3705.0M, EPOCH TIME: 1748382572.236019
[05/27 17:49:32    231s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3705.0M, EPOCH TIME: 1748382572.236192
[05/27 17:49:32    231s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3705.0M, EPOCH TIME: 1748382572.236361
[05/27 17:49:32    231s] no activity file in design. spp won't run.
[05/27 17:49:32    231s] [spp] 0
[05/27 17:49:32    231s] [adp] 0:1:1:2
[05/27 17:49:32    231s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:3705.0M, EPOCH TIME: 1748382572.236784
[05/27 17:49:32    231s] SP #FI/SF FL/PI 0/0 1129/0
[05/27 17:49:32    231s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.200, REAL:0.208, MEM:3705.0M, EPOCH TIME: 1748382572.237043
[05/27 17:49:32    231s] PP off. flexM 0
[05/27 17:49:32    231s] OPERPROF: Starting CDPad at level 1, MEM:3705.0M, EPOCH TIME: 1748382572.241350
[05/27 17:49:32    231s] 3DP is on.
[05/27 17:49:32    231s] 3DP OF M2 0.046, M4 0.000. Diff 0, Offset 0
[05/27 17:49:32    231s] design sh 0.126. rd 0.200
[05/27 17:49:32    231s] 3DP (1, 3) DPT Adjust 1. 0.804, 0.735, delta 0.069. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/27 17:49:32    231s] design sh 0.035. rd 0.200
[05/27 17:49:32    231s] CDPadU 0.283 -> 0.255. R=0.144, N=1129, GS=1.080
[05/27 17:49:32    231s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.031, MEM:3705.0M, EPOCH TIME: 1748382572.271923
[05/27 17:49:32    231s] OPERPROF: Starting InitSKP at level 1, MEM:3705.0M, EPOCH TIME: 1748382572.272161
[05/27 17:49:32    231s] no activity file in design. spp won't run.
[05/27 17:49:32    231s] no activity file in design. spp won't run.
[05/27 17:49:32    231s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[05/27 17:49:32    231s] OPERPROF: Finished InitSKP at level 1, CPU:0.260, REAL:0.266, MEM:3705.0M, EPOCH TIME: 1748382572.538249
[05/27 17:49:32    231s] NP #FI/FS/SF FL/PI: 0/0/0 1129/0
[05/27 17:49:32    231s] no activity file in design. spp won't run.
[05/27 17:49:32    231s] 
[05/27 17:49:32    231s] AB Est...
[05/27 17:49:32    231s] OPERPROF: Starting NP-Place at level 1, MEM:3705.0M, EPOCH TIME: 1748382572.549885
[05/27 17:49:32    231s] OPERPROF: Finished NP-Place at level 1, CPU:0.020, REAL:0.019, MEM:3692.0M, EPOCH TIME: 1748382572.569340
[05/27 17:49:32    231s] Iteration  4: Skipped, with CDP Off
[05/27 17:49:32    231s] 
[05/27 17:49:32    231s] AB Est...
[05/27 17:49:32    231s] OPERPROF: Starting NP-Place at level 1, MEM:3692.0M, EPOCH TIME: 1748382572.573046
[05/27 17:49:32    232s] OPERPROF: Finished NP-Place at level 1, CPU:0.020, REAL:0.019, MEM:3692.0M, EPOCH TIME: 1748382572.592118
[05/27 17:49:32    232s] Iteration  5: Skipped, with CDP Off
[05/27 17:49:32    232s] OPERPROF: Starting NP-Place at level 1, MEM:3692.0M, EPOCH TIME: 1748382572.602984
[05/27 17:49:32    232s] Starting Early Global Route supply map. mem = 3692.0M
[05/27 17:49:32    232s] (I)      Initializing eGR engine (regular)
[05/27 17:49:32    232s] Set min layer with default ( 2 )
[05/27 17:49:32    232s] Set max layer with default ( 127 )
[05/27 17:49:32    232s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:32    232s] Min route layer (adjusted) = 2
[05/27 17:49:32    232s] Max route layer (adjusted) = 11
[05/27 17:49:32    232s] (I)      clean place blk overflow:
[05/27 17:49:32    232s] (I)      H : enabled 1.00 0
[05/27 17:49:32    232s] (I)      V : enabled 1.00 0
[05/27 17:49:32    232s] (I)      Initializing eGR engine (regular)
[05/27 17:49:32    232s] Set min layer with default ( 2 )
[05/27 17:49:32    232s] Set max layer with default ( 127 )
[05/27 17:49:32    232s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:32    232s] Min route layer (adjusted) = 2
[05/27 17:49:32    232s] Max route layer (adjusted) = 11
[05/27 17:49:32    232s] (I)      clean place blk overflow:
[05/27 17:49:32    232s] (I)      H : enabled 1.00 0
[05/27 17:49:32    232s] (I)      V : enabled 1.00 0
[05/27 17:49:32    232s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.57 MB )
[05/27 17:49:32    232s] (I)      Running eGR Regular flow
[05/27 17:49:32    232s] (I)      # wire layers (front) : 12
[05/27 17:49:32    232s] (I)      # wire layers (back)  : 0
[05/27 17:49:32    232s] (I)      min wire layer : 1
[05/27 17:49:32    232s] (I)      max wire layer : 11
[05/27 17:49:32    232s] (I)      # cut layers (front) : 11
[05/27 17:49:32    232s] (I)      # cut layers (back)  : 0
[05/27 17:49:32    232s] (I)      min cut layer : 1
[05/27 17:49:32    232s] (I)      max cut layer : 10
[05/27 17:49:32    232s] (I)      ================================== Layers ===================================
[05/27 17:49:32    232s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:32    232s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/27 17:49:32    232s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:32    232s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/27 17:49:32    232s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/27 17:49:32    232s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:32    232s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:32    232s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:32    232s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:32    232s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:32    232s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/27 17:49:32    232s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:49:32    232s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:49:32    232s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/27 17:49:32    232s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:32    232s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/27 17:49:32    232s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/27 17:49:32    232s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:32    232s] Finished Early Global Route supply map. mem = 3700.0M
[05/27 17:49:32    232s] SKP will use view:
[05/27 17:49:32    232s]   view_slow_mission
[05/27 17:49:33    232s] Iteration  6: Total net bbox = 3.288e+03 (1.69e+03 1.60e+03)
[05/27 17:49:33    232s]               Est.  stn bbox = 4.023e+03 (2.09e+03 1.93e+03)
[05/27 17:49:33    232s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 3695.5M
[05/27 17:49:33    232s] OPERPROF: Finished NP-Place at level 1, CPU:0.410, REAL:0.428, MEM:3695.5M, EPOCH TIME: 1748382573.030793
[05/27 17:49:33    232s] no activity file in design. spp won't run.
[05/27 17:49:33    232s] NP #FI/FS/SF FL/PI: 0/0/0 1129/0
[05/27 17:49:33    232s] no activity file in design. spp won't run.
[05/27 17:49:33    232s] OPERPROF: Starting NP-Place at level 1, MEM:3679.5M, EPOCH TIME: 1748382573.054284
[05/27 17:49:34    233s] Iteration  7: Total net bbox = 3.713e+03 (1.94e+03 1.78e+03)
[05/27 17:49:34    233s]               Est.  stn bbox = 4.494e+03 (2.37e+03 2.12e+03)
[05/27 17:49:34    233s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 3676.5M
[05/27 17:49:34    233s] OPERPROF: Finished NP-Place at level 1, CPU:0.970, REAL:0.971, MEM:3676.5M, EPOCH TIME: 1748382574.025020
[05/27 17:49:34    233s] Legalizing MH Cells... 0 / 0 (level 5) on TOP
[05/27 17:49:34    233s] MH packer: No MH instances from GP
[05/27 17:49:34    233s] 0 (out of 0) MH cells were successfully legalized.
[05/27 17:49:34    233s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3676.5M, DRC: 0)
[05/27 17:49:34    233s] no activity file in design. spp won't run.
[05/27 17:49:34    233s] NP #FI/FS/SF FL/PI: 0/0/0 1129/0
[05/27 17:49:34    233s] no activity file in design. spp won't run.
[05/27 17:49:34    233s] OPERPROF: Starting NP-Place at level 1, MEM:3676.5M, EPOCH TIME: 1748382574.044643
[05/27 17:49:35    234s] Iteration  8: Total net bbox = 4.250e+03 (2.22e+03 2.03e+03)
[05/27 17:49:35    234s]               Est.  stn bbox = 5.044e+03 (2.66e+03 2.38e+03)
[05/27 17:49:35    234s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 3676.5M
[05/27 17:49:35    234s] OPERPROF: Finished NP-Place at level 1, CPU:1.510, REAL:1.481, MEM:3676.5M, EPOCH TIME: 1748382575.525263
[05/27 17:49:35    234s] Legalizing MH Cells... 0 / 0 (level 6) on TOP
[05/27 17:49:35    234s] MH packer: No MH instances from GP
[05/27 17:49:35    234s] 0 (out of 0) MH cells were successfully legalized.
[05/27 17:49:35    234s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3676.5M, DRC: 0)
[05/27 17:49:35    234s] no activity file in design. spp won't run.
[05/27 17:49:35    234s] NP #FI/FS/SF FL/PI: 0/0/0 1129/0
[05/27 17:49:35    234s] no activity file in design. spp won't run.
[05/27 17:49:35    234s] OPERPROF: Starting NP-Place at level 1, MEM:3676.5M, EPOCH TIME: 1748382575.552612
[05/27 17:49:37    237s] Iteration  9: Total net bbox = 4.494e+03 (2.33e+03 2.16e+03)
[05/27 17:49:37    237s]               Est.  stn bbox = 5.289e+03 (2.77e+03 2.52e+03)
[05/27 17:49:37    237s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 3676.5M
[05/27 17:49:37    237s] OPERPROF: Finished NP-Place at level 1, CPU:2.420, REAL:2.428, MEM:3676.5M, EPOCH TIME: 1748382577.980652
[05/27 17:49:37    237s] Legalizing MH Cells... 0 / 0 (level 7) on TOP
[05/27 17:49:37    237s] MH packer: No MH instances from GP
[05/27 17:49:37    237s] 0 (out of 0) MH cells were successfully legalized.
[05/27 17:49:37    237s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3676.5M, DRC: 0)
[05/27 17:49:37    237s] no activity file in design. spp won't run.
[05/27 17:49:37    237s] NP #FI/FS/SF FL/PI: 0/0/0 1129/0
[05/27 17:49:37    237s] no activity file in design. spp won't run.
[05/27 17:49:38    237s] OPERPROF: Starting NP-Place at level 1, MEM:3676.5M, EPOCH TIME: 1748382578.010564
[05/27 17:49:38    237s] GP RA stats: MHOnly 0 nrInst 1129 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/27 17:49:38    237s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3692.5M, EPOCH TIME: 1748382578.424289
[05/27 17:49:38    237s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3692.5M, EPOCH TIME: 1748382578.424689
[05/27 17:49:38    237s] Iteration 10: Total net bbox = 4.260e+03 (2.15e+03 2.11e+03)
[05/27 17:49:38    237s]               Est.  stn bbox = 5.035e+03 (2.58e+03 2.45e+03)
[05/27 17:49:38    237s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 3692.5M
[05/27 17:49:38    237s] OPERPROF: Finished NP-Place at level 1, CPU:0.420, REAL:0.417, MEM:3692.5M, EPOCH TIME: 1748382578.427136
[05/27 17:49:38    237s] Legalizing MH Cells... 0 / 0 (level 8) on TOP
[05/27 17:49:38    237s] MH packer: No MH instances from GP
[05/27 17:49:38    237s] 0 (out of 0) MH cells were successfully legalized.
[05/27 17:49:38    237s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3676.5M, DRC: 0)
[05/27 17:49:38    237s] Move report: Timing Driven Placement moves 1129 insts, mean move: 2.48 um, max move: 7.17 um 
[05/27 17:49:38    237s] 	Max move on inst (U1766): (50.92, 36.40) --> (47.53, 32.62)
[05/27 17:49:38    237s] no activity file in design. spp won't run.
[05/27 17:49:38    237s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3676.5M, EPOCH TIME: 1748382578.437600
[05/27 17:49:38    237s] Saved padding area to DB
[05/27 17:49:38    237s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3676.5M, EPOCH TIME: 1748382578.437943
[05/27 17:49:38    237s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.001, MEM:3676.5M, EPOCH TIME: 1748382578.438522
[05/27 17:49:38    237s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3676.5M, EPOCH TIME: 1748382578.439046
[05/27 17:49:38    237s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 17:49:38    237s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:3676.5M, EPOCH TIME: 1748382578.439599
[05/27 17:49:38    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:38    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:38    237s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.010, REAL:0.008, MEM:3676.5M, EPOCH TIME: 1748382578.445435
[05/27 17:49:38    237s] 
[05/27 17:49:38    237s] Finished Incremental Placement (cpu=0:00:06.6, real=0:00:07.0, mem=3676.5M)
[05/27 17:49:38    237s] Begin: Reorder Scan Chains
[05/27 17:49:38    237s] End: Reorder Scan Chains
[05/27 17:49:38    237s] CongRepair sets shifter mode to gplace
[05/27 17:49:38    237s] TDRefine: refinePlace mode is spiral
[05/27 17:49:38    237s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3676.5M, EPOCH TIME: 1748382578.447220
[05/27 17:49:38    237s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3676.5M, EPOCH TIME: 1748382578.447313
[05/27 17:49:38    237s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3676.5M, EPOCH TIME: 1748382578.447421
[05/27 17:49:38    237s] Processing tracks to init pin-track alignment.
[05/27 17:49:38    237s] z: 1, totalTracks: 1
[05/27 17:49:38    237s] z: 3, totalTracks: 1
[05/27 17:49:38    237s] z: 5, totalTracks: 1
[05/27 17:49:38    237s] z: 7, totalTracks: 1
[05/27 17:49:38    237s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/27 17:49:38    237s] #spOpts: rpCkHalo=4 
[05/27 17:49:38    237s] Initializing Route Infrastructure for color support ...
[05/27 17:49:38    237s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3676.5M, EPOCH TIME: 1748382578.447858
[05/27 17:49:38    237s] ### Add 31 auto generated vias to default rule
[05/27 17:49:38    237s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.004, MEM:3676.5M, EPOCH TIME: 1748382578.451958
[05/27 17:49:38    237s] Route Infrastructure Initialized for color support successfully.
[05/27 17:49:38    237s] Cell TOP LLGs are deleted
[05/27 17:49:38    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:38    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:38    237s] # Building TOP llgBox search-tree.
[05/27 17:49:38    237s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:49:38    237s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3676.5M, EPOCH TIME: 1748382578.459810
[05/27 17:49:38    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:38    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:38    237s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3676.5M, EPOCH TIME: 1748382578.460368
[05/27 17:49:38    237s] Max number of tech site patterns supported in site array is 256.
[05/27 17:49:38    237s] Core basic site is GF22_DST
[05/27 17:49:38    238s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 17:49:38    238s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 17:49:38    238s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 17:49:38    238s] SiteArray: use 430,080 bytes
[05/27 17:49:38    238s] SiteArray: current memory after site array memory allocation 3676.5M
[05/27 17:49:38    238s] SiteArray: FP blocked sites are writable
[05/27 17:49:38    238s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 17:49:38    238s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3676.5M, EPOCH TIME: 1748382578.635167
[05/27 17:49:38    238s] Process 22782 wires and vias for routing blockage analysis
[05/27 17:49:38    238s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.010, REAL:0.005, MEM:3676.5M, EPOCH TIME: 1748382578.640381
[05/27 17:49:38    238s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 17:49:38    238s] Atter site array init, number of instance map data is 0.
[05/27 17:49:38    238s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.180, REAL:0.181, MEM:3676.5M, EPOCH TIME: 1748382578.641379
[05/27 17:49:38    238s] 
[05/27 17:49:38    238s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:38    238s] 
[05/27 17:49:38    238s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:38    238s] OPERPROF:         Starting CMU at level 5, MEM:3676.5M, EPOCH TIME: 1748382578.642168
[05/27 17:49:38    238s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:3676.5M, EPOCH TIME: 1748382578.642831
[05/27 17:49:38    238s] 
[05/27 17:49:38    238s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:49:38    238s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.180, REAL:0.183, MEM:3676.5M, EPOCH TIME: 1748382578.643135
[05/27 17:49:38    238s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3676.5M, EPOCH TIME: 1748382578.643207
[05/27 17:49:38    238s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3676.5M, EPOCH TIME: 1748382578.643423
[05/27 17:49:38    238s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3676.5MB).
[05/27 17:49:38    238s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.190, REAL:0.196, MEM:3676.5M, EPOCH TIME: 1748382578.643826
[05/27 17:49:38    238s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.190, REAL:0.197, MEM:3676.5M, EPOCH TIME: 1748382578.643884
[05/27 17:49:38    238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.75591.2
[05/27 17:49:38    238s] OPERPROF:   Starting Refine-Place at level 2, MEM:3676.5M, EPOCH TIME: 1748382578.644048
[05/27 17:49:38    238s] *** Starting refinePlace (0:03:58 mem=3676.5M) ***
[05/27 17:49:38    238s] Total net bbox length = 4.544e+03 (2.410e+03 2.134e+03) (ext = 1.444e+02)
[05/27 17:49:38    238s] 
[05/27 17:49:38    238s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:38    238s] 
[05/27 17:49:38    238s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:38    238s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3676.5M, EPOCH TIME: 1748382578.644986
[05/27 17:49:38    238s] # Found 0 legal fixed insts to color.
[05/27 17:49:38    238s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3676.5M, EPOCH TIME: 1748382578.645122
[05/27 17:49:38    238s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3676.5M, EPOCH TIME: 1748382578.645473
[05/27 17:49:38    238s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/27 17:49:38    238s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3676.5M, EPOCH TIME: 1748382578.645891
[05/27 17:49:38    238s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/27 17:49:38    238s] Set min layer with default ( 2 )
[05/27 17:49:38    238s] Set max layer with default ( 127 )
[05/27 17:49:38    238s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:38    238s] Min route layer (adjusted) = 2
[05/27 17:49:38    238s] Max route layer (adjusted) = 11
[05/27 17:49:38    238s] Set min layer with default ( 2 )
[05/27 17:49:38    238s] Set max layer with default ( 127 )
[05/27 17:49:38    238s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:38    238s] Min route layer (adjusted) = 2
[05/27 17:49:38    238s] Max route layer (adjusted) = 11
[05/27 17:49:38    238s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3676.5M, EPOCH TIME: 1748382578.652167
[05/27 17:49:38    238s] Starting refinePlace ...
[05/27 17:49:38    238s] Set min layer with default ( 2 )
[05/27 17:49:38    238s] Set max layer with default ( 127 )
[05/27 17:49:38    238s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:38    238s] Min route layer (adjusted) = 2
[05/27 17:49:38    238s] Max route layer (adjusted) = 11
[05/27 17:49:38    238s] Set min layer with default ( 2 )
[05/27 17:49:38    238s] Set max layer with default ( 127 )
[05/27 17:49:38    238s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:38    238s] Min route layer (adjusted) = 2
[05/27 17:49:38    238s] Max route layer (adjusted) = 11
[05/27 17:49:38    238s] DDP initSite1 nrRow 111 nrJob 111
[05/27 17:49:38    238s] DDP markSite nrRow 111 nrJob 111
[05/27 17:49:38    238s]   Spread Effort: high, pre-route mode, useDDP on.
[05/27 17:49:38    238s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3676.5MB) @(0:03:58 - 0:03:58).
[05/27 17:49:38    238s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/27 17:49:38    238s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3676.5M, EPOCH TIME: 1748382578.665740
[05/27 17:49:38    238s] Tweakage: fix icg 0, fix clk 0.
[05/27 17:49:38    238s] Tweakage: density cost 0, scale 0.4.
[05/27 17:49:38    238s] Tweakage: activity cost 0, scale 1.0.
[05/27 17:49:38    238s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3676.5M, EPOCH TIME: 1748382578.668019
[05/27 17:49:38    238s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3676.5M, EPOCH TIME: 1748382578.673076
[05/27 17:49:38    238s] Tweakage perm 19 insts, flip 442 insts.
[05/27 17:49:38    238s] Tweakage perm 12 insts, flip 34 insts.
[05/27 17:49:38    238s] Tweakage perm 1 insts, flip 9 insts.
[05/27 17:49:38    238s] Tweakage perm 0 insts, flip 0 insts.
[05/27 17:49:38    238s] Tweakage perm 3 insts, flip 68 insts.
[05/27 17:49:38    238s] Tweakage perm 0 insts, flip 2 insts.
[05/27 17:49:38    238s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.070, REAL:0.070, MEM:3676.5M, EPOCH TIME: 1748382578.742747
[05/27 17:49:38    238s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.080, REAL:0.076, MEM:3676.5M, EPOCH TIME: 1748382578.743621
[05/27 17:49:38    238s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.080, REAL:0.079, MEM:3676.5M, EPOCH TIME: 1748382578.744612
[05/27 17:49:38    238s] Move report: Congestion aware Tweak moves 865 insts, mean move: 0.14 um, max move: 3.01 um 
[05/27 17:49:38    238s] 	Max move on inst (U1269): (17.64, 26.55) --> (20.53, 26.68)
[05/27 17:49:38    238s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=3676.5mb) @(0:03:58 - 0:03:58).
[05/27 17:49:38    238s] 
[05/27 17:49:38    238s]  === Spiral for Logical I: (movable: 1129) ===
[05/27 17:49:38    238s] 
[05/27 17:49:38    238s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/27 17:49:38    238s] 
[05/27 17:49:38    238s]  Info: 0 filler has been deleted!
[05/27 17:49:38    238s] Move report: legalization moves 301 insts, mean move: 0.15 um, max move: 1.71 um spiral
[05/27 17:49:38    238s] 	Max move on inst (sh_sync_inst/rfin_prev_reg): (25.47, 30.98) --> (25.40, 32.62)
[05/27 17:49:38    238s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/27 17:49:38    238s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/27 17:49:38    238s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3647.6MB) @(0:03:58 - 0:03:58).
[05/27 17:49:38    238s] Move report: Detail placement moves 1129 insts, mean move: 0.14 um, max move: 3.01 um 
[05/27 17:49:38    238s] 	Max move on inst (U1269): (17.64, 26.55) --> (20.53, 26.68)
[05/27 17:49:38    238s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3647.6MB
[05/27 17:49:38    238s] Statistics of distance of Instance movement in refine placement:
[05/27 17:49:38    238s]   maximum (X+Y) =         3.01 um
[05/27 17:49:38    238s]   inst (U1269) with max move: (17.644, 26.554) -> (20.532, 26.68)
[05/27 17:49:38    238s]   mean    (X+Y) =         0.14 um
[05/27 17:49:38    238s] Summary Report:
[05/27 17:49:38    238s] Instances move: 1129 (out of 1129 movable)
[05/27 17:49:38    238s] Instances flipped: 0
[05/27 17:49:38    238s] Mean displacement: 0.14 um
[05/27 17:49:38    238s] Max displacement: 3.01 um (Instance: U1269) (17.644, 26.554) -> (20.532, 26.68)
[05/27 17:49:38    238s] 	Length: 3 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_NR2_0P75
[05/27 17:49:38    238s] 	Violation at original loc: Overlapping with other instance
[05/27 17:49:38    238s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/27 17:49:38    238s] Total instances moved : 1129
[05/27 17:49:38    238s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.210, REAL:0.210, MEM:3647.6M, EPOCH TIME: 1748382578.862085
[05/27 17:49:38    238s] Total net bbox length = 4.256e+03 (2.125e+03 2.131e+03) (ext = 1.423e+02)
[05/27 17:49:38    238s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3647.6MB
[05/27 17:49:38    238s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3647.6MB) @(0:03:58 - 0:03:58).
[05/27 17:49:38    238s] *** Finished refinePlace (0:03:58 mem=3647.6M) ***
[05/27 17:49:38    238s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.75591.2
[05/27 17:49:38    238s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.220, REAL:0.219, MEM:3647.6M, EPOCH TIME: 1748382578.863170
[05/27 17:49:38    238s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3647.6M, EPOCH TIME: 1748382578.863298
[05/27 17:49:38    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1129).
[05/27 17:49:38    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:38    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:38    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:38    238s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.020, REAL:0.011, MEM:3644.6M, EPOCH TIME: 1748382578.874430
[05/27 17:49:38    238s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.430, REAL:0.427, MEM:3644.6M, EPOCH TIME: 1748382578.874534
[05/27 17:49:38    238s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3644.6M, EPOCH TIME: 1748382578.874759
[05/27 17:49:38    238s] Starting Early Global Route congestion estimation: mem = 3644.6M
[05/27 17:49:38    238s] (I)      Initializing eGR engine (regular)
[05/27 17:49:38    238s] Set min layer with default ( 2 )
[05/27 17:49:38    238s] Set max layer with default ( 127 )
[05/27 17:49:38    238s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:38    238s] Min route layer (adjusted) = 2
[05/27 17:49:38    238s] Max route layer (adjusted) = 11
[05/27 17:49:38    238s] (I)      clean place blk overflow:
[05/27 17:49:38    238s] (I)      H : enabled 1.00 0
[05/27 17:49:38    238s] (I)      V : enabled 1.00 0
[05/27 17:49:38    238s] (I)      Initializing eGR engine (regular)
[05/27 17:49:38    238s] Set min layer with default ( 2 )
[05/27 17:49:38    238s] Set max layer with default ( 127 )
[05/27 17:49:38    238s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:38    238s] Min route layer (adjusted) = 2
[05/27 17:49:38    238s] Max route layer (adjusted) = 11
[05/27 17:49:38    238s] (I)      clean place blk overflow:
[05/27 17:49:38    238s] (I)      H : enabled 1.00 0
[05/27 17:49:38    238s] (I)      V : enabled 1.00 0
[05/27 17:49:38    238s] (I)      Started Early Global Route kernel ( Curr Mem: 3.51 MB )
[05/27 17:49:38    238s] (I)      Running eGR Regular flow
[05/27 17:49:38    238s] (I)      # wire layers (front) : 12
[05/27 17:49:38    238s] (I)      # wire layers (back)  : 0
[05/27 17:49:38    238s] (I)      min wire layer : 1
[05/27 17:49:38    238s] (I)      max wire layer : 11
[05/27 17:49:38    238s] (I)      # cut layers (front) : 11
[05/27 17:49:38    238s] (I)      # cut layers (back)  : 0
[05/27 17:49:38    238s] (I)      min cut layer : 1
[05/27 17:49:38    238s] (I)      max cut layer : 10
[05/27 17:49:38    238s] (I)      ================================== Layers ===================================
[05/27 17:49:38    238s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:38    238s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/27 17:49:38    238s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:38    238s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/27 17:49:38    238s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/27 17:49:38    238s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:38    238s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:38    238s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:38    238s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:38    238s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/27 17:49:38    238s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/27 17:49:38    238s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:49:38    238s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/27 17:49:38    238s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/27 17:49:38    238s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:38    238s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/27 17:49:38    238s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/27 17:49:38    238s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/27 17:49:38    238s] (I)      Started Import and model ( Curr Mem: 3.51 MB )
[05/27 17:49:38    238s] (I)      == Non-default Options ==
[05/27 17:49:38    238s] (I)      Maximum routing layer                              : 11
[05/27 17:49:38    238s] (I)      Top routing layer                                  : 11
[05/27 17:49:38    238s] (I)      Number of threads                                  : 1
[05/27 17:49:38    238s] (I)      Route tie net to shape                             : auto
[05/27 17:49:38    238s] (I)      Use non-blocking free Dbs wires                    : false
[05/27 17:49:38    238s] (I)      Method to set GCell size                           : row
[05/27 17:49:38    238s] (I)      Tie hi/lo max distance                             : 5.400000
[05/27 17:49:38    238s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/27 17:49:38    238s] (I)      ============== Pin Summary ==============
[05/27 17:49:38    238s] (I)      +-------+--------+---------+------------+
[05/27 17:49:38    238s] (I)      | Layer | # pins | % total |      Group |
[05/27 17:49:38    238s] (I)      +-------+--------+---------+------------+
[05/27 17:49:38    238s] (I)      |     1 |   1458 |   34.04 |        Pin |
[05/27 17:49:38    238s] (I)      |     2 |   2591 |   60.49 |        Pin |
[05/27 17:49:38    238s] (I)      |     3 |    234 |    5.46 | Pin access |
[05/27 17:49:38    238s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/27 17:49:38    238s] (I)      |     5 |      0 |    0.00 |      Other |
[05/27 17:49:38    238s] (I)      |     6 |      0 |    0.00 |      Other |
[05/27 17:49:38    238s] (I)      |     7 |      0 |    0.00 |      Other |
[05/27 17:49:38    238s] (I)      |     8 |      0 |    0.00 |      Other |
[05/27 17:49:38    238s] (I)      |     9 |      0 |    0.00 |      Other |
[05/27 17:49:38    238s] (I)      |    10 |      0 |    0.00 |      Other |
[05/27 17:49:38    238s] (I)      |    11 |      0 |    0.00 |      Other |
[05/27 17:49:38    238s] (I)      +-------+--------+---------+------------+
[05/27 17:49:38    238s] (I)      Use row-based GCell size
[05/27 17:49:38    238s] (I)      Use row-based GCell align
[05/27 17:49:38    238s] (I)      layer 0 area = 6400
[05/27 17:49:38    238s] (I)      layer 1 area = 8800
[05/27 17:49:38    238s] (I)      layer 2 area = 11000
[05/27 17:49:38    238s] (I)      layer 3 area = 11000
[05/27 17:49:38    238s] (I)      layer 4 area = 11000
[05/27 17:49:38    238s] (I)      layer 5 area = 11000
[05/27 17:49:38    238s] (I)      layer 6 area = 11000
[05/27 17:49:38    238s] (I)      layer 7 area = 810000
[05/27 17:49:38    238s] (I)      layer 8 area = 2000000
[05/27 17:49:38    238s] (I)      layer 9 area = 2000000
[05/27 17:49:38    238s] (I)      layer 10 area = 0
[05/27 17:49:38    238s] (I)      GCell unit size   : 540
[05/27 17:49:38    238s] (I)      GCell multiplier  : 1
[05/27 17:49:38    238s] (I)      GCell row height  : 540
[05/27 17:49:38    238s] (I)      Actual row height : 540
[05/27 17:49:38    238s] (I)      GCell align ref   : 3944 4000
[05/27 17:49:38    238s] [NR-eGR] Track table information for default rule: 
[05/27 17:49:38    238s] [NR-eGR] M1 has single uniform track structure
[05/27 17:49:38    238s] [NR-eGR] M2 has single uniform track structure
[05/27 17:49:38    238s] [NR-eGR] C1 has single uniform track structure
[05/27 17:49:38    238s] [NR-eGR] C2 has single uniform track structure
[05/27 17:49:38    238s] [NR-eGR] C3 has single uniform track structure
[05/27 17:49:38    238s] [NR-eGR] C4 has single uniform track structure
[05/27 17:49:38    238s] [NR-eGR] C5 has single uniform track structure
[05/27 17:49:38    238s] [NR-eGR] JA has single uniform track structure
[05/27 17:49:38    238s] [NR-eGR] QA has single uniform track structure
[05/27 17:49:38    238s] [NR-eGR] QB has single uniform track structure
[05/27 17:49:38    238s] [NR-eGR] LB has single uniform track structure
[05/27 17:49:38    238s] (I)      ========================= Default via ==========================
[05/27 17:49:38    238s] (I)      +----+------------------+--------------------------------------+
[05/27 17:49:38    238s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/27 17:49:38    238s] (I)      +----+------------------+--------------------------------------+
[05/27 17:49:38    238s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/27 17:49:38    238s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/27 17:49:38    238s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/27 17:49:38    238s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/27 17:49:38    238s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/27 17:49:38    238s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/27 17:49:38    238s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/27 17:49:38    238s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/27 17:49:38    238s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/27 17:49:38    238s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/27 17:49:38    238s] (I)      +----+------------------+--------------------------------------+
[05/27 17:49:38    238s] (I)      Design has 0 placement macros with 0 shapes. 
[05/27 17:49:38    238s] [NR-eGR] Read 4 PG shapes
[05/27 17:49:38    238s] [NR-eGR] Read 0 clock shapes
[05/27 17:49:38    238s] [NR-eGR] Read 0 other shapes
[05/27 17:49:38    238s] [NR-eGR] #Routing Blockages  : 0
[05/27 17:49:38    238s] [NR-eGR] #Instance Blockages : 12530
[05/27 17:49:38    238s] [NR-eGR] #PG Blockages       : 4
[05/27 17:49:38    238s] [NR-eGR] #Halo Blockages     : 0
[05/27 17:49:38    238s] [NR-eGR] #Boundary Blockages : 0
[05/27 17:49:38    238s] [NR-eGR] #Clock Blockages    : 0
[05/27 17:49:38    238s] [NR-eGR] #Other Blockages    : 0
[05/27 17:49:38    238s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/27 17:49:38    238s] (I)      Custom ignore net properties:
[05/27 17:49:38    238s] (I)      1 : NotLegal
[05/27 17:49:38    238s] (I)      Default ignore net properties:
[05/27 17:49:38    238s] (I)      1 : Special
[05/27 17:49:38    238s] (I)      2 : Analog
[05/27 17:49:38    238s] (I)      3 : Fixed
[05/27 17:49:38    238s] (I)      4 : Skipped
[05/27 17:49:38    238s] (I)      5 : MixedSignal
[05/27 17:49:38    238s] (I)      Prerouted net properties:
[05/27 17:49:38    238s] (I)      1 : NotLegal
[05/27 17:49:38    238s] (I)      2 : Special
[05/27 17:49:38    238s] (I)      3 : Analog
[05/27 17:49:38    238s] (I)      4 : Fixed
[05/27 17:49:38    238s] (I)      5 : Skipped
[05/27 17:49:38    238s] (I)      6 : MixedSignal
[05/27 17:49:38    238s] [NR-eGR] Early global route reroute all routable nets
[05/27 17:49:38    238s] [NR-eGR] #prerouted nets         : 0
[05/27 17:49:38    238s] [NR-eGR] #prerouted special nets : 0
[05/27 17:49:38    238s] [NR-eGR] #prerouted wires        : 0
[05/27 17:49:38    238s] [NR-eGR] Read 1150 nets ( ignored 0 )
[05/27 17:49:38    238s] (I)        Front-side 1150 ( ignored 0 )
[05/27 17:49:38    238s] (I)        Back-side  0 ( ignored 0 )
[05/27 17:49:38    238s] (I)        Both-side  0 ( ignored 0 )
[05/27 17:49:38    238s] (I)      Reading macro buffers
[05/27 17:49:38    238s] (I)      Number of macros with buffers: 0
[05/27 17:49:38    238s] (I)      early_global_route_priority property id does not exist.
[05/27 17:49:38    238s] (I)      Setting up GCell size
[05/27 17:49:38    238s] (I)      Base Grid  :   126 x   126
[05/27 17:49:38    238s] (I)      Final Grid :    63 x    63
[05/27 17:49:38    238s] (I)      Read Num Blocks=12766  Num Prerouted Wires=0  Num CS=0
[05/27 17:49:38    238s] (I)      Layer 1 (H) : #blockages 12090 : #preroutes 0
[05/27 17:49:38    238s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/27 17:49:38    238s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:38    238s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:38    238s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:38    238s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:38    238s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:38    238s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:38    238s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/27 17:49:38    238s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/27 17:49:38    238s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/27 17:49:38    238s] (I)      Track adjustment: Reducing 6993 tracks (15.00%) for Layer2
[05/27 17:49:38    238s] (I)      Track adjustment: Reducing 5451 tracks (12.00%) for Layer3
[05/27 17:49:38    238s] (I)      Number of ignored nets                =      0
[05/27 17:49:38    238s] (I)      Number of connected nets              =      0
[05/27 17:49:38    238s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/27 17:49:38    238s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/27 17:49:38    238s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/27 17:49:38    238s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/27 17:49:38    238s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/27 17:49:38    238s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/27 17:49:38    238s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/27 17:49:38    238s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 17:49:38    238s] (I)      Ndr track 0 does not exist
[05/27 17:49:38    238s] (I)      ---------------------Grid Graph Info--------------------
[05/27 17:49:38    238s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/27 17:49:38    238s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/27 17:49:38    238s] (I)      Site width          :   116  (dbu)
[05/27 17:49:38    238s] (I)      Row height          :   540  (dbu)
[05/27 17:49:38    238s] (I)      GCell row height    :   540  (dbu)
[05/27 17:49:38    238s] (I)      GCell width         :  1080  (dbu)
[05/27 17:49:38    238s] (I)      GCell height        :  1080  (dbu)
[05/27 17:49:38    238s] (I)      Grid                :    63    63    11
[05/27 17:49:38    238s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/27 17:49:38    238s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/27 17:49:38    238s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/27 17:49:38    238s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/27 17:49:38    238s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/27 17:49:38    238s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/27 17:49:38    238s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/27 17:49:38    238s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/27 17:49:38    238s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/27 17:49:38    238s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/27 17:49:38    238s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/27 17:49:38    238s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/27 17:49:38    238s] (I)      --------------------------------------------------------
[05/27 17:49:38    238s] 
[05/27 17:49:38    238s] [NR-eGR] ============ Routing rule table ============
[05/27 17:49:38    238s] [NR-eGR] Rule id: 0  Nets: 1150
[05/27 17:49:38    238s] [NR-eGR] ========================================
[05/27 17:49:38    238s] [NR-eGR] 
[05/27 17:49:38    238s] (I)      ======== NDR :  =========
[05/27 17:49:38    238s] (I)      +--------------+--------+
[05/27 17:49:38    238s] (I)      |           ID |      0 |
[05/27 17:49:38    238s] (I)      |         Name |        |
[05/27 17:49:38    238s] (I)      |      Default |    yes |
[05/27 17:49:38    238s] (I)      |  Clk Special |     no |
[05/27 17:49:38    238s] (I)      | Hard spacing |     no |
[05/27 17:49:38    238s] (I)      |    NDR track | (none) |
[05/27 17:49:38    238s] (I)      |      NDR via | (none) |
[05/27 17:49:38    238s] (I)      |  Extra space |      0 |
[05/27 17:49:38    238s] (I)      |      Shields |      0 |
[05/27 17:49:38    238s] (I)      |   Demand (H) |      1 |
[05/27 17:49:38    238s] (I)      |   Demand (V) |      1 |
[05/27 17:49:38    238s] (I)      |        #Nets |   1150 |
[05/27 17:49:38    238s] (I)      +--------------+--------+
[05/27 17:49:38    238s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:49:38    238s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/27 17:49:38    238s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:49:38    238s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/27 17:49:38    238s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:38    238s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:38    238s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:38    238s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:38    238s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/27 17:49:38    238s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/27 17:49:38    238s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/27 17:49:38    238s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/27 17:49:38    238s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/27 17:49:38    238s] (I)      +-------------------------------------------------------------------------------------+
[05/27 17:49:38    238s] (I)      =============== Blocked Tracks ===============
[05/27 17:49:38    238s] (I)      +-------+---------+----------+---------------+
[05/27 17:49:38    238s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/27 17:49:38    238s] (I)      +-------+---------+----------+---------------+
[05/27 17:49:38    238s] (I)      |     1 |       0 |        0 |         0.00% |
[05/27 17:49:38    238s] (I)      |     2 |   53487 |    16979 |        31.74% |
[05/27 17:49:38    238s] (I)      |     3 |   47439 |     5577 |        11.76% |
[05/27 17:49:38    238s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/27 17:49:38    238s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/27 17:49:38    238s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/27 17:49:38    238s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/27 17:49:38    238s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/27 17:49:38    238s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/27 17:49:38    238s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/27 17:49:38    238s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/27 17:49:38    238s] (I)      +-------+---------+----------+---------------+
[05/27 17:49:38    238s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.52 MB )
[05/27 17:49:38    238s] (I)      Reset routing kernel
[05/27 17:49:38    238s] (I)      Started Global Routing ( Curr Mem: 3.52 MB )
[05/27 17:49:38    238s] (I)      totalPins=4295  totalGlobalPin=3761 (87.57%)
[05/27 17:49:38    238s] (I)      ================= Net Group Info =================
[05/27 17:49:38    238s] (I)      +----+----------------+--------------+-----------+
[05/27 17:49:38    238s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/27 17:49:38    238s] (I)      +----+----------------+--------------+-----------+
[05/27 17:49:38    238s] (I)      |  1 |           1150 |        M2(2) |    LB(11) |
[05/27 17:49:38    238s] (I)      +----+----------------+--------------+-----------+
[05/27 17:49:38    238s] (I)      total 2D Cap : 269980 = (134399 H, 135581 V)
[05/27 17:49:38    238s] (I)      total 2D Demand : 454 = (454 H, 0 V)
[05/27 17:49:38    238s] (I)      #blocked GCells = 0
[05/27 17:49:38    238s] (I)      #regions = 1
[05/27 17:49:38    238s] [NR-eGR] Layer group 1: route 1150 net(s) in layer range [2, 11]
[05/27 17:49:38    238s] (I)      
[05/27 17:49:38    238s] (I)      ============  Phase 1a Route ============
[05/27 17:49:38    238s] (I)      Usage: 4657 = (2268 H, 2389 V) = (1.69% H, 1.76% V) = (2.449e+03um H, 2.580e+03um V)
[05/27 17:49:38    238s] (I)      
[05/27 17:49:38    238s] (I)      ============  Phase 1b Route ============
[05/27 17:49:38    238s] (I)      Usage: 4657 = (2268 H, 2389 V) = (1.69% H, 1.76% V) = (2.449e+03um H, 2.580e+03um V)
[05/27 17:49:38    238s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.029560e+03um
[05/27 17:49:38    238s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/27 17:49:38    238s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/27 17:49:38    238s] (I)      
[05/27 17:49:38    238s] (I)      ============  Phase 1c Route ============
[05/27 17:49:38    238s] (I)      Usage: 4657 = (2268 H, 2389 V) = (1.69% H, 1.76% V) = (2.449e+03um H, 2.580e+03um V)
[05/27 17:49:38    238s] (I)      
[05/27 17:49:38    238s] (I)      ============  Phase 1d Route ============
[05/27 17:49:38    238s] (I)      Usage: 4657 = (2268 H, 2389 V) = (1.69% H, 1.76% V) = (2.449e+03um H, 2.580e+03um V)
[05/27 17:49:38    238s] (I)      
[05/27 17:49:38    238s] (I)      ============  Phase 1e Route ============
[05/27 17:49:38    238s] (I)      Usage: 4657 = (2268 H, 2389 V) = (1.69% H, 1.76% V) = (2.449e+03um H, 2.580e+03um V)
[05/27 17:49:38    238s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.029560e+03um
[05/27 17:49:38    238s] (I)      
[05/27 17:49:38    238s] (I)      ============  Phase 1l Route ============
[05/27 17:49:38    238s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/27 17:49:38    238s] (I)      Layer  2:      32822      1189       207         297       52434    ( 0.56%) 
[05/27 17:49:38    238s] (I)      Layer  3:      37352      2266        77        1404       45468    ( 3.00%) 
[05/27 17:49:38    238s] (I)      Layer  4:      46748      1674         0           0       46872    ( 0.00%) 
[05/27 17:49:38    238s] (I)      Layer  5:      46686       663         0           0       46872    ( 0.00%) 
[05/27 17:49:38    238s] (I)      Layer  6:      46748         0         0           0       46872    ( 0.00%) 
[05/27 17:49:38    238s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/27 17:49:38    238s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/27 17:49:38    238s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/27 17:49:38    238s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/27 17:49:38    238s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/27 17:49:38    238s] (I)      Total:        266218      5792       284        4638      291824    ( 1.56%) 
[05/27 17:49:38    238s] (I)      
[05/27 17:49:38    238s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 17:49:38    238s] [NR-eGR]                        OverCon           OverCon            
[05/27 17:49:38    238s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/27 17:49:38    238s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/27 17:49:38    238s] [NR-eGR] ---------------------------------------------------------------
[05/27 17:49:38    238s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:38    238s] [NR-eGR]      M2 ( 2)       152( 3.91%)         6( 0.15%)   ( 4.07%) 
[05/27 17:49:38    238s] [NR-eGR]      C1 ( 3)        51( 1.35%)         3( 0.08%)   ( 1.42%) 
[05/27 17:49:38    238s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:38    238s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:38    238s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:38    238s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:38    238s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:38    238s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:38    238s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:38    238s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 17:49:38    238s] [NR-eGR] ---------------------------------------------------------------
[05/27 17:49:38    238s] [NR-eGR]        Total       203( 0.64%)         9( 0.03%)   ( 0.67%) 
[05/27 17:49:38    238s] [NR-eGR] 
[05/27 17:49:38    238s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.52 MB )
[05/27 17:49:38    238s] (I)      Updating congestion map
[05/27 17:49:38    238s] (I)      total 2D Cap : 270744 = (134973 H, 135771 V)
[05/27 17:49:38    238s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 17:49:38    238s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3.52 MB )
[05/27 17:49:38    238s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3652.6M
[05/27 17:49:38    238s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.067, MEM:3652.6M, EPOCH TIME: 1748382578.941502
[05/27 17:49:38    238s] OPERPROF: Starting HotSpotCal at level 1, MEM:3652.6M, EPOCH TIME: 1748382578.941612
[05/27 17:49:38    238s] [hotspot] +------------+---------------+---------------+
[05/27 17:49:38    238s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 17:49:38    238s] [hotspot] +------------+---------------+---------------+
[05/27 17:49:38    238s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 17:49:38    238s] [hotspot] +------------+---------------+---------------+
[05/27 17:49:38    238s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 17:49:38    238s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 17:49:38    238s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3668.6M, EPOCH TIME: 1748382578.943103
[05/27 17:49:38    238s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3668.6M, EPOCH TIME: 1748382578.943453
[05/27 17:49:38    238s] Starting Early Global Route wiring: mem = 3668.6M
[05/27 17:49:38    238s] (I)      Running track assignment and export wires
[05/27 17:49:38    238s] (I)      Delete wires for 1150 nets 
[05/27 17:49:38    238s] (I)      ============= Track Assignment ============
[05/27 17:49:38    238s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.53 MB )
[05/27 17:49:38    238s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/27 17:49:38    238s] (I)      Run Multi-thread track assignment
[05/27 17:49:38    238s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.53 MB )
[05/27 17:49:38    238s] (I)      Started Export ( Curr Mem: 3.53 MB )
[05/27 17:49:38    238s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/27 17:49:38    238s] [NR-eGR] Total eGR-routed clock nets wire length: 376um, number of vias: 480
[05/27 17:49:38    238s] [NR-eGR] --------------------------------------------------------------------------
[05/27 17:49:38    238s] [NR-eGR]             Length (um)  Vias 
[05/27 17:49:38    238s] [NR-eGR] ------------------------------
[05/27 17:49:38    238s] [NR-eGR]  M1  (1V)             0  1458 
[05/27 17:49:38    238s] [NR-eGR]  M2  (2H)          1400  5034 
[05/27 17:49:38    238s] [NR-eGR]  C1  (3V)          2148  1987 
[05/27 17:49:38    238s] [NR-eGR]  C2  (4H)          1512   778 
[05/27 17:49:38    238s] [NR-eGR]  C3  (5V)           688    26 
[05/27 17:49:38    238s] [NR-eGR]  C4  (6H)             3     0 
[05/27 17:49:38    238s] [NR-eGR]  C5  (7V)             0     0 
[05/27 17:49:38    238s] [NR-eGR]  JA  (8H)             0     0 
[05/27 17:49:38    238s] [NR-eGR]  QA  (9V)             0     0 
[05/27 17:49:38    238s] [NR-eGR]  QB  (10H)            0     0 
[05/27 17:49:38    238s] [NR-eGR]  LB  (11V)            0     0 
[05/27 17:49:38    238s] [NR-eGR] ------------------------------
[05/27 17:49:38    238s] [NR-eGR]      Total         5751  9283 
[05/27 17:49:38    238s] [NR-eGR] --------------------------------------------------------------------------
[05/27 17:49:38    238s] [NR-eGR] Total half perimeter of net bounding box: 4256um
[05/27 17:49:38    238s] [NR-eGR] Total length: 5751um, number of vias: 9283
[05/27 17:49:38    238s] [NR-eGR] --------------------------------------------------------------------------
[05/27 17:49:38    238s] (I)      == Layer wire length by net rule ==
[05/27 17:49:38    238s] (I)                  Default 
[05/27 17:49:38    238s] (I)      --------------------
[05/27 17:49:38    238s] (I)       M1  (1V)       0um 
[05/27 17:49:38    238s] (I)       M2  (2H)    1400um 
[05/27 17:49:38    238s] (I)       C1  (3V)    2148um 
[05/27 17:49:38    238s] (I)       C2  (4H)    1512um 
[05/27 17:49:38    238s] (I)       C3  (5V)     688um 
[05/27 17:49:38    238s] (I)       C4  (6H)       3um 
[05/27 17:49:38    238s] (I)       C5  (7V)       0um 
[05/27 17:49:38    238s] (I)       JA  (8H)       0um 
[05/27 17:49:38    238s] (I)       QA  (9V)       0um 
[05/27 17:49:38    238s] (I)       QB  (10H)      0um 
[05/27 17:49:38    238s] (I)       LB  (11V)      0um 
[05/27 17:49:38    238s] (I)      --------------------
[05/27 17:49:38    238s] (I)           Total   5751um 
[05/27 17:49:38    238s] (I)      == Layer via count by net rule ==
[05/27 17:49:38    238s] (I)                  Default 
[05/27 17:49:38    238s] (I)      --------------------
[05/27 17:49:38    238s] (I)       M1  (1V)      1458 
[05/27 17:49:38    238s] (I)       M2  (2H)      5034 
[05/27 17:49:38    238s] (I)       C1  (3V)      1987 
[05/27 17:49:38    238s] (I)       C2  (4H)       778 
[05/27 17:49:38    238s] (I)       C3  (5V)        26 
[05/27 17:49:38    238s] (I)       C4  (6H)         0 
[05/27 17:49:38    238s] (I)       C5  (7V)         0 
[05/27 17:49:38    238s] (I)       JA  (8H)         0 
[05/27 17:49:38    238s] (I)       QA  (9V)         0 
[05/27 17:49:38    238s] (I)       QB  (10H)        0 
[05/27 17:49:38    238s] (I)       LB  (11V)        0 
[05/27 17:49:38    238s] (I)      --------------------
[05/27 17:49:38    238s] (I)           Total     9283 
[05/27 17:49:38    238s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.53 MB )
[05/27 17:49:38    238s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/27 17:49:38    238s] (I)      Global routing data unavailable, rerun eGR
[05/27 17:49:38    238s] (I)      Initializing eGR engine (regular)
[05/27 17:49:38    238s] Set min layer with default ( 2 )
[05/27 17:49:38    238s] Set max layer with default ( 127 )
[05/27 17:49:38    238s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 17:49:38    238s] Min route layer (adjusted) = 2
[05/27 17:49:38    238s] Max route layer (adjusted) = 11
[05/27 17:49:38    238s] (I)      clean place blk overflow:
[05/27 17:49:38    238s] (I)      H : enabled 1.00 0
[05/27 17:49:38    238s] (I)      V : enabled 1.00 0
[05/27 17:49:38    238s] Early Global Route wiring runtime: 0.04 seconds, mem = 3668.6M
[05/27 17:49:38    238s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.040, REAL:0.042, MEM:3668.6M, EPOCH TIME: 1748382578.985455
[05/27 17:49:38    238s] 0 delay mode for cte disabled.
[05/27 17:49:38    238s] SKP cleared!
[05/27 17:49:38    238s] 
[05/27 17:49:38    238s] *** Finished incrementalPlace (cpu=0:00:07.4, real=0:00:07.0)***
[05/27 17:49:39    238s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3668.6M, EPOCH TIME: 1748382579.015572
[05/27 17:49:39    238s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3668.6M, EPOCH TIME: 1748382579.015682
[05/27 17:49:39    238s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3668.6M, EPOCH TIME: 1748382579.022510
[05/27 17:49:39    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:39    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:39    238s] Cell TOP LLGs are deleted
[05/27 17:49:39    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:39    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:39    238s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3666.6M, EPOCH TIME: 1748382579.023238
[05/27 17:49:39    238s] Start to check current routing status for nets...
[05/27 17:49:39    238s] All nets are already routed correctly.
[05/27 17:49:39    238s] End to check current routing status for nets (mem=3666.6M)
[05/27 17:49:39    238s] Extraction called for design 'TOP' of instances=1129 and nets=1152 using extraction engine 'preRoute' .
[05/27 17:49:39    238s] PreRoute RC Extraction called for design TOP.
[05/27 17:49:39    238s] RC Extraction called in multi-corner(2) mode.
[05/27 17:49:39    238s] RCMode: PreRoute
[05/27 17:49:39    238s]       RC Corner Indexes            0       1   
[05/27 17:49:39    238s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 17:49:39    238s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 17:49:39    238s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 17:49:39    238s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 17:49:39    238s] Shrink Factor                : 1.00000
[05/27 17:49:39    238s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 17:49:39    238s] Using Quantus QRC technology file ...
[05/27 17:49:39    238s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/27 17:49:39    238s] Updating RC Grid density data for preRoute extraction ...
[05/27 17:49:39    238s] eee: pegSigSF=1.070000
[05/27 17:49:39    238s] Initializing multi-corner resistance tables ...
[05/27 17:49:39    238s] eee: Grid unit RC data computation started
[05/27 17:49:39    238s] eee: Grid unit RC data computation completed
[05/27 17:49:39    238s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/27 17:49:39    238s] eee: l=2 avDens=0.045675 usedTrk=271.310371 availTrk=5940.000000 sigTrk=271.310371
[05/27 17:49:39    238s] eee: l=3 avDens=0.127495 usedTrk=397.785372 availTrk=3120.000000 sigTrk=397.785372
[05/27 17:49:39    238s] eee: l=4 avDens=0.091482 usedTrk=279.935183 availTrk=3060.000000 sigTrk=279.935183
[05/27 17:49:39    238s] eee: l=5 avDens=0.047179 usedTrk=127.384629 availTrk=2700.000000 sigTrk=127.384629
[05/27 17:49:39    238s] eee: l=6 avDens=0.000909 usedTrk=0.600000 availTrk=660.000000 sigTrk=0.600000
[05/27 17:49:39    238s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:39    238s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:39    238s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:39    238s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:39    238s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:39    238s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:49:39    238s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/27 17:49:39    238s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.219759 uaWl=1.000000 uaWlH=0.383000 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/27 17:49:39    238s] eee: NetCapCache creation started. (Current Mem: 3666.574M) 
[05/27 17:49:39    238s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3666.574M) 
[05/27 17:49:39    238s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/27 17:49:39    238s] eee: Metal Layers Info:
[05/27 17:49:39    238s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:49:39    238s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/27 17:49:39    238s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:49:39    238s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/27 17:49:39    238s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/27 17:49:39    238s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/27 17:49:39    238s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/27 17:49:39    238s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/27 17:49:39    238s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/27 17:49:39    238s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/27 17:49:39    238s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/27 17:49:39    238s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/27 17:49:39    238s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/27 17:49:39    238s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/27 17:49:39    238s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:49:39    238s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/27 17:49:39    238s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3666.574M)
[05/27 17:49:39    238s] **optDesign ... cpu = 0:00:37, real = 0:01:00, mem = 3691.1M, totSessionCpu=0:03:59 **
[05/27 17:49:39    238s] Starting delay calculation for Setup views
[05/27 17:49:39    238s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/27 17:49:39    238s] #################################################################################
[05/27 17:49:39    238s] # Design Stage: PreRoute
[05/27 17:49:39    238s] # Design Name: TOP
[05/27 17:49:39    238s] # Design Mode: 22nm
[05/27 17:49:39    238s] # Analysis Mode: MMMC Non-OCV 
[05/27 17:49:39    238s] # Parasitics Mode: No SPEF/RCDB 
[05/27 17:49:39    238s] # Signoff Settings: SI Off 
[05/27 17:49:39    238s] #################################################################################
[05/27 17:49:39    239s] Calculate delays in BcWc mode...
[05/27 17:49:39    239s] Topological Sorting (REAL = 0:00:00.0, MEM = 3680.4M, InitMEM = 3680.4M)
[05/27 17:49:39    239s] Start delay calculation (fullDC) (1 T). (MEM=3731.86)
[05/27 17:49:39    239s] End AAE Lib Interpolated Model. (MEM=3680.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 17:49:40    239s] Total number of fetched objects 1150
[05/27 17:49:40    239s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 17:49:40    239s] End delay calculation. (MEM=3737.39 CPU=0:00:00.3 REAL=0:00:01.0)
[05/27 17:49:40    239s] End delay calculation (fullDC). (MEM=3737.39 CPU=0:00:00.4 REAL=0:00:01.0)
[05/27 17:49:40    239s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3708.6M) ***
[05/27 17:49:40    239s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:04:00 mem=3708.6M)
[05/27 17:49:40    239s] Begin: Collecting metrics
[05/27 17:49:40    239s] **INFO: Starting Blocking QThread with 1 CPU
[05/27 17:49:40    239s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/27 17:49:40      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.6M
[05/27 17:49:40      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3723.0M, current mem=3350.5M)
[05/27 17:49:40      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3723.0M, current mem=3350.8M)
[05/27 17:49:40      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.6M
[05/27 17:49:40      0s] 
[05/27 17:49:40      0s] =============================================================================================
[05/27 17:49:40      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[05/27 17:49:40      0s]                                                                                 23.10-p003_1
[05/27 17:49:40      0s] =============================================================================================
[05/27 17:49:40      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:49:40      0s] ---------------------------------------------------------------------------------------------
[05/27 17:49:40      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 17:49:40      0s] ---------------------------------------------------------------------------------------------
[05/27 17:49:40      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 17:49:40      0s] ---------------------------------------------------------------------------------------------
[05/27 17:49:40      0s] 

[05/27 17:49:40    239s]  
_______________________________________________________________________
[05/27 17:49:41    240s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.720 |           |        0 |       14.33 |            |              | 0:00:02  |        3666 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        3680 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3679 |      |     |
| drv_fixing_2            |     0.000 |   49.572 |         0 |        0 |       14.37 |            |              | 0:00:04  |        3700 |    0 |   0 |
| global_opt              |           |   49.572 |           |        0 |       14.37 |            |              | 0:00:05  |        3698 |      |     |
| area_reclaiming         |     0.000 |   49.572 |         0 |        0 |       14.36 |            |              | 0:00:04  |        3702 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:10  |        3705 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/27 17:49:41    240s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3740.9M, current mem=3724.7M)

[05/27 17:49:41    240s] End: Collecting metrics
[05/27 17:49:41    240s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:09.7 (0.9), totSession cpu/real = 0:04:00.1/0:06:48.0 (0.6), mem = 3657.6M
[05/27 17:49:41    240s] 
[05/27 17:49:41    240s] =============================================================================================
[05/27 17:49:41    240s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.10-p003_1
[05/27 17:49:41    240s] =============================================================================================
[05/27 17:49:41    240s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:49:41    240s] ---------------------------------------------------------------------------------------------
[05/27 17:49:41    240s] [ MetricReport           ]      1   0:00:00.8  (   8.1 % )     0:00:00.8 /  0:00:00.4    0.5
[05/27 17:49:41    240s] [ RefinePlace            ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:41    240s] [ DetailPlaceInit        ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:41    240s] [ ExtractRC              ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 17:49:41    240s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   5.8 % )     0:00:01.3 /  0:00:01.2    0.9
[05/27 17:49:41    240s] [ FullDelayCalc          ]      1   0:00:00.7  (   7.2 % )     0:00:00.7 /  0:00:00.6    0.8
[05/27 17:49:41    240s] [ TimingUpdate           ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 17:49:41    240s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:41    240s] [ MISC                   ]          0:00:07.1  (  72.8 % )     0:00:07.1 /  0:00:07.0    1.0
[05/27 17:49:41    240s] ---------------------------------------------------------------------------------------------
[05/27 17:49:41    240s]  IncrReplace #1 TOTAL               0:00:09.7  ( 100.0 % )     0:00:09.7 /  0:00:09.1    0.9
[05/27 17:49:41    240s] ---------------------------------------------------------------------------------------------
[05/27 17:49:41    240s] 
[05/27 17:49:41    240s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/27 17:49:41    240s] *** Timing Is met
[05/27 17:49:41    240s] *** Check timing (0:00:00.0)
[05/27 17:49:41    240s] *** Timing Is met
[05/27 17:49:41    240s] *** Check timing (0:00:00.0)
[05/27 17:49:41    240s] *** Timing Is met
[05/27 17:49:41    240s] *** Check timing (0:00:00.0)
[05/27 17:49:41    240s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/27 17:49:41    240s] Info: 1 ideal net excluded from IPO operation.
[05/27 17:49:41    240s] Info: 1 clock net  excluded from IPO operation.
[05/27 17:49:41    240s] ### Creating LA Mngr. totSessionCpu=0:04:00 mem=3673.6M
[05/27 17:49:41    240s] ### Creating LA Mngr, finished. totSessionCpu=0:04:00 mem=3673.6M
[05/27 17:49:41    240s] Cell TOP LLGs are deleted
[05/27 17:49:41    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:41    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:41    240s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3731.8M, EPOCH TIME: 1748382581.450271
[05/27 17:49:41    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:41    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:41    240s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3731.8M, EPOCH TIME: 1748382581.451121
[05/27 17:49:41    240s] Max number of tech site patterns supported in site array is 256.
[05/27 17:49:41    240s] Core basic site is GF22_DST
[05/27 17:49:41    240s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 17:49:41    240s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 17:49:41    240s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 17:49:41    240s] SiteArray: use 430,080 bytes
[05/27 17:49:41    240s] SiteArray: current memory after site array memory allocation 3731.8M
[05/27 17:49:41    240s] SiteArray: FP blocked sites are writable
[05/27 17:49:41    240s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3731.8M, EPOCH TIME: 1748382581.627645
[05/27 17:49:41    240s] Process 336 wires and vias for routing blockage analysis
[05/27 17:49:41    240s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3731.8M, EPOCH TIME: 1748382581.627815
[05/27 17:49:41    240s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 17:49:41    240s] Atter site array init, number of instance map data is 0.
[05/27 17:49:41    240s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.180, REAL:0.177, MEM:3731.8M, EPOCH TIME: 1748382581.628427
[05/27 17:49:41    240s] 
[05/27 17:49:41    240s] 
[05/27 17:49:41    240s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:41    240s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.179, MEM:3731.8M, EPOCH TIME: 1748382581.629533
[05/27 17:49:41    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:41    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:41    240s] [oiPhyDebug] optDemand 516341520.00, spDemand 516341520.00.
[05/27 17:49:41    240s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1129
[05/27 17:49:41    240s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/27 17:49:41    240s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:01 mem=3731.8M
[05/27 17:49:41    240s] OPERPROF: Starting DPlace-Init at level 1, MEM:3731.8M, EPOCH TIME: 1748382581.635235
[05/27 17:49:41    240s] Processing tracks to init pin-track alignment.
[05/27 17:49:41    240s] z: 1, totalTracks: 1
[05/27 17:49:41    240s] z: 3, totalTracks: 1
[05/27 17:49:41    240s] z: 5, totalTracks: 1
[05/27 17:49:41    240s] z: 7, totalTracks: 1
[05/27 17:49:41    240s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/27 17:49:41    240s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:49:41    240s] Initializing Route Infrastructure for color support ...
[05/27 17:49:41    240s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3731.8M, EPOCH TIME: 1748382581.635586
[05/27 17:49:41    240s] ### Add 31 auto generated vias to default rule
[05/27 17:49:41    240s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:3731.8M, EPOCH TIME: 1748382581.641866
[05/27 17:49:41    240s] Route Infrastructure Initialized for color support successfully.
[05/27 17:49:41    240s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:49:41    240s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3731.8M, EPOCH TIME: 1748382581.649550
[05/27 17:49:41    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:41    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:41    240s] 
[05/27 17:49:41    240s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:41    240s] 
[05/27 17:49:41    240s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:41    240s] OPERPROF:     Starting CMU at level 3, MEM:3731.8M, EPOCH TIME: 1748382581.822429
[05/27 17:49:41    240s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3731.8M, EPOCH TIME: 1748382581.822978
[05/27 17:49:41    240s] 
[05/27 17:49:41    240s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:49:41    240s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.174, MEM:3731.8M, EPOCH TIME: 1748382581.823298
[05/27 17:49:41    240s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3731.8M, EPOCH TIME: 1748382581.823372
[05/27 17:49:41    240s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3731.8M, EPOCH TIME: 1748382581.823590
[05/27 17:49:41    240s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3731.8MB).
[05/27 17:49:41    240s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.189, MEM:3731.8M, EPOCH TIME: 1748382581.824082
[05/27 17:49:41    240s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/27 17:49:41    240s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1129
[05/27 17:49:41    240s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:01 mem=3731.8M
[05/27 17:49:41    240s] Begin: Area Reclaim Optimization
[05/27 17:49:41    240s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:00.7/0:06:48.6 (0.6), mem = 3731.8M
[05/27 17:49:41    240s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.75591.6
[05/27 17:49:42    240s] 
[05/27 17:49:42    240s] Active Setup views: view_slow_mission 
[05/27 17:49:42    240s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1129
[05/27 17:49:42    240s] ### Creating RouteCongInterface, started
[05/27 17:49:42    240s] 
[05/27 17:49:42    240s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/27 17:49:42    240s] 
[05/27 17:49:42    240s] #optDebug: {0, 1.000}
[05/27 17:49:42    240s] ### Creating RouteCongInterface, finished
[05/27 17:49:42    240s] {MG  {8 0 1.8 0.296732} }
[05/27 17:49:42    240s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3731.8M, EPOCH TIME: 1748382582.081305
[05/27 17:49:42    240s] Found 0 hard placement blockage before merging.
[05/27 17:49:42    240s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3731.8M, EPOCH TIME: 1748382582.081488
[05/27 17:49:42    241s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.36
[05/27 17:49:42    241s] +---------+---------+--------+--------+------------+--------+
[05/27 17:49:42    241s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 17:49:42    241s] +---------+---------+--------+--------+------------+--------+
[05/27 17:49:42    241s] |   14.36%|        -|   0.000|   0.000|   0:00:00.0| 3747.8M|
[05/27 17:49:42    241s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/27 17:49:42    241s] |   14.36%|        0|   0.000|   0.000|   0:00:00.0| 3747.8M|
[05/27 17:49:42    241s] |   14.36%|        0|   0.000|   0.000|   0:00:00.0| 3747.8M|
[05/27 17:49:42    241s] |   14.36%|        0|   0.000|   0.000|   0:00:00.0| 3747.8M|
[05/27 17:49:42    241s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/27 17:49:42    241s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[05/27 17:49:42    241s] |   14.36%|        0|   0.000|   0.000|   0:00:00.0| 3747.8M|
[05/27 17:49:42    241s] +---------+---------+--------+--------+------------+--------+
[05/27 17:49:42    241s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.36
[05/27 17:49:42    241s] 
[05/27 17:49:42    241s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/27 17:49:42    241s] --------------------------------------------------------------
[05/27 17:49:42    241s] |                                   | Total     | Sequential |
[05/27 17:49:42    241s] --------------------------------------------------------------
[05/27 17:49:42    241s] | Num insts resized                 |       0  |       0    |
[05/27 17:49:42    241s] | Num insts undone                  |       0  |       0    |
[05/27 17:49:42    241s] | Num insts Downsized               |       0  |       0    |
[05/27 17:49:42    241s] | Num insts Samesized               |       0  |       0    |
[05/27 17:49:42    241s] | Num insts Upsized                 |       0  |       0    |
[05/27 17:49:42    241s] | Num multiple commits+uncommits    |       0  |       -    |
[05/27 17:49:42    241s] --------------------------------------------------------------
[05/27 17:49:42    241s] Bottom Preferred Layer:
[05/27 17:49:42    241s]     None
[05/27 17:49:42    241s] Via Pillar Rule:
[05/27 17:49:42    241s]     None
[05/27 17:49:42    241s] Finished writing unified metrics of routing constraints.
[05/27 17:49:42    241s] 
[05/27 17:49:42    241s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/27 17:49:42    241s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
[05/27 17:49:42    241s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3747.8M, EPOCH TIME: 1748382582.342964
[05/27 17:49:42    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1129).
[05/27 17:49:42    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:42    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:42    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:42    241s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3747.8M, EPOCH TIME: 1748382582.351605
[05/27 17:49:42    241s] *** Finished re-routing un-routed nets (3747.8M) ***
[05/27 17:49:42    241s] OPERPROF: Starting DPlace-Init at level 1, MEM:3747.8M, EPOCH TIME: 1748382582.358334
[05/27 17:49:42    241s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3747.8M, EPOCH TIME: 1748382582.358664
[05/27 17:49:42    241s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:3747.8M, EPOCH TIME: 1748382582.362292
[05/27 17:49:42    241s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3747.8M, EPOCH TIME: 1748382582.370390
[05/27 17:49:42    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:42    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:42    241s] 
[05/27 17:49:42    241s] 
[05/27 17:49:42    241s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:42    241s] OPERPROF:     Starting CMU at level 3, MEM:3747.8M, EPOCH TIME: 1748382582.542614
[05/27 17:49:42    241s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3747.8M, EPOCH TIME: 1748382582.543127
[05/27 17:49:42    241s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.173, MEM:3747.8M, EPOCH TIME: 1748382582.543435
[05/27 17:49:42    241s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3747.8M, EPOCH TIME: 1748382582.543509
[05/27 17:49:42    241s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3747.8M, EPOCH TIME: 1748382582.543735
[05/27 17:49:42    241s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3747.8M, EPOCH TIME: 1748382582.544090
[05/27 17:49:42    241s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3747.8M, EPOCH TIME: 1748382582.544224
[05/27 17:49:42    241s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.186, MEM:3747.8M, EPOCH TIME: 1748382582.544392
[05/27 17:49:42    241s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/27 17:49:42    241s] 
[05/27 17:49:42    241s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3747.8M) ***
[05/27 17:49:42    241s] Deleting 0 temporary hard placement blockage(s).
[05/27 17:49:42    241s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1129
[05/27 17:49:42    241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.75591.6
[05/27 17:49:42    241s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:04:01.5/0:06:49.3 (0.6), mem = 3747.8M
[05/27 17:49:42    241s] 
[05/27 17:49:42    241s] =============================================================================================
[05/27 17:49:42    241s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.10-p003_1
[05/27 17:49:42    241s] =============================================================================================
[05/27 17:49:42    241s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:49:42    241s] ---------------------------------------------------------------------------------------------
[05/27 17:49:42    241s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:42    241s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:42    241s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.3
[05/27 17:49:42    241s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:42    241s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:42    241s] [ OptimizationStep       ]      1   0:00:00.0  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:42    241s] [ OptSingleIteration     ]      4   0:00:00.1  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:42    241s] [ OptGetWeight           ]    220   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:42    241s] [ OptEval                ]    220   0:00:00.1  (  15.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 17:49:42    241s] [ OptCommit              ]    220   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:42    241s] [ PostCommitDelayUpdate  ]    220   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:42    241s] [ RefinePlace            ]      1   0:00:00.2  (  29.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:42    241s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:42    241s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:42    241s] [ MISC                   ]          0:00:00.2  (  33.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:42    241s] ---------------------------------------------------------------------------------------------
[05/27 17:49:42    241s]  AreaOpt #2 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/27 17:49:42    241s] ---------------------------------------------------------------------------------------------
[05/27 17:49:42    241s] 
[05/27 17:49:42    241s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1129
[05/27 17:49:42    241s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3739.8M, EPOCH TIME: 1748382582.556486
[05/27 17:49:42    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:42    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:42    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:42    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:42    241s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3681.8M, EPOCH TIME: 1748382582.564152
[05/27 17:49:42    241s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3681.77M, totSessionCpu=0:04:01).
[05/27 17:49:42    241s] Begin: Collecting metrics
[05/27 17:49:42    241s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.720 |           |        0 |       14.33 |            |              | 0:00:02  |        3666 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        3680 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3679 |      |     |
| drv_fixing_2            |     0.000 |   49.572 |         0 |        0 |       14.37 |            |              | 0:00:04  |        3700 |    0 |   0 |
| global_opt              |           |   49.572 |           |        0 |       14.37 |            |              | 0:00:05  |        3698 |      |     |
| area_reclaiming         |     0.000 |   49.572 |         0 |        0 |       14.36 |            |              | 0:00:04  |        3702 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:10  |        3705 |      |     |
| area_reclaiming_2       |    49.725 |   49.557 |         0 |        0 |       14.36 |            |              | 0:00:01  |        3682 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/27 17:49:42    241s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3724.7M, current mem=3723.0M)

[05/27 17:49:42    241s] End: Collecting metrics
[05/27 17:49:42    241s] **INFO: Flow update: Design timing is met.
[05/27 17:49:42    241s] Begin: GigaOpt postEco DRV Optimization
[05/27 17:49:42    241s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[05/27 17:49:42    241s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:01.7/0:06:49.6 (0.6), mem = 3681.8M
[05/27 17:49:42    241s] Info: 1 ideal net excluded from IPO operation.
[05/27 17:49:42    241s] Info: 1 clock net  excluded from IPO operation.
[05/27 17:49:42    241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.75591.7
[05/27 17:49:43    241s] 
[05/27 17:49:43    241s] Active Setup views: view_slow_mission 
[05/27 17:49:43    241s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3681.8M, EPOCH TIME: 1748382583.062011
[05/27 17:49:43    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:43    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:43    242s] 
[05/27 17:49:43    242s] 
[05/27 17:49:43    242s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:43    242s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.173, MEM:3681.8M, EPOCH TIME: 1748382583.234567
[05/27 17:49:43    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:43    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:43    242s] [oiPhyDebug] optDemand 516341520.00, spDemand 516341520.00.
[05/27 17:49:43    242s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1129
[05/27 17:49:43    242s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/27 17:49:43    242s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:02 mem=3681.8M
[05/27 17:49:43    242s] OPERPROF: Starting DPlace-Init at level 1, MEM:3681.8M, EPOCH TIME: 1748382583.239629
[05/27 17:49:43    242s] Processing tracks to init pin-track alignment.
[05/27 17:49:43    242s] z: 1, totalTracks: 1
[05/27 17:49:43    242s] z: 3, totalTracks: 1
[05/27 17:49:43    242s] z: 5, totalTracks: 1
[05/27 17:49:43    242s] z: 7, totalTracks: 1
[05/27 17:49:43    242s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/27 17:49:43    242s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:49:43    242s] Initializing Route Infrastructure for color support ...
[05/27 17:49:43    242s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3681.8M, EPOCH TIME: 1748382583.239947
[05/27 17:49:43    242s] ### Add 31 auto generated vias to default rule
[05/27 17:49:43    242s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3681.8M, EPOCH TIME: 1748382583.243571
[05/27 17:49:43    242s] Route Infrastructure Initialized for color support successfully.
[05/27 17:49:43    242s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:49:43    242s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3681.8M, EPOCH TIME: 1748382583.250972
[05/27 17:49:43    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:43    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:43    242s] 
[05/27 17:49:43    242s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:49:43    242s] 
[05/27 17:49:43    242s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:43    242s] OPERPROF:     Starting CMU at level 3, MEM:3681.8M, EPOCH TIME: 1748382583.420529
[05/27 17:49:43    242s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3681.8M, EPOCH TIME: 1748382583.421026
[05/27 17:49:43    242s] 
[05/27 17:49:43    242s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 17:49:43    242s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.170, MEM:3681.8M, EPOCH TIME: 1748382583.421344
[05/27 17:49:43    242s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3681.8M, EPOCH TIME: 1748382583.421419
[05/27 17:49:43    242s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3681.8M, EPOCH TIME: 1748382583.421627
[05/27 17:49:43    242s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3681.8MB).
[05/27 17:49:43    242s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.182, MEM:3681.8M, EPOCH TIME: 1748382583.422110
[05/27 17:49:43    242s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/27 17:49:43    242s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1129
[05/27 17:49:43    242s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:02 mem=3681.8M
[05/27 17:49:43    242s] ### Creating RouteCongInterface, started
[05/27 17:49:43    242s] 
[05/27 17:49:43    242s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/27 17:49:43    242s] 
[05/27 17:49:43    242s] #optDebug: {0, 1.000}
[05/27 17:49:43    242s] ### Creating RouteCongInterface, finished
[05/27 17:49:43    242s] {MG  {8 0 1.8 0.296732} }
[05/27 17:49:43    242s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:43    242s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:43    242s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:43    242s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:43    242s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:43    242s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:43    242s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:44    242s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 17:49:44    242s] AoF 551.2950um
[05/27 17:49:44    242s] [GPS-DRV] Optimizer inputs ============================= 
[05/27 17:49:44    242s] [GPS-DRV] drvFixingStage: Small Scale
[05/27 17:49:44    242s] [GPS-DRV] costLowerBound: 0.1
[05/27 17:49:44    242s] [GPS-DRV] setupTNSCost  : 1
[05/27 17:49:44    242s] [GPS-DRV] maxIter       : 3
[05/27 17:49:44    242s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/27 17:49:44    242s] [GPS-DRV] Optimizer parameters ============================= 
[05/27 17:49:44    242s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/27 17:49:44    242s] [GPS-DRV] maxDensity (design): 0.95
[05/27 17:49:44    242s] [GPS-DRV] maxLocalDensity: 0.98
[05/27 17:49:44    242s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/27 17:49:44    242s] [GPS-DRV] Dflt RT Characteristic Length 338.735um AoF 551.295um x 1
[05/27 17:49:44    242s] [GPS-DRV] isCPECostingOn: false
[05/27 17:49:44    242s] [GPS-DRV] All active and enabled setup views
[05/27 17:49:44    242s] [GPS-DRV]     view_slow_mission
[05/27 17:49:44    242s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/27 17:49:44    242s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/27 17:49:44    242s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/27 17:49:44    242s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[05/27 17:49:44    242s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/27 17:49:44    242s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3739.9M, EPOCH TIME: 1748382584.016605
[05/27 17:49:44    242s] Found 0 hard placement blockage before merging.
[05/27 17:49:44    242s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3739.9M, EPOCH TIME: 1748382584.016766
[05/27 17:49:44    242s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[05/27 17:49:44    242s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/27 17:49:44    242s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 17:49:44    242s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/27 17:49:44    242s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 17:49:44    242s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/27 17:49:44    242s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 17:49:44    242s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 17:49:44    242s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.56|     0.00|       0|       0|       0| 14.36%|          |         |
[05/27 17:49:44    242s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 17:49:44    242s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.56|     0.00|       0|       0|       0| 14.36%| 0:00:00.0|  3739.9M|
[05/27 17:49:44    242s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 17:49:44    242s] Bottom Preferred Layer:
[05/27 17:49:44    242s]     None
[05/27 17:49:44    242s] Via Pillar Rule:
[05/27 17:49:44    242s]     None
[05/27 17:49:44    242s] Finished writing unified metrics of routing constraints.
[05/27 17:49:44    242s] 
[05/27 17:49:44    242s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3739.9M) ***
[05/27 17:49:44    242s] 
[05/27 17:49:44    242s] Deleting 0 temporary hard placement blockage(s).
[05/27 17:49:44    242s] Total-nets :: 1150, Stn-nets :: 0, ratio :: 0 %, Total-len 5750.8, Stn-len 0
[05/27 17:49:44    242s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1129
[05/27 17:49:44    242s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3739.9M, EPOCH TIME: 1748382584.054341
[05/27 17:49:44    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1129).
[05/27 17:49:44    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:44    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:44    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:44    242s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3681.9M, EPOCH TIME: 1748382584.062483
[05/27 17:49:44    242s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.75591.7
[05/27 17:49:44    242s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:04:03.0/0:06:50.8 (0.6), mem = 3681.9M
[05/27 17:49:44    242s] 
[05/27 17:49:44    242s] =============================================================================================
[05/27 17:49:44    242s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.10-p003_1
[05/27 17:49:44    242s] =============================================================================================
[05/27 17:49:44    242s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:49:44    242s] ---------------------------------------------------------------------------------------------
[05/27 17:49:44    242s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:44    242s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:44    242s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:44    242s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/27 17:49:44    242s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:44    242s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:44    242s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/27 17:49:44    242s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:44    242s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:44    242s] [ DetailPlaceInit        ]      1   0:00:00.2  (  15.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 17:49:44    242s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:49:44    242s] [ MISC                   ]          0:00:01.0  (  81.0 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 17:49:44    242s] ---------------------------------------------------------------------------------------------
[05/27 17:49:44    242s]  DrvOpt #3 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[05/27 17:49:44    242s] ---------------------------------------------------------------------------------------------
[05/27 17:49:44    242s] 
[05/27 17:49:44    242s] Begin: Collecting metrics
[05/27 17:49:44    243s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.720 |           |        0 |       14.33 |            |              | 0:00:02  |        3666 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        3680 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3679 |      |     |
| drv_fixing_2            |     0.000 |   49.572 |         0 |        0 |       14.37 |            |              | 0:00:04  |        3700 |    0 |   0 |
| global_opt              |           |   49.572 |           |        0 |       14.37 |            |              | 0:00:05  |        3698 |      |     |
| area_reclaiming         |     0.000 |   49.572 |         0 |        0 |       14.36 |            |              | 0:00:04  |        3702 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:10  |        3705 |      |     |
| area_reclaiming_2       |    49.725 |   49.557 |         0 |        0 |       14.36 |            |              | 0:00:01  |        3682 |      |     |
| drv_eco_fixing          |    49.725 |   49.557 |         0 |        0 |       14.36 |            |              | 0:00:02  |        3682 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/27 17:49:44    243s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3723.0M, current mem=3721.9M)

[05/27 17:49:44    243s] End: Collecting metrics
[05/27 17:49:44    243s] End: GigaOpt postEco DRV Optimization
[05/27 17:49:44    243s] **INFO: Flow update: Design timing is met.
[05/27 17:49:44    243s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[05/27 17:49:44    243s] **INFO: Flow update: Design timing is met.
[05/27 17:49:44    243s] **INFO: Flow update: Design timing is met.
[05/27 17:49:44    243s] Register exp ratio and priority group on 0 nets on 1150 nets : 
[05/27 17:49:44    243s] 
[05/27 17:49:44    243s] Active setup views:
[05/27 17:49:44    243s]  view_slow_mission
[05/27 17:49:44    243s]   Dominating endpoints: 0
[05/27 17:49:44    243s]   Dominating TNS: -0.000
[05/27 17:49:44    243s] 
[05/27 17:49:44    243s] Extraction called for design 'TOP' of instances=1129 and nets=1152 using extraction engine 'preRoute' .
[05/27 17:49:44    243s] PreRoute RC Extraction called for design TOP.
[05/27 17:49:44    243s] RC Extraction called in multi-corner(2) mode.
[05/27 17:49:44    243s] RCMode: PreRoute
[05/27 17:49:44    243s]       RC Corner Indexes            0       1   
[05/27 17:49:44    243s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 17:49:44    243s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 17:49:44    243s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 17:49:44    243s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 17:49:44    243s] Shrink Factor                : 1.00000
[05/27 17:49:44    243s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 17:49:44    243s] Using Quantus QRC technology file ...
[05/27 17:49:44    243s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[05/27 17:49:44    243s] Grid density data update skipped
[05/27 17:49:44    243s] eee: pegSigSF=1.070000
[05/27 17:49:44    243s] Initializing multi-corner resistance tables ...
[05/27 17:49:44    243s] eee: Grid unit RC data computation started
[05/27 17:49:44    243s] eee: Grid unit RC data computation completed
[05/27 17:49:44    243s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/27 17:49:44    243s] eee: l=2 avDens=0.045675 usedTrk=271.310371 availTrk=5940.000000 sigTrk=271.310371
[05/27 17:49:44    243s] eee: l=3 avDens=0.127495 usedTrk=397.785372 availTrk=3120.000000 sigTrk=397.785372
[05/27 17:49:44    243s] eee: l=4 avDens=0.091482 usedTrk=279.935183 availTrk=3060.000000 sigTrk=279.935183
[05/27 17:49:44    243s] eee: l=5 avDens=0.047179 usedTrk=127.384629 availTrk=2700.000000 sigTrk=127.384629
[05/27 17:49:44    243s] eee: l=6 avDens=0.000909 usedTrk=0.600000 availTrk=660.000000 sigTrk=0.600000
[05/27 17:49:44    243s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:44    243s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:44    243s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:44    243s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:44    243s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 17:49:44    243s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:49:44    243s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/27 17:49:44    243s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.219759 uaWl=0.000000 uaWlH=0.383000 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/27 17:49:44    243s] eee: NetCapCache creation started. (Current Mem: 3659.566M) 
[05/27 17:49:44    243s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3659.566M) 
[05/27 17:49:44    243s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/27 17:49:44    243s] eee: Metal Layers Info:
[05/27 17:49:44    243s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:49:44    243s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/27 17:49:44    243s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:49:44    243s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/27 17:49:44    243s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/27 17:49:44    243s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/27 17:49:44    243s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/27 17:49:44    243s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/27 17:49:44    243s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/27 17:49:44    243s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/27 17:49:44    243s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/27 17:49:44    243s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/27 17:49:44    243s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/27 17:49:44    243s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/27 17:49:44    243s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 17:49:44    243s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/27 17:49:44    243s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3659.566M)
[05/27 17:49:44    243s] Skewing Data Summary (End_of_FINAL)
[05/27 17:49:44    243s] 
[05/27 17:49:44    243s] Skew summary for view view_slow_mission:
[05/27 17:49:44    243s] * Accumulated skew : count = 0
[05/27 17:49:44    243s] *     Internal use : count = 0
[05/27 17:49:44    243s] 
[05/27 17:49:44    243s] Starting delay calculation for Setup views
[05/27 17:49:45    244s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/27 17:49:45    244s] #################################################################################
[05/27 17:49:45    244s] # Design Stage: PreRoute
[05/27 17:49:45    244s] # Design Name: TOP
[05/27 17:49:45    244s] # Design Mode: 22nm
[05/27 17:49:45    244s] # Analysis Mode: MMMC Non-OCV 
[05/27 17:49:45    244s] # Parasitics Mode: No SPEF/RCDB 
[05/27 17:49:45    244s] # Signoff Settings: SI Off 
[05/27 17:49:45    244s] #################################################################################
[05/27 17:49:45    244s] Calculate delays in BcWc mode...
[05/27 17:49:45    244s] Topological Sorting (REAL = 0:00:00.0, MEM = 3686.2M, InitMEM = 3686.2M)
[05/27 17:49:45    244s] Start delay calculation (fullDC) (1 T). (MEM=3726.28)
[05/27 17:49:45    244s] End AAE Lib Interpolated Model. (MEM=3686.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 17:49:46    244s] Total number of fetched objects 1150
[05/27 17:49:46    244s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 17:49:46    244s] End delay calculation. (MEM=3731.53 CPU=0:00:00.3 REAL=0:00:01.0)
[05/27 17:49:46    244s] End delay calculation (fullDC). (MEM=3731.53 CPU=0:00:00.4 REAL=0:00:01.0)
[05/27 17:49:46    244s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3711.8M) ***
[05/27 17:49:46    244s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:04:05 mem=3711.8M)
[05/27 17:49:46    244s] OPTC: user 20.0
[05/27 17:49:46    244s] Reported timing to dir ./timingReports
[05/27 17:49:46    244s] **optDesign ... cpu = 0:00:43, real = 0:01:07, mem = 3722.4M, totSessionCpu=0:04:05 **
[05/27 17:49:46    244s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3651.8M, EPOCH TIME: 1748382586.289918
[05/27 17:49:46    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:46    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:46    245s] 
[05/27 17:49:46    245s] 
[05/27 17:49:46    245s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:49:46    245s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.174, MEM:3651.8M, EPOCH TIME: 1748382586.463909
[05/27 17:49:46    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:46    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:49:49    245s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.557  | 49.725  | 49.557  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -68     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/27 17:49:49    245s] Begin: Collecting metrics
[05/27 17:49:49    245s] **INFO: Starting Blocking QThread with 1 CPU
[05/27 17:49:49    245s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/27 17:49:49      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.0M
[05/27 17:49:49      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3721.9M, current mem=3348.1M)
[05/27 17:49:49      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3354.0M, current mem=3348.8M)
[05/27 17:49:49      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.0M
[05/27 17:49:49      0s] 
[05/27 17:49:49      0s] =============================================================================================
[05/27 17:49:49      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.10-p003_1
[05/27 17:49:49      0s] =============================================================================================
[05/27 17:49:49      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:49:49      0s] ---------------------------------------------------------------------------------------------
[05/27 17:49:49      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 17:49:49      0s] ---------------------------------------------------------------------------------------------
[05/27 17:49:49      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 17:49:49      0s] ---------------------------------------------------------------------------------------------
[05/27 17:49:49      0s] 

[05/27 17:49:49    245s]  
_______________________________________________________________________
[05/27 17:49:49    245s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/27 17:49:49    245s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[05/27 17:49:49    245s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[05/27 17:49:49    245s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[05/27 17:49:49    245s] | initial_summary         |           |   49.720 |           |        0 |       14.33 |            |              | 0:00:02  |        3666 |    0 |   2 |
[05/27 17:49:49    245s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        3680 |      |     |
[05/27 17:49:49    245s] | drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3679 |      |     |
[05/27 17:49:49    245s] | drv_fixing_2            |     0.000 |   49.572 |         0 |        0 |       14.37 |            |              | 0:00:04  |        3700 |    0 |   0 |
[05/27 17:49:49    245s] | global_opt              |           |   49.572 |           |        0 |       14.37 |            |              | 0:00:05  |        3698 |      |     |
[05/27 17:49:49    245s] | area_reclaiming         |     0.000 |   49.572 |         0 |        0 |       14.36 |            |              | 0:00:04  |        3702 |      |     |
[05/27 17:49:49    245s] | incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:10  |        3705 |      |     |
[05/27 17:49:49    245s] | area_reclaiming_2       |    49.725 |   49.557 |         0 |        0 |       14.36 |            |              | 0:00:01  |        3682 |      |     |
[05/27 17:49:49    245s] | drv_eco_fixing          |    49.725 |   49.557 |         0 |        0 |       14.36 |            |              | 0:00:02  |        3682 |    0 |   0 |
[05/27 17:49:49    245s] | final_summary           |    49.725 |   49.557 |           |        0 |       14.36 |            |              | 0:00:03  |        3669 |    0 |   0 |
[05/27 17:49:49    245s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/27 17:49:49    245s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=3724.1M, current mem=3724.1M)

[05/27 17:49:49    245s] End: Collecting metrics
[05/27 17:49:49    245s] **optDesign ... cpu = 0:00:44, real = 0:01:10, mem = 3724.1M, totSessionCpu=0:04:06 **
[05/27 17:49:49    245s] 
[05/27 17:49:49    245s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:49:49    245s] Deleting Lib Analyzer.
[05/27 17:49:49    245s] 
[05/27 17:49:49    245s] TimeStamp Deleting Cell Server End ...
[05/27 17:49:50    245s] *** Finished optDesign ***
[05/27 17:49:50    246s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/27 17:49:50    246s] UM:*                                                                   final
[05/27 17:49:50    246s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/27 17:49:50    246s] UM:*                                                                   opt_design_prects
[05/27 17:49:50    246s] 
[05/27 17:49:50    246s] Creating Lib Analyzer ...
[05/27 17:49:50    246s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/27 17:49:50    246s] 
[05/27 17:49:50    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:49:50    246s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:49:50    246s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:49:50    246s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:49:50    246s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:49:50    246s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:49:50    246s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:49:50    246s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:49:50    246s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:49:50    246s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:49:50    246s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:49:50    246s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:49:50    246s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:49:50    246s] Summary for sequential cells identification: 
[05/27 17:49:50    246s]   Identified SBFF number: 299
[05/27 17:49:50    246s]   Identified MBFF number: 75
[05/27 17:49:50    246s]   Identified SB Latch number: 22
[05/27 17:49:50    246s]   Identified MB Latch number: 0
[05/27 17:49:50    246s]   Not identified SBFF number: 15
[05/27 17:49:50    246s]   Not identified MBFF number: 0
[05/27 17:49:50    246s]   Not identified SB Latch number: 0
[05/27 17:49:50    246s]   Not identified MB Latch number: 0
[05/27 17:49:50    246s]   Number of sequential cells which are not FFs: 45
[05/27 17:49:50    246s]  Visiting view : view_slow_mission
[05/27 17:49:50    246s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:49:50    246s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:49:50    246s]  Visiting view : view_fast_mission
[05/27 17:49:50    246s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:49:50    246s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:49:50    246s] TLC MultiMap info (StdDelay):
[05/27 17:49:50    246s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:49:50    246s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:49:50    246s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:49:50    246s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:49:50    246s]  Setting StdDelay to: 6.1ps
[05/27 17:49:50    246s] 
[05/27 17:49:50    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:49:50    247s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/27 17:49:50    247s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/27 17:49:50    247s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/27 17:49:50    247s] 
[05/27 17:49:50    247s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 17:49:52    248s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:09 mem=3669.0M
[05/27 17:49:52    249s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:09 mem=3669.0M
[05/27 17:49:52    249s] Creating Lib Analyzer, finished. 
[05/27 17:50:24    249s] Info: final physical memory for 2 CRR processes is 1781.15MB.
[05/27 17:50:28    249s] Info: Summary of CRR changes:
[05/27 17:50:28    249s]       - Timing transform commits:       0
[05/27 17:50:28    249s] 
[05/27 17:50:28    249s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:54.8 real=  0:02:19)
[05/27 17:50:28    249s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.4 real=0:00:04.4)
[05/27 17:50:28    249s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[05/27 17:50:28    249s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.4 real=0:00:04.4)
[05/27 17:50:28    249s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:07.5 real=0:00:07.6)
[05/27 17:50:28    249s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[05/27 17:50:28    249s] Deleting Lib Analyzer.
[05/27 17:50:28    249s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/27 17:50:28    249s] clean pInstBBox. size 0
[05/27 17:50:28    249s] Cell TOP LLGs are deleted
[05/27 17:50:28    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:50:28    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:50:28    249s] 
[05/27 17:50:28    249s] TimeStamp Deleting Cell Server Begin ...
[05/27 17:50:28    249s] 
[05/27 17:50:28    249s] TimeStamp Deleting Cell Server End ...
[05/27 17:50:28    249s] Disable CTE adjustment.
[05/27 17:50:28    249s] Disable Layer aware incrSKP.
[05/27 17:50:28    249s] Info: pop threads available for lower-level modules during optimization.
[05/27 17:50:28    249s] #optDebug: fT-D <X 1 0 0 0>
[05/27 17:50:28    249s] VSMManager cleared!
[05/27 17:50:28    249s] **place_opt_design ... cpu = 0:01:04, real = 0:02:06, mem = 3571.0M **
[05/27 17:50:28    249s] *** Finished GigaPlace ***
[05/27 17:50:28    249s] 
[05/27 17:50:28    249s] *** Summary of all messages that are not suppressed in this session:
[05/27 17:50:28    249s] Severity  ID               Count  Summary                                  
[05/27 17:50:28    249s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/27 17:50:28    249s] WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
[05/27 17:50:28    249s] *** Message Summary: 7 warning(s), 0 error(s)
[05/27 17:50:28    249s] 
[05/27 17:50:28    249s] *** place_opt_design #1 [finish] () : cpu/real = 0:01:04.0/0:02:06.7 (0.5), totSession cpu/real = 0:04:09.3/0:07:35.7 (0.5), mem = 3571.0M
[05/27 17:50:28    249s] 
[05/27 17:50:28    249s] =============================================================================================
[05/27 17:50:28    249s]  Final TAT Report : place_opt_design #1                                         23.10-p003_1
[05/27 17:50:28    249s] =============================================================================================
[05/27 17:50:28    249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 17:50:28    249s] ---------------------------------------------------------------------------------------------
[05/27 17:50:28    249s] [ InitOpt                ]      1   0:00:30.3  (  23.9 % )     0:00:32.4 /  0:00:10.1    0.3
[05/27 17:50:28    249s] [ GlobalOpt              ]      1   0:00:04.4  (   3.5 % )     0:00:04.4 /  0:00:04.4    1.0
[05/27 17:50:28    249s] [ DrvOpt                 ]      3   0:00:06.1  (   4.8 % )     0:00:06.1 /  0:00:06.2    1.0
[05/27 17:50:28    249s] [ SimplifyNetlist        ]      1   0:00:04.0  (   3.2 % )     0:00:04.0 /  0:00:04.0    1.0
[05/27 17:50:28    249s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:50:28    249s] [ AreaOpt                ]      2   0:00:03.3  (   2.6 % )     0:00:03.5 /  0:00:03.5    1.0
[05/27 17:50:28    249s] [ ViewPruning            ]     10   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 17:50:28    249s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.3 % )     0:00:04.5 /  0:00:02.1    0.5
[05/27 17:50:28    249s] [ MetricReport           ]     10   0:00:03.4  (   2.7 % )     0:00:03.4 /  0:00:02.5    0.7
[05/27 17:50:28    249s] [ DrvReport              ]      2   0:00:02.2  (   1.8 % )     0:00:02.2 /  0:00:00.1    0.0
[05/27 17:50:28    249s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 17:50:28    249s] [ CellServerInit         ]      6   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/27 17:50:28    249s] [ LibAnalyzerInit        ]      1   0:00:02.6  (   2.1 % )     0:00:02.6 /  0:00:02.7    1.0
[05/27 17:50:28    249s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:50:28    249s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/27 17:50:28    249s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 17:50:28    249s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/27 17:50:28    249s] [ GlobalPlace            ]      1   0:00:16.9  (  13.3 % )     0:00:17.2 /  0:00:16.0    0.9
[05/27 17:50:28    249s] [ IncrReplace            ]      1   0:00:07.3  (   5.8 % )     0:00:09.7 /  0:00:09.1    0.9
[05/27 17:50:28    249s] [ RefinePlace            ]      3   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.8    1.0
[05/27 17:50:28    249s] [ DetailPlaceInit        ]      5   0:00:01.0  (   0.8 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 17:50:28    249s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 17:50:28    249s] [ ExtractRC              ]      3   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.8
[05/27 17:50:28    249s] [ UpdateTimingGraph      ]      7   0:00:01.7  (   1.4 % )     0:00:04.4 /  0:00:03.9    0.9
[05/27 17:50:28    249s] [ FullDelayCalc          ]      3   0:00:02.1  (   1.6 % )     0:00:02.1 /  0:00:01.7    0.8
[05/27 17:50:28    249s] [ TimingUpdate           ]     35   0:00:01.0  (   0.8 % )     0:00:01.0 /  0:00:00.8    0.8
[05/27 17:50:28    249s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/27 17:50:28    249s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[05/27 17:50:28    249s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 17:50:28    249s] [ MISC                   ]          0:00:38.1  (  30.1 % )     0:00:38.1 /  0:00:02.4    0.1
[05/27 17:50:28    249s] ---------------------------------------------------------------------------------------------
[05/27 17:50:28    249s]  place_opt_design #1 TOTAL          0:02:06.7  ( 100.0 % )     0:02:06.7 /  0:01:04.0    0.5
[05/27 17:50:28    249s] ---------------------------------------------------------------------------------------------
[05/27 17:50:28    249s] 
[05/27 17:50:28    249s] #% End place_opt_design (date=05/27 17:50:28, total cpu=0:01:04, real=0:02:06, peak res=3740.9M, current mem=3616.0M)
[05/27 17:51:24    260s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/27 17:51:24    260s] <CMD> get_verify_drc_mode -quiet -area
[05/27 17:51:24    260s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/27 17:51:24    260s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/27 17:51:24    260s] <CMD> get_verify_drc_mode -check_only -quiet
[05/27 17:51:24    260s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/27 17:51:24    260s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/27 17:51:24    260s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/27 17:51:24    260s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/27 17:51:24    260s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/27 17:51:24    260s] <CMD> get_verify_drc_mode -limit -quiet
[05/27 17:51:27    261s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report TOP.drc.rpt -limit 1000
[05/27 17:51:27    261s] <CMD> verify_drc
[05/27 17:51:27    261s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/27 17:51:27    261s] #-check_same_via_cell true               # bool, default=false, user setting
[05/27 17:51:27    261s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/27 17:51:27    261s]  *** Starting Verify DRC (MEM: 3577.1) ***
[05/27 17:51:27    261s] 
[05/27 17:51:27    261s] ### Add 31 auto generated vias to default rule
[05/27 17:51:27    261s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:51:27    261s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:51:27    261s]   VERIFY DRC ...... Starting Verification
[05/27 17:51:27    261s]   VERIFY DRC ...... Initializing
[05/27 17:51:27    261s]   VERIFY DRC ...... Deleting Existing Violations
[05/27 17:51:27    261s]   VERIFY DRC ...... Creating Sub-Areas
[05/27 17:51:27    261s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/27 17:51:27    261s]   VERIFY DRC ...... Using new threading
[05/27 17:51:27    261s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/27 17:51:28    261s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[05/27 17:51:28    261s]  VERIFY_DRC: checking layers from LB to LB ...
[05/27 17:51:28    261s]   VERIFY DRC ...... Using new threading
[05/27 17:51:28    261s] 
[05/27 17:51:28    261s]   Verification Complete : 1000 Viols.
[05/27 17:51:28    261s] 
[05/27 17:51:28    261s]  Violation Summary By Layer and Type:
[05/27 17:51:28    261s] 
[05/27 17:51:28    261s] 	            Enc    EncEO   C2MCon    outOD   AdjCut   Totals
[05/27 17:51:28    261s] 	V1          287      182       89        0        0      558
[05/27 17:51:28    261s] 	M2            0        0        0        6        0        6
[05/27 17:51:28    261s] 	AY          431        0        0        0        5      436
[05/27 17:51:28    261s] 	Totals      718      182       89        6        5     1000
[05/27 17:51:28    261s] 
[05/27 17:51:28    261s]  *** End Verify DRC (CPU TIME: 0:00:00.3  ELAPSED TIME: 0:00:01.0  MEM: 264.1M) ***
[05/27 17:51:28    261s] 
[05/27 17:51:28    261s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/27 17:51:32    262s] <CMD> zoomBox -3.07300 0.30200 68.17700 63.88200
[05/27 17:51:32    263s] <CMD> zoomBox 1.83400 4.43300 62.39700 58.47600
[05/27 17:51:32    263s] <CMD> zoomBox 6.00500 7.94400 57.48400 53.88100
[05/27 17:51:33    263s] <CMD> zoomBox 12.72000 12.63000 49.91500 45.82100
[05/27 17:51:33    263s] <CMD> zoomBox 17.58000 16.01700 44.45300 39.99700
[05/27 17:51:33    263s] <CMD> zoomBox 19.49400 17.39700 42.33600 37.78000
[05/27 17:51:33    263s] <CMD> zoomBox 21.12000 18.57000 40.53600 35.89600
[05/27 17:51:34    263s] <CMD> zoomBox 22.50600 19.57100 39.01000 34.29800
[05/27 17:51:34    263s] <CMD> zoomBox 23.75500 20.52800 37.78300 33.04600
[05/27 17:51:34    263s] <CMD> zoomBox 24.81600 21.34100 36.74100 31.98200
[05/27 17:51:34    263s] <CMD> zoomBox 26.48600 22.62000 35.10200 30.30800
[05/27 17:51:35    263s] <CMD> zoomBox 27.68700 23.53800 33.91300 29.09400
[05/27 17:51:35    264s] <CMD> zoomBox 28.15500 23.89600 33.44800 28.61900
[05/27 17:51:35    264s] <CMD> zoomBox 28.55200 24.20000 33.05200 28.21600
[05/27 17:51:35    264s] <CMD> zoomBox 29.17600 24.67900 32.42800 27.58100
[05/27 17:51:36    264s] <CMD> zoomBox 29.41800 24.86600 32.18300 27.33300
[05/27 17:51:36    264s] <CMD> zoomBox 29.62400 25.02500 31.97400 27.12200
[05/27 17:51:36    264s] <CMD> zoomBox 28.56200 24.25000 33.06500 28.26800
[05/27 17:51:37    264s] <CMD> zoomBox 27.16500 23.25100 34.50000 29.79600
[05/27 17:51:37    264s] <CMD> zoomBox 24.89200 21.62500 36.83600 32.28300
[05/27 17:51:37    264s] <CMD> zoomBox 21.19300 18.98600 40.64300 36.34200
[05/27 17:51:37    264s] <CMD> zoomBox 17.51000 16.37800 44.43200 40.40200
[05/27 17:51:38    264s] <CMD> zoomBox 9.17200 10.52000 53.01000 49.63900
[05/27 17:51:38    265s] <CMD> zoomBox 5.35900 7.85100 56.93300 53.87300
[05/27 17:51:39    265s] <CMD> pan -7.69300 4.83300
[05/27 17:51:40    265s] <CMD> zoomBox -6.74900 7.12300 53.92600 61.26600
[05/27 17:54:45    300s] <CMD> addTieHiLo -cell {UDB116SVT24_TIE0_ECOCT_1 UDB116SVT24_TIE1_ECOCT_1}
[05/27 17:54:45    300s] OPERPROF: Starting DPlace-Init at level 1, MEM:3857.2M, EPOCH TIME: 1748382885.413994
[05/27 17:54:45    300s] Processing tracks to init pin-track alignment.
[05/27 17:54:45    300s] z: 1, totalTracks: 1
[05/27 17:54:45    300s] z: 3, totalTracks: 1
[05/27 17:54:45    300s] z: 5, totalTracks: 1
[05/27 17:54:45    300s] z: 7, totalTracks: 1
[05/27 17:54:45    300s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/27 17:54:45    300s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:54:45    300s] Initializing Route Infrastructure for color support ...
[05/27 17:54:45    300s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3857.2M, EPOCH TIME: 1748382885.415695
[05/27 17:54:45    300s] ### Add 31 auto generated vias to default rule
[05/27 17:54:45    300s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.020, REAL:0.013, MEM:3857.2M, EPOCH TIME: 1748382885.428615
[05/27 17:54:45    300s] Route Infrastructure Initialized for color support successfully.
[05/27 17:54:45    300s] Cell TOP LLGs are deleted
[05/27 17:54:45    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:54:45    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:54:45    300s] # Building TOP llgBox search-tree.
[05/27 17:54:45    300s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:54:45    300s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3857.2M, EPOCH TIME: 1748382885.445244
[05/27 17:54:45    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:54:45    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:54:45    300s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3857.2M, EPOCH TIME: 1748382885.446061
[05/27 17:54:45    300s] Max number of tech site patterns supported in site array is 256.
[05/27 17:54:45    300s] Core basic site is GF22_DST
[05/27 17:54:45    300s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 17:54:45    300s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 17:54:45    300s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 17:54:45    300s] SiteArray: use 430,080 bytes
[05/27 17:54:45    300s] SiteArray: current memory after site array memory allocation 3857.2M
[05/27 17:54:45    300s] SiteArray: FP blocked sites are writable
[05/27 17:54:45    300s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 17:54:45    300s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3857.2M, EPOCH TIME: 1748382885.632778
[05/27 17:54:45    300s] Process 22408 wires and vias for routing blockage analysis
[05/27 17:54:45    300s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.006, MEM:3857.2M, EPOCH TIME: 1748382885.638472
[05/27 17:54:45    300s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 17:54:45    300s] Atter site array init, number of instance map data is 0.
[05/27 17:54:45    300s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.270, REAL:0.273, MEM:3857.2M, EPOCH TIME: 1748382885.719252
[05/27 17:54:45    300s] 
[05/27 17:54:45    300s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:54:45    300s] 
[05/27 17:54:45    300s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:54:45    300s] 
[05/27 17:54:45    300s]  Skipping Bad Lib Cell Checking (CMU) !
[05/27 17:54:45    300s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.270, REAL:0.276, MEM:3857.2M, EPOCH TIME: 1748382885.720745
[05/27 17:54:45    300s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3857.2M, EPOCH TIME: 1748382885.720834
[05/27 17:54:45    300s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3857.2M, EPOCH TIME: 1748382885.721142
[05/27 17:54:45    300s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3857.2MB).
[05/27 17:54:45    300s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.308, MEM:3857.2M, EPOCH TIME: 1748382885.722130
[05/27 17:54:45    300s] Options: No distance constraint, No Fan-out constraint.
[05/27 17:54:45    300s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3857.2M, EPOCH TIME: 1748382885.722372
[05/27 17:54:45    300s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3857.2M, EPOCH TIME: 1748382885.722488
[05/27 17:54:45    300s] INFO: Total Number of Tie Cells (UDB116SVT24_TIE0_ECOCT_1) placed: 0  
[05/27 17:54:45    300s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3857.2M, EPOCH TIME: 1748382885.726673
[05/27 17:54:45    300s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3857.2M, EPOCH TIME: 1748382885.726797
[05/27 17:54:45    300s] INFO: Total Number of Tie Cells (UDB116SVT24_TIE1_ECOCT_1) placed: 0  
[05/27 17:54:45    300s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3857.2M, EPOCH TIME: 1748382885.728762
[05/27 17:54:45    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1129).
[05/27 17:54:45    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:54:45    300s] Cell TOP LLGs are deleted
[05/27 17:54:45    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:54:45    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:54:45    300s] # Resetting pin-track-align track data.
[05/27 17:54:45    300s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.029, MEM:3581.2M, EPOCH TIME: 1748382885.757343
[05/27 17:55:01    304s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_16 16
[05/27 17:55:01    304s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_8 8
[05/27 17:55:01    304s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_4 4
[05/27 17:55:03    304s] <CMD> addDeCap -totCap 5000
[05/27 17:55:03    304s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:3585.2M, EPOCH TIME: 1748382903.360596
[05/27 17:55:03    304s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3585.2M, EPOCH TIME: 1748382903.361135
[05/27 17:55:03    304s] Processing tracks to init pin-track alignment.
[05/27 17:55:03    304s] z: 1, totalTracks: 1
[05/27 17:55:03    304s] z: 3, totalTracks: 1
[05/27 17:55:03    304s] z: 5, totalTracks: 1
[05/27 17:55:03    304s] z: 7, totalTracks: 1
[05/27 17:55:03    304s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/27 17:55:03    304s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 17:55:03    304s] Initializing Route Infrastructure for color support ...
[05/27 17:55:03    304s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3585.2M, EPOCH TIME: 1748382903.362252
[05/27 17:55:03    304s] ### Add 31 auto generated vias to default rule
[05/27 17:55:03    304s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.010, REAL:0.014, MEM:3585.2M, EPOCH TIME: 1748382903.376204
[05/27 17:55:03    304s] Route Infrastructure Initialized for color support successfully.
[05/27 17:55:03    304s] Cell TOP LLGs are deleted
[05/27 17:55:03    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:55:03    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:55:03    304s] # Building TOP llgBox search-tree.
[05/27 17:55:03    304s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 17:55:03    304s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3585.2M, EPOCH TIME: 1748382903.390590
[05/27 17:55:03    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:55:03    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:55:03    304s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3585.2M, EPOCH TIME: 1748382903.391363
[05/27 17:55:03    304s] Max number of tech site patterns supported in site array is 256.
[05/27 17:55:03    304s] Core basic site is GF22_DST
[05/27 17:55:03    304s] Processing tracks to init pin-track alignment.
[05/27 17:55:03    304s] z: 1, totalTracks: 1
[05/27 17:55:03    304s] z: 3, totalTracks: 1
[05/27 17:55:03    304s] z: 5, totalTracks: 1
[05/27 17:55:03    304s] z: 7, totalTracks: 1
[05/27 17:55:03    304s] After signature check, allow fast init is true, keep pre-filter is true.
[05/27 17:55:03    304s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/27 17:55:03    304s] Fast DP-INIT is on for default
[05/27 17:55:03    304s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 17:55:03    304s] Atter site array init, number of instance map data is 0.
[05/27 17:55:03    304s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.260, REAL:0.260, MEM:3585.2M, EPOCH TIME: 1748382903.651042
[05/27 17:55:03    304s] 
[05/27 17:55:03    304s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 17:55:03    304s] 
[05/27 17:55:03    304s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 17:55:03    304s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.270, REAL:0.262, MEM:3585.2M, EPOCH TIME: 1748382903.652294
[05/27 17:55:03    304s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3585.2M, EPOCH TIME: 1748382903.652386
[05/27 17:55:03    304s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3585.2M, EPOCH TIME: 1748382903.652659
[05/27 17:55:03    304s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3585.2MB).
[05/27 17:55:03    304s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.290, REAL:0.292, MEM:3585.2M, EPOCH TIME: 1748382903.653030
[05/27 17:55:03    304s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.290, REAL:0.293, MEM:3585.2M, EPOCH TIME: 1748382903.653098
[05/27 17:55:03    304s] Add decoupling capacitance in area (3.944 4) (63.916 64).
[05/27 17:55:03    304s] Total decoupling capacitance threshold is 5000 fF.
[05/27 17:55:03    304s] The capacitance of the already placed decoupling capacitance instances is 0 fF.
[05/27 17:55:03    304s] The decoupling capacitance needed is 5000 fF.
[05/27 17:55:03    304s] Add decoupling capacitance cells with low effort (homogeneous) approach.
[05/27 17:55:03    304s] Iteration 0:
[05/27 17:55:03    304s]    Added 362 instances (5000 fF).
[05/27 17:55:03    304s]    Checking for DRC violations on added decoupling instances.
[05/27 17:55:03    304s] ### Add 31 auto generated vias to default rule
[05/27 17:55:03    304s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:55:03    304s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:55:03    305s]    Found -990 DRC violations. (CPU 0:00:00.3)
[05/27 17:55:03    305s]    Deleted 3 instances (24 fF) due to DRC violation.
[05/27 17:55:03    305s] Iteration 1:
[05/27 17:55:03    305s]    Added 3 instances (24 fF).
[05/27 17:55:03    305s]    Checking for DRC violations on added decoupling instances.
[05/27 17:55:03    305s] ### Add 31 auto generated vias to default rule
[05/27 17:55:03    305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:55:03    305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:55:04    305s]    Found 0 DRC violations. (CPU 0:00:00.1)
[05/27 17:55:04    305s] Added 362 decoupling capacitance instances. Total capacitance is 5000 fF.
[05/27 17:55:04    305s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3860.3M, EPOCH TIME: 1748382904.089506
[05/27 17:55:04    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1494).
[05/27 17:55:04    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:55:04    305s] Cell TOP LLGs are deleted
[05/27 17:55:04    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:55:04    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 17:55:04    305s] # Resetting pin-track-align track data.
[05/27 17:55:04    305s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.040, REAL:0.033, MEM:3580.9M, EPOCH TIME: 1748382904.122896
[05/27 17:55:23    309s] <CMD> zoomBox -9.83200 4.44200 61.55000 68.14000
[05/27 17:55:24    309s] <CMD> zoomBox -14.62000 1.45200 69.36000 76.39100
[05/27 17:55:25    309s] <CMD> pan 10.78300 8.99200
[05/27 17:55:25    310s] <CMD> zoomBox 3.89100 -2.16400 75.27400 61.53400
[05/27 17:55:25    310s] <CMD> zoomBox 10.47300 1.01600 71.14900 55.16000
[05/27 17:55:26    310s] <CMD> zoomBox 16.10400 3.81400 67.67800 49.83600
[05/27 17:55:26    310s] <CMD> zoomBox 24.95800 8.19400 62.22100 41.44600
[05/27 17:55:26    310s] <CMD> zoomBox 32.54200 11.37900 59.46600 35.40500
[05/27 17:55:26    310s] <CMD> zoomBox 37.96800 13.60700 57.42200 30.96700
[05/27 17:55:27    310s] <CMD> zoomBox 41.58800 15.02100 55.64400 27.56400
[05/27 17:55:27    311s] <CMD> zoomBox 43.83700 15.90900 53.99300 24.97200
[05/27 17:55:28    311s] <CMD> zoomBox 40.16700 14.46300 56.70700 29.22200
[05/27 17:55:28    311s] <CMD> zoomBox 38.49000 13.80400 57.94900 31.16800
[05/27 17:55:29    311s] <CMD> zoomBox 24.51700 8.39100 68.37500 47.52800
[05/27 17:55:29    311s] <CMD> zoomBox 15.34000 4.83000 76.04300 58.99800
[05/27 17:55:30    311s] <CMD> pan -12.04600 -12.16300
[05/27 17:55:30    311s] <CMD> zoomBox -10.76800 -2.96200 73.25100 72.01200
[05/27 17:55:31    312s] <CMD> pan -2.50700 6.71600
[05/27 17:55:33    312s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/27 17:55:33    312s] <CMD> get_verify_drc_mode -quiet -area
[05/27 17:55:33    312s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/27 17:55:33    312s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/27 17:55:33    312s] <CMD> get_verify_drc_mode -check_only -quiet
[05/27 17:55:33    312s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/27 17:55:33    312s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/27 17:55:33    312s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/27 17:55:33    312s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/27 17:55:33    312s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/27 17:55:33    312s] <CMD> get_verify_drc_mode -limit -quiet
[05/27 17:55:34    312s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report TOP.drc.rpt -limit 1000
[05/27 17:55:34    312s] <CMD> verify_drc
[05/27 17:55:34    312s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/27 17:55:34    312s] #-check_same_via_cell true               # bool, default=false, user setting
[05/27 17:55:34    312s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/27 17:55:34    312s]  *** Starting Verify DRC (MEM: 3585.0) ***
[05/27 17:55:34    312s] 
[05/27 17:55:34    312s] ### Add 31 auto generated vias to default rule
[05/27 17:55:34    312s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:55:34    312s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 17:55:34    312s]   VERIFY DRC ...... Starting Verification
[05/27 17:55:34    312s]   VERIFY DRC ...... Initializing
[05/27 17:55:34    312s]   VERIFY DRC ...... Deleting Existing Violations
[05/27 17:55:34    312s]   VERIFY DRC ...... Creating Sub-Areas
[05/27 17:55:34    312s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/27 17:55:34    312s]   VERIFY DRC ...... Using new threading
[05/27 17:55:34    312s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/27 17:55:35    313s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[05/27 17:55:35    313s]  VERIFY_DRC: checking layers from LB to LB ...
[05/27 17:55:35    313s]   VERIFY DRC ...... Using new threading
[05/27 17:55:35    313s] 
[05/27 17:55:35    313s]   Verification Complete : 1000 Viols.
[05/27 17:55:35    313s] 
[05/27 17:55:35    313s]  Violation Summary By Layer and Type:
[05/27 17:55:35    313s] 
[05/27 17:55:35    313s] 	            Enc    EncEO   C2MCon    outOD   AdjCut   Totals
[05/27 17:55:35    313s] 	V1          287      182       89        0        0      558
[05/27 17:55:35    313s] 	M2            0        0        0        6        0        6
[05/27 17:55:35    313s] 	AY          431        0        0        0        5      436
[05/27 17:55:35    313s] 	Totals      718      182       89        6        5     1000
[05/27 17:55:35    313s] 
[05/27 17:55:35    313s]  *** End Verify DRC (CPU TIME: 0:00:00.3  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/27 17:55:35    313s] 
[05/27 17:55:35    313s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/27 17:55:40    314s] <CMD> selectWire 64.3160 2.6000 65.3160 65.3400 2 vdd
[05/27 17:55:41    314s] <CMD> zoomBox -20.23700 -8.32100 78.60900 79.88400
[05/27 17:55:42    314s] <CMD> zoomBox -30.25600 -20.62800 106.55600 101.45600
[05/27 17:55:42    315s] <CMD> zoomBox -20.01400 -8.56400 78.83300 79.64200
[05/27 17:55:42    315s] <CMD> zoomBox -12.61400 0.15300 58.80300 63.88200
[05/27 17:55:42    315s] <CMD> zoomBox -7.24300 6.47600 44.35700 52.52100
[05/27 17:55:43    315s] <CMD> zoomBox -3.36200 11.06300 33.91900 44.33100
[05/27 17:55:43    315s] <CMD> zoomBox -0.60400 14.36400 26.33200 38.40000
[05/27 17:55:43    315s] <CMD> zoomBox 1.35900 16.73900 20.82000 34.10500
[05/27 17:55:43    315s] <CMD> zoomBox 2.75900 18.44100 16.82000 30.98800
[05/27 17:55:44    315s] <CMD> zoomBox 3.75500 19.66000 13.91500 28.72600
[05/27 17:55:44    315s] <CMD> zoomBox 4.14200 20.13400 12.77800 27.84000
[05/27 17:55:44    315s] <CMD> zoomBox 4.74600 20.87200 10.98600 26.44000
[05/27 17:55:44    315s] <CMD> zoomBox 5.17300 21.39400 9.68100 25.41700
[05/27 17:55:44    315s] <CMD> zoomBox 5.58400 21.87100 8.35400 24.34300
[05/27 17:55:45    316s] <CMD> zoomBox 5.83100 22.15800 7.53200 23.67600
[05/27 17:55:45    316s] <CMD> zoomBox 6.01100 22.36900 6.90000 23.16200
[05/27 17:55:45    316s] <CMD> zoomBox 6.10500 22.47900 6.56900 22.89300
[05/27 17:55:46    316s] <CMD> zoomBox 6.15300 22.53500 6.39700 22.75300
[05/27 17:55:47    316s] <CMD> zoomBox 6.11800 22.49300 6.51800 22.85000
[05/27 17:55:48    316s] <CMD> deselectAll
[05/27 17:55:48    316s] <CMD> selectMarker 6.2180 22.5950 6.2580 22.6350 34 1 41
[05/27 17:55:48    316s] <CMD> setLayerPreference violation -isVisible 1
[05/27 17:55:48    316s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/27 17:56:21    324s] <CMD> zoomBox 6.04600 22.43600 6.60000 22.93000
[05/27 17:56:22    324s] <CMD> zoomBox 5.72000 22.17600 6.97000 23.29100
[05/27 17:56:22    325s] <CMD> zoomBox 4.99000 21.58900 7.80800 24.10400
[05/27 17:56:22    325s] <CMD> zoomBox 4.16400 20.92600 8.75500 25.02300
[05/27 17:56:23    325s] <CMD> zoomBox 2.20600 19.35500 11.00100 27.20300
[05/27 17:56:23    325s] <CMD> zoomBox -1.54500 16.34400 15.30500 31.38000
[05/27 17:56:23    325s] <CMD> zoomBox -4.56000 13.92600 18.76300 34.73800
[05/27 17:56:24    325s] <CMD> zoomBox -3.25500 17.35900 13.59600 32.39600
[05/27 17:56:24    325s] <CMD> zoomBox -1.90900 22.09100 6.88800 29.94100
[05/27 17:56:25    326s] <CMD> zoomBox -1.12200 24.58900 3.47100 28.68800
[05/27 17:56:25    326s] <CMD> zoomBox -0.65900 25.88200 1.74000 28.02300
[05/27 17:56:25    326s] <CMD> zoomBox -0.35400 26.58300 0.89900 27.70100
[05/27 17:56:26    326s] <CMD> zoomBox -0.16900 26.95800 0.48500 27.54200
[05/27 17:56:26    326s] <CMD> zoomBox -0.07800 27.11400 0.26500 27.42000
[05/27 17:56:28    326s] <CMD> zoomBox -0.05300 27.17500 0.15800 27.36300
[05/27 17:56:29    327s] <CMD> zoomBox -0.08900 27.08600 0.31400 27.44600
[05/27 17:56:29    327s] <CMD> zoomBox -0.16000 26.91400 0.61400 27.60500
[05/27 17:56:30    327s] <CMD> zoomBox -0.30500 26.58000 1.18000 27.90500
[05/27 17:56:31    327s] <CMD> zoomBox -0.57900 25.94200 2.26400 28.47900
[05/27 17:56:31    327s] <CMD> zoomBox -0.70700 26.09800 2.63800 29.08300
[05/27 17:56:31    328s] <CMD> zoomBox -0.86000 27.66700 1.98400 30.20500
[05/27 17:56:32    328s] <CMD> pan -0.15300 28.37400
[05/27 17:56:32    328s] <CMD> zoomBox -1.81000 26.59800 3.64000 31.46100
[05/27 17:56:32    328s] <CMD> zoomBox -3.62300 24.55000 6.82000 33.86900
[05/27 17:56:33    328s] <CMD> zoomBox -8.37800 19.18400 15.15800 40.18600
[05/27 17:56:34    328s] <CMD> zoomBox -5.22200 25.07500 9.23300 37.97400
[05/27 17:56:34    328s] <CMD> zoomBox -2.79000 29.38200 4.75700 36.11700
[05/27 17:56:34    329s] <CMD> zoomBox -1.77600 30.95300 2.86000 35.09000
[05/27 17:56:34    329s] <CMD> zoomBox -0.98400 32.07600 1.43700 34.23600
[05/27 17:56:35    329s] <CMD> zoomBox -0.64500 32.52200 0.84200 33.84900
[05/27 17:56:35    329s] <CMD> zoomBox -0.41300 32.80000 0.50100 33.61600
[05/27 17:56:35    329s] <CMD> zoomBox -0.22000 33.01300 0.25900 33.44000
[05/27 17:56:36    329s] <CMD> zoomBox -0.10200 33.14600 0.11100 33.33600
[05/27 17:56:36    329s] <CMD> zoomBox -0.05100 33.20500 0.04500 33.29100
[05/27 17:56:36    329s] <CMD> zoomBox -0.10900 33.14300 0.11100 33.33900
[05/27 17:56:37    330s] <CMD> zoomBox -0.20200 33.04900 0.22100 33.42600
[05/27 17:57:11    336s] <CMD> deselectAll
[05/27 17:57:12    337s] <CMD> pan 0.03000 33.25300
[05/27 17:57:12    337s] <CMD> zoomBox -0.18300 33.02700 0.31500 33.47100
[05/27 17:57:12    337s] <CMD> zoomBox -0.19600 32.99800 0.39000 33.52100
[05/27 17:57:13    337s] <CMD> selectMarker -0.0200 33.1000 0.0000 33.1400 2 1 6
[05/27 17:57:15    338s] <CMD> deselectAll
[05/27 17:57:15    338s] <CMD> selectMarker -0.0200 33.1000 0.0000 33.1400 2 1 6
[05/27 17:57:24    340s] <CMD> zoomBox -0.37700 32.79800 0.57800 33.65000
[05/27 17:57:25    340s] <CMD> zoomBox -0.95100 32.11400 1.20200 34.03500
[05/27 17:57:25    340s] <CMD> zoomBox -2.24300 30.61200 2.61000 34.94300
[05/27 17:57:29    341s] <CMD> zoomBox -1.26100 33.35700 -1.80900 32.66400
[05/27 17:57:30    342s] <CMD> zoomBox -2.06400 32.46200 -0.79800 33.59200
[05/27 17:57:30    342s] <CMD> zoomBox -2.28800 32.13400 -0.22700 33.97300
[05/27 17:57:31    342s] <CMD> zoomBox -3.00000 31.10300 1.64500 35.24800
[05/27 17:57:31    342s] <CMD> zoomBox -4.17000 29.41400 4.72900 37.35500
[05/27 17:57:31    342s] <CMD> zoomBox -6.40100 26.17700 10.64900 41.39200
[05/27 17:57:32    342s] <CMD> zoomBox -2.95600 28.08400 9.36400 39.07800
[05/27 17:57:32    343s] <CMD> zoomBox -1.60400 28.84100 8.86800 38.18600
[05/27 17:57:32    343s] <CMD> zoomBox -0.45300 29.49700 8.44800 37.44000
[05/27 17:57:33    343s] <CMD> zoomBox 1.93300 30.93500 7.40100 35.81400
[05/27 17:57:34    343s] <CMD> deselectAll
[05/27 17:57:34    343s] <CMD> selectWire 4.3740 32.2200 5.4140 32.2600 2 pkt_reg_inst/n26
[05/27 17:57:38    344s] <CMD> zoomBox 3.22100 31.57900 6.58000 34.57600
[05/27 17:57:38    344s] <CMD> zoomBox 4.08700 31.82400 6.15000 33.66500
[05/27 17:57:38    345s] <CMD> zoomBox 4.61400 31.97800 5.88200 33.10900
[05/27 17:57:39    345s] <CMD> zoomBox 4.96000 32.06300 5.62200 32.65400
[05/27 17:57:39    345s] <CMD> zoomBox 5.11400 32.10800 5.52200 32.47200
[05/27 17:57:40    345s] <CMD> zoomBox 5.19000 32.14200 5.48500 32.40500
[05/27 17:57:41    346s] <CMD> deselectAll
[05/27 17:57:41    346s] <CMD> selectInst U1991
[05/27 17:57:51    348s] Loading  (TOP)
[05/27 17:57:51    348s] Traverse HInst (TOP)
[05/27 17:57:51    348s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/27 17:57:51    348s] 
[05/27 17:57:51    348s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 17:57:51    348s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 17:57:51    348s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 17:57:51    348s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 17:57:51    348s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 17:57:51    348s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 17:57:51    348s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 17:57:51    348s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 17:57:51    348s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 17:57:51    348s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 17:57:51    348s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 17:57:51    348s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 17:57:51    348s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 17:57:51    348s] Summary for sequential cells identification: 
[05/27 17:57:51    348s]   Identified SBFF number: 299
[05/27 17:57:51    348s]   Identified MBFF number: 75
[05/27 17:57:51    348s]   Identified SB Latch number: 22
[05/27 17:57:51    348s]   Identified MB Latch number: 0
[05/27 17:57:51    348s]   Not identified SBFF number: 15
[05/27 17:57:51    348s]   Not identified MBFF number: 0
[05/27 17:57:51    348s]   Not identified SB Latch number: 0
[05/27 17:57:51    348s]   Not identified MB Latch number: 0
[05/27 17:57:51    348s]   Number of sequential cells which are not FFs: 45
[05/27 17:57:51    348s]  Visiting view : view_slow_mission
[05/27 17:57:51    348s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 17:57:51    348s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 17:57:51    348s]  Visiting view : view_fast_mission
[05/27 17:57:51    348s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 17:57:51    348s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 17:57:51    348s] TLC MultiMap info (StdDelay):
[05/27 17:57:51    348s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 17:57:51    348s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 17:57:51    348s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 17:57:51    348s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 17:57:51    348s]  Setting StdDelay to: 6.1ps
[05/27 17:57:51    348s] 
[05/27 17:57:51    348s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 17:59:05    368s] <CMD> zoomBox 5.10100 32.01100 5.76800 32.60600
[05/27 17:59:05    368s] <CMD> zoomBox 4.95500 31.79900 6.23400 32.94000
[05/27 17:59:05    368s] <CMD> zoomBox 4.44900 31.06500 7.84300 34.09400
[05/27 17:59:05    368s] <CMD> zoomBox 3.11000 29.12400 12.11100 37.15600
[05/27 18:00:01    380s] <CMD> zoomBox -0.52 32.76 0.5 33.8
[05/27 18:00:02    380s] <CMD> zoomBox -0.52 34.04 0.5 35.08
[05/27 18:00:02    380s] <CMD> zoomBox -0.52 34.04 0.5 35.08
[05/27 18:00:02    380s] <CMD> zoomBox -0.52 34.04 0.5 35.08
[05/27 18:00:16    383s] <CMD> deselectAll
[05/27 18:00:19    384s] <CMD> pan 0.46500 34.07700
[05/27 18:00:20    384s] <CMD> zoomBox -0.48300 33.14400 1.41500 34.83800
[05/27 18:00:20    384s] <CMD> zoomBox -0.64400 33.03600 1.58900 35.02900
[05/27 18:00:20    384s] <CMD> zoomBox -0.83400 32.90900 1.79400 35.25400
[05/27 18:00:22    385s] <CMD> zoomBox -0.69300 33.12600 1.54200 35.12000
[05/27 18:00:22    385s] <CMD> zoomBox -0.57300 33.31400 1.32600 35.00900
[05/27 18:00:23    386s] <CMD> zoomBox -0.48700 33.50300 1.12800 34.94400
[05/27 18:00:23    386s] <CMD> zoomBox -0.41600 33.66500 0.95700 34.89000
[05/27 18:00:24    386s] <CMD> zoomBox -0.35600 33.80300 0.81100 34.84400
[05/27 18:00:24    386s] <CMD> zoomBox -0.30700 33.92000 0.68500 34.80500
[05/27 18:00:24    386s] <CMD> zoomBox -0.23000 34.10400 0.48700 34.74400
[05/27 18:00:24    386s] <CMD> zoomBox -0.20000 34.17600 0.41000 34.72000
[05/27 18:00:24    386s] <CMD> zoomBox -0.17400 34.23700 0.34400 34.69900
[05/27 18:00:25    386s] <CMD> zoomBox -0.15100 34.28700 0.29000 34.68100
[05/27 18:00:25    386s] <CMD> zoomBox -0.13200 34.32900 0.24400 34.66500
[05/27 18:00:25    386s] <CMD> zoomBox -0.10300 34.39700 0.17000 34.64100
[05/27 18:00:25    386s] <CMD> zoomBox -0.09100 34.42400 0.14100 34.63100
[05/27 18:00:26    386s] <CMD> zoomBox -0.05600 34.47300 0.08700 34.60100
[05/27 18:00:26    387s] <CMD> zoomBox -0.04800 34.48500 0.07400 34.59400
[05/27 18:00:26    387s] <CMD> zoomBox -0.03600 34.50400 0.05300 34.58300
[05/27 18:00:28    387s] <CMD> zoomBox -0.09700 34.45700 0.14000 34.66800
[05/27 18:00:28    387s] <CMD> zoomBox -0.21900 34.35900 0.31800 34.83800
[05/27 18:00:29    387s] <CMD> zoomBox -0.49200 34.14100 0.72000 35.22300
[05/27 18:00:29    388s] <CMD> zoomBox -0.94600 33.76500 1.37900 35.84000
[05/27 18:00:30    388s] <CMD> zoomBox -1.11300 33.62700 1.62200 36.06800
[05/27 18:00:30    388s] <CMD> zoomBox -2.95900 32.09900 4.29300 38.57000
[05/27 18:00:31    388s] <CMD> zoomBox -6.69900 29.03100 9.64800 43.61800
[05/27 18:00:32    388s] <CMD> zoomBox -5.00800 30.94500 8.88700 43.34400
[05/27 18:00:32    389s] <CMD> pan 3.27700 38.36500
[05/27 18:00:32    389s] <CMD> zoomBox -7.81200 22.38300 23.50600 50.33000
[05/27 18:00:33    389s] <CMD> zoomBox -16.29400 8.69600 43.70200 62.23300
[05/27 18:00:34    389s] <CMD> pan 13.07300 20.39800
[05/27 18:00:35    390s] <CMD> zoomBox 2.24200 6.96400 53.23800 52.47000
[05/27 18:00:35    390s] <CMD> zoomBox 7.22300 11.40900 50.56900 50.08900
[05/27 18:00:35    390s] <CMD> zoomBox 11.23700 14.81600 48.08100 47.69400
[05/27 18:00:36    390s] <CMD> zoomBox 14.79100 17.47500 46.11000 45.42200
[05/27 18:00:36    390s] <CMD> zoomBox 17.81300 19.77200 44.43400 43.52700
[05/27 18:00:36    390s] <CMD> zoomBox 20.35600 21.76600 42.98400 41.95800
[05/27 18:00:37    390s] <CMD> zoomBox 24.28200 25.17000 40.63100 39.75900
[05/27 18:00:51    394s] <CMD> pan 1.52700 2.09700
[05/27 18:00:52    394s] <CMD> zoomBox 25.80900 28.56700 39.70600 40.96800
[05/27 18:00:53    394s] <CMD> zoomBox 19.00600 25.08700 50.32700 53.03600
[05/27 18:00:53    394s] <CMD> zoomBox 22.39900 26.85600 45.02900 47.05000
[05/27 18:00:54    395s] <CMD> zoomBox 24.85100 28.16400 41.20100 42.75400
[05/27 18:00:54    395s] <CMD> zoomBox 25.48400 28.26900 39.38200 40.67100
[05/27 18:00:54    395s] <CMD> zoomBox 25.79500 28.60200 37.60800 39.14300
[05/27 18:00:55    395s] <CMD> zoomBox 26.02900 28.97100 36.07100 37.93200
[05/27 18:00:55    395s] <CMD> zoomBox 26.24000 29.29900 34.77600 36.91600
[05/27 18:00:55    395s] <CMD> zoomBox 26.62100 29.86000 32.78900 35.36400
[05/27 18:00:56    395s] <CMD> zoomBox 27.00300 30.43000 30.79200 33.81100
[05/27 18:00:56    395s] <CMD> zoomBox 27.09400 30.56600 30.31500 33.44000
[05/27 18:00:56    395s] <CMD> zoomBox 27.17400 30.67900 29.91200 33.12200
[05/27 18:00:57    396s] <CMD> zoomBox 27.25400 30.76100 29.58200 32.83800
[05/27 18:00:57    396s] <CMD> zoomBox 27.38100 30.89100 29.06300 32.39200
[05/27 18:00:57    396s] <CMD> zoomBox 27.50400 31.02200 28.53700 31.94400
[05/27 18:00:58    396s] <CMD> zoomBox 27.55700 31.07900 28.30400 31.74600
[05/27 18:00:58    396s] <CMD> zoomBox 27.57800 31.10200 28.21300 31.66900
[05/27 18:00:58    396s] <CMD> zoomBox 27.59600 31.12100 28.13600 31.60300
[05/27 18:00:58    396s] <CMD> zoomBox 27.61100 31.13700 28.07000 31.54700
[05/27 18:00:58    396s] <CMD> zoomBox 27.62300 31.15100 28.01400 31.50000
[05/27 18:00:59    396s] <CMD> pan -0.12100 3.56900
[05/27 18:01:00    397s] <CMD> zoomBox 27.50100 31.24400 27.83400 31.54100
[05/27 18:01:00    397s] <CMD> zoomBox 27.54200 31.26200 27.78400 31.47800
[05/27 18:01:02    397s] <CMD> pan 0.04000 3.67500
[05/27 18:01:05    398s] <CMD> zoomBox 27.54300 31.19100 27.87800 31.49000
[05/27 18:01:06    398s] <CMD> zoomBox 27.36400 31.07100 28.11900 31.74500
[05/27 18:01:06    398s] <CMD> zoomBox 27.07000 30.87300 28.51700 32.16400
[05/27 18:01:06    398s] <CMD> zoomBox 26.68400 30.60900 29.04100 32.71200
[05/27 18:01:07    399s] <CMD> zoomBox 25.77000 29.97900 30.28600 34.00900
[05/27 18:01:07    399s] <CMD> zoomBox 24.56800 29.14600 31.92400 35.71000
[05/27 18:01:07    399s] <CMD> zoomBox 22.62000 27.78500 34.59700 38.47300
[05/27 18:01:08    399s] <CMD> zoomBox 19.46500 25.57800 38.97000 42.98300
[05/27 18:01:08    399s] <CMD> zoomBox 16.35500 23.41000 43.35300 47.50200
[05/27 18:01:08    399s] <CMD> zoomBox 6.09200 16.22600 57.81400 62.38000
[05/27 18:01:08    399s] <CMD> zoomBox -7.39700 6.78400 76.82400 81.93800
[05/27 18:01:09    399s] <CMD> pan -15.18400 8.06400
[05/27 18:02:11    412s] <CMD> setNanoRouteMode -routeWithTimingDriven true
[05/27 18:02:11    412s] <CMD> setNanoRouteMode -routeWithSiDriven true
[05/27 18:02:11    412s] <CMD> setNanoRouteMode -drouteFixAntenna true
[05/27 18:02:11    412s] <CMD> setNanoRouteMode -routeInsertAntennaDiode false
[05/27 18:02:11    412s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
[05/27 18:02:12    412s] <CMD> setNanoRouteMode -route_detail_end_iteration 75
[05/27 18:03:54    433s] <CMD> routeDesign
[05/27 18:03:54    433s] #% Begin routeDesign (date=05/27 18:03:54, mem=3633.7M)
[05/27 18:03:54    433s] ### Time Record (routeDesign) is installed.
[05/27 18:03:54    433s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3630.20 (MB), peak = 3740.92 (MB)
[05/27 18:03:54    433s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/27 18:03:54    433s] #**INFO: setDesignMode -flowEffort standard
[05/27 18:03:54    433s] #**INFO: setDesignMode -powerEffort none
[05/27 18:03:54    433s] **INFO: User settings:
[05/27 18:03:54    433s] setNanoRouteMode -route_detail_end_iteration                   75
[05/27 18:03:54    433s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker  false
[05/27 18:03:54    433s] setNanoRouteMode -route_detail_fix_antenna                     true
[05/27 18:03:54    433s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage    auto
[05/27 18:03:54    433s] setNanoRouteMode -route_detail_use_multi_cut_via_effort        medium
[05/27 18:03:54    433s] setNanoRouteMode -route_route_side                             front
[05/27 18:03:54    433s] setNanoRouteMode -route_extract_third_party_compatible         false
[05/27 18:03:54    433s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     6.1
[05/27 18:03:54    433s] setNanoRouteMode -route_antenna_diode_insertion                false
[05/27 18:03:54    433s] setNanoRouteMode -route_strict_honor_route_rule                false
[05/27 18:03:54    433s] setNanoRouteMode -route_with_si_driven                         true
[05/27 18:03:54    433s] setNanoRouteMode -route_with_timing_driven                     true
[05/27 18:03:54    433s] setDesignMode -process                                         22
[05/27 18:03:54    433s] setExtractRCMode -coupling_c_th                                3
[05/27 18:03:54    433s] setExtractRCMode -engine                                       preRoute
[05/27 18:03:54    433s] setExtractRCMode -relative_c_th                                0.03
[05/27 18:03:54    433s] setExtractRCMode -total_c_th                                   5
[05/27 18:03:54    433s] setDelayCalMode -enable_high_fanout                            true
[05/27 18:03:54    433s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[05/27 18:03:54    433s] setDelayCalMode -engine                                        aae
[05/27 18:03:54    433s] setDelayCalMode -ignoreNetLoad                                 false
[05/27 18:03:54    433s] setDelayCalMode -socv_accuracy_mode                            low
[05/27 18:03:54    433s] setSIMode -separate_delta_delay_on_data                        true
[05/27 18:03:54    433s] 
[05/27 18:03:54    433s] #**INFO: multi-cut via swapping will be performed after routing.
[05/27 18:03:54    433s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/27 18:03:54    433s] OPERPROF: Starting checkPlace at level 1, MEM:3582.1M, EPOCH TIME: 1748383434.536289
[05/27 18:03:54    433s] Processing tracks to init pin-track alignment.
[05/27 18:03:54    433s] z: 1, totalTracks: 1
[05/27 18:03:54    433s] z: 3, totalTracks: 1
[05/27 18:03:54    433s] z: 5, totalTracks: 1
[05/27 18:03:54    433s] z: 7, totalTracks: 1
[05/27 18:03:54    433s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/27 18:03:54    433s] #spOpts: rpCkHalo=4 
[05/27 18:03:54    433s] Cell TOP LLGs are deleted
[05/27 18:03:54    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 18:03:54    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 18:03:54    433s] # Building TOP llgBox search-tree.
[05/27 18:03:54    433s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3582.1M, EPOCH TIME: 1748383434.566664
[05/27 18:03:54    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 18:03:54    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 18:03:54    433s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3582.1M, EPOCH TIME: 1748383434.567669
[05/27 18:03:54    433s] Max number of tech site patterns supported in site array is 256.
[05/27 18:03:54    433s] Core basic site is GF22_DST
[05/27 18:03:54    433s] Processing tracks to init pin-track alignment.
[05/27 18:03:54    433s] z: 1, totalTracks: 1
[05/27 18:03:54    433s] z: 3, totalTracks: 1
[05/27 18:03:54    433s] z: 5, totalTracks: 1
[05/27 18:03:54    433s] z: 7, totalTracks: 1
[05/27 18:03:54    433s] # From Library, align V-Layer z-1 pins to tracks.
[05/27 18:03:54    433s] #   V-Align Layer name: <M1>.
[05/27 18:03:54    433s] # From Library, align H-Layer z-2 pins to tracks.
[05/27 18:03:54    433s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/27 18:03:54    433s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 18:03:54    433s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/27 18:03:54    433s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 18:03:54    433s] SiteArray: use 430,080 bytes
[05/27 18:03:54    433s] SiteArray: current memory after site array memory allocation 3582.5M
[05/27 18:03:54    433s] SiteArray: FP blocked sites are writable
[05/27 18:03:54    433s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 18:03:54    433s] Atter site array init, number of instance map data is 0.
[05/27 18:03:54    433s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.011, MEM:3582.5M, EPOCH TIME: 1748383434.578825
[05/27 18:03:54    433s] 
[05/27 18:03:54    433s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 18:03:54    433s] 
[05/27 18:03:54    433s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 18:03:54    433s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.013, MEM:3582.5M, EPOCH TIME: 1748383434.579718
[05/27 18:03:54    433s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3582.5M, EPOCH TIME: 1748383434.579990
[05/27 18:03:54    433s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/27 18:03:54    433s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3582.5M, EPOCH TIME: 1748383434.580687
[05/27 18:03:54    433s] Begin checking placement ... (start mem=3582.1M, init mem=3582.5M)
[05/27 18:03:54    433s] Begin checking exclusive groups violation ...
[05/27 18:03:54    433s] There are 0 groups to check, max #box is 0, total #box is 0
[05/27 18:03:54    433s] Finished checking exclusive groups violations. Found 0 Vio.
[05/27 18:03:54    433s] 
[05/27 18:03:54    433s] Running CheckPlace using 1 thread in normal mode...
[05/27 18:03:54    433s] 
[05/27 18:03:54    433s] ...checkPlace normal is done!
[05/27 18:03:54    433s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3582.5M, EPOCH TIME: 1748383434.593276
[05/27 18:03:54    433s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:3582.5M, EPOCH TIME: 1748383434.594713
[05/27 18:03:54    433s] *info: Placed = 1491          
[05/27 18:03:54    433s] *info: Unplaced = 0           
[05/27 18:03:54    433s] Placement Density:36.14%(1299/3594)
[05/27 18:03:54    433s] Placement Density (including fixed std cells):36.14%(1299/3594)
[05/27 18:03:54    433s] Cell TOP LLGs are deleted
[05/27 18:03:54    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1491).
[05/27 18:03:54    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 18:03:54    433s] # Resetting pin-track-align track data.
[05/27 18:03:54    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 18:03:54    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 18:03:54    433s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3582.5M)
[05/27 18:03:54    433s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.064, MEM:3582.5M, EPOCH TIME: 1748383434.600045
[05/27 18:03:54    433s] Turning off fast DC mode.
[05/27 18:03:54    433s] 
[05/27 18:03:54    433s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/27 18:03:54    433s] *** Changed status on (0) nets in Clock.
[05/27 18:03:54    433s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3573.0M) ***
[05/27 18:03:54    433s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/27 18:03:55    433s] % Begin globalDetailRoute (date=05/27 18:03:54, mem=3596.3M)
[05/27 18:03:55    433s] 
[05/27 18:03:55    433s] globalDetailRoute
[05/27 18:03:55    433s] 
[05/27 18:03:55    433s] #Start globalDetailRoute on Tue May 27 18:03:55 2025
[05/27 18:03:55    433s] #
[05/27 18:03:55    433s] ### Time Record (globalDetailRoute) is installed.
[05/27 18:03:55    433s] ### Time Record (Pre Callback) is installed.
[05/27 18:03:55    433s] ### Time Record (Pre Callback) is uninstalled.
[05/27 18:03:55    433s] ### Time Record (DB Import) is installed.
[05/27 18:03:55    433s] ### Time Record (Timing Data Generation) is installed.
[05/27 18:03:55    433s] #Generating timing data, please wait...
[05/27 18:03:55    433s] #1150 total nets, 1150 already routed, 1150 will ignore in trialRoute
[05/27 18:03:55    433s] ### run_trial_route starts on Tue May 27 18:03:55 2025 with memory = 3597.14 (MB), peak = 3740.92 (MB)
[05/27 18:03:55    433s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:03:55    433s] ### dump_timing_file starts on Tue May 27 18:03:55 2025 with memory = 3597.34 (MB), peak = 3740.92 (MB)
[05/27 18:03:55    434s] ### extractRC starts on Tue May 27 18:03:55 2025 with memory = 3580.30 (MB), peak = 3740.92 (MB)
[05/27 18:03:55    434s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 18:03:55    434s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:03:55    434s] ### List of enabled active setup view(s) before pruning:
[05/27 18:03:55    434s] ###     view_slow_mission (ID=0)
[05/27 18:03:55    434s] ### Total 1 view(s).
[05/27 18:03:55    434s] ### Only one setup view is available. No pruning.
[05/27 18:03:55    434s] ### 0 out of 1 active view(s) are pruned
[05/27 18:03:55    434s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3578.34 (MB), peak = 3740.92 (MB)
[05/27 18:03:55    434s] ### generate_preroute_timing_data starts on Tue May 27 18:03:55 2025 with memory = 3578.34 (MB), peak = 3740.92 (MB)
[05/27 18:03:55    434s] #Reporting timing...
[05/27 18:03:55    434s] ### report_timing starts on Tue May 27 18:03:55 2025 with memory = 3604.71 (MB), peak = 3740.92 (MB)
[05/27 18:04:01    438s] ### report_timing cpu:00:00:04, real:00:00:06, mem:3.6 GB, peak:3.7 GB
[05/27 18:04:01    438s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/27 18:04:01    438s] #Stage 1: cpu time = 00:00:04, elapsed time = 00:00:06, memory = 3636.05 (MB), peak = 3740.92 (MB)
[05/27 18:04:01    438s] #Library Standard Delay: 6.10ps
[05/27 18:04:01    438s] #Slack threshold: 12.20ps
[05/27 18:04:01    438s] ### generate_net_cdm_timing starts on Tue May 27 18:04:01 2025 with memory = 3636.05 (MB), peak = 3740.92 (MB)
[05/27 18:04:01    438s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.7 GB
[05/27 18:04:01    438s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/27 18:04:01    438s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3636.09 (MB), peak = 3740.92 (MB)
[05/27 18:04:02    438s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 18:04:04    441s] #Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3641.91 (MB), peak = 3740.92 (MB)
[05/27 18:04:04    441s] #Default setup view is reset to view_slow_mission.
[05/27 18:04:04    441s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3641.92 (MB), peak = 3740.92 (MB)
[05/27 18:04:04    441s] ### generate_preroute_timing_data cpu:00:00:07, real:00:00:09, mem:3.6 GB, peak:3.7 GB
[05/27 18:04:04    441s] #Current view: view_slow_mission 
[05/27 18:04:04    441s] #Current enabled view: view_slow_mission 
[05/27 18:04:04    441s] #Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:10, memory = 3641.18 (MB), peak = 3740.92 (MB)
[05/27 18:04:04    441s] ### dump_timing_file cpu:00:00:07, real:00:00:10, mem:3.6 GB, peak:3.7 GB
[05/27 18:04:04    441s] #Done generating timing data.
[05/27 18:04:04    441s] ### Time Record (Timing Data Generation) is uninstalled.
[05/27 18:04:04    441s] ### Add 31 auto generated vias to default rule
[05/27 18:04:04    441s] ### info: trigger full reload of library data.
[05/27 18:04:04    441s] ### Add 137 auto generated vias to default rule
[05/27 18:04:06    442s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 18:04:06    442s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/27 18:04:06    442s] #To increase the message display limit, refer to the product command reference manual.
[05/27 18:04:06    442s] ### Net info: total nets: 1152
[05/27 18:04:06    442s] ### Net info: dirty nets: 0
[05/27 18:04:06    442s] ### Net info: marked as disconnected nets: 0
[05/27 18:04:06    442s] ### Net info: fully routed nets: 0
[05/27 18:04:06    442s] ### Net info: trivial (< 2 pins) nets: 2
[05/27 18:04:06    442s] ### Net info: unrouted nets: 1150
[05/27 18:04:06    442s] ### Net info: re-extraction nets: 0
[05/27 18:04:06    442s] ### Net info: ignored nets: 0
[05/27 18:04:06    442s] ### Net info: skip routing nets: 0
[05/27 18:04:06    442s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:04:06    442s] ### import design signature (4): route=2147340251 fixed_route=2147340251 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=799632082 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532329097 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1 timing=2147340251 sns=2147340251
[05/27 18:04:06    442s] ### Time Record (DB Import) is uninstalled.
[05/27 18:04:06    442s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/27 18:04:06    442s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:04:06    442s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:04:06    442s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:04:06    442s] ### Time Record (Data Preparation) is installed.
[05/27 18:04:06    442s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:04:06    442s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:04:06    442s] ### Time Record (Global Routing) is installed.
[05/27 18:04:06    442s] ### Time Record (Global Routing) is uninstalled.
[05/27 18:04:06    442s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:04:06    442s] ### Time Record (Data Preparation) is installed.
[05/27 18:04:06    442s] #Start routing data preparation on Tue May 27 18:04:06 2025
[05/27 18:04:06    442s] #
[05/27 18:04:06    442s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:04:06    442s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:04:07    443s] ### Time Record (Cell Pin Access) is installed.
[05/27 18:04:07    443s] #Rebuild pin access data for design.
[05/27 18:04:07    443s] #Initial pin access analysis.
[05/27 18:04:28    465s] #Detail pin access analysis.
[05/27 18:05:00    497s] ### Time Record (Cell Pin Access) is uninstalled.
[05/27 18:05:00    497s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/27 18:05:00    497s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/27 18:05:00    497s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 18:05:00    497s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 18:05:00    497s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 18:05:00    497s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 18:05:00    497s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 18:05:00    497s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/27 18:05:00    497s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/27 18:05:00    497s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/27 18:05:00    497s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/27 18:05:00    497s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/27 18:05:00    497s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/27 18:05:00    497s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/27 18:05:00    497s] #pin_access_rlayer=3(C1)
[05/27 18:05:00    497s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/27 18:05:00    497s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/27 18:05:00    497s] #enable_dpt_layer_shield=F
[05/27 18:05:00    497s] #has_line_end_grid=F
[05/27 18:05:00    497s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3620.74 (MB), peak = 3740.92 (MB)
[05/27 18:05:00    497s] #Regenerating Ggrids automatically.
[05/27 18:05:00    497s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/27 18:05:00    497s] #Using automatically generated G-grids.
[05/27 18:05:02    498s] #Done routing data preparation.
[05/27 18:05:02    498s] #cpu time = 00:00:56, elapsed time = 00:00:56, memory = 3625.90 (MB), peak = 3740.92 (MB)
[05/27 18:05:02    498s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:05:02    498s] #Start instance access analysis using 1 thread...
[05/27 18:05:02    498s] #Set layer M1 to be advanced pin access layer.
[05/27 18:05:02    498s] ### Time Record (Instance Pin Access) is installed.
[05/27 18:05:02    498s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/27 18:05:02    498s] #30 instance pins are hard to access
[05/27 18:05:02    498s] #Instance access analysis statistics:
[05/27 18:05:02    498s] #Cpu time = 00:00:00
[05/27 18:05:02    498s] #Elapsed time = 00:00:00
[05/27 18:05:02    498s] #Increased memory = 0.15 (MB)
[05/27 18:05:02    498s] #Total memory = 3626.06 (MB)
[05/27 18:05:02    498s] #Peak memory = 3829.96 (MB)
[05/27 18:05:02    498s] ### Time Record (Instance Pin Access) is uninstalled.
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Summary of active signal nets routing constraints set by OPT:
[05/27 18:05:02    498s] #	preferred routing layers      : 0
[05/27 18:05:02    498s] #	preferred routing layer effort: 0
[05/27 18:05:02    498s] #	preferred extra space         : 0
[05/27 18:05:02    498s] #	preferred multi-cut via       : 0
[05/27 18:05:02    498s] #	avoid detour                  : 0
[05/27 18:05:02    498s] #	expansion ratio               : 0
[05/27 18:05:02    498s] #	net priority                  : 0
[05/27 18:05:02    498s] #	s2s control                   : 0
[05/27 18:05:02    498s] #	avoid chaining                : 0
[05/27 18:05:02    498s] #	inst-based stacking via       : 0
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Summary of active signal nets routing constraints set by USER:
[05/27 18:05:02    498s] #	preferred routing layers      : 0
[05/27 18:05:02    498s] #	preferred routing layer effort     : 0
[05/27 18:05:02    498s] #	preferred extra space              : 0
[05/27 18:05:02    498s] #	preferred multi-cut via            : 0
[05/27 18:05:02    498s] #	avoid detour                       : 0
[05/27 18:05:02    498s] #	net weight                         : 0
[05/27 18:05:02    498s] #	avoid chaining                     : 0
[05/27 18:05:02    498s] #	cell-based stacking via (required) : 0
[05/27 18:05:02    498s] #	cell-based stacking via (optional) : 0
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Start timing driven prevention iteration...
[05/27 18:05:02    498s] ### td_prevention_read_timing_data starts on Tue May 27 18:05:02 2025 with memory = 3626.07 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] #Setup timing driven global route constraints on 0 nets
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #----------------------------------------------------
[05/27 18:05:02    498s] # Summary of active signal nets routing constraints
[05/27 18:05:02    498s] #+--------------------------+-----------+
[05/27 18:05:02    498s] #+--------------------------+-----------+
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #----------------------------------------------------
[05/27 18:05:02    498s] #Skipped timing-driven prevention.
[05/27 18:05:02    498s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3626.09 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/27 18:05:02    498s] #Total number of routable nets = 1150.
[05/27 18:05:02    498s] #Total number of nets in the design = 1152.
[05/27 18:05:02    498s] #1150 routable nets do not have any wires.
[05/27 18:05:02    498s] #1150 nets will be global routed.
[05/27 18:05:02    498s] ### Time Record (Data Preparation) is installed.
[05/27 18:05:02    498s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:02    498s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Finished routing data preparation on Tue May 27 18:05:02 2025
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Cpu time = 00:00:00
[05/27 18:05:02    498s] #Elapsed time = 00:00:00
[05/27 18:05:02    498s] #Increased memory = 0.12 (MB)
[05/27 18:05:02    498s] #Total memory = 3626.25 (MB)
[05/27 18:05:02    498s] #Peak memory = 3829.96 (MB)
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:05:02    498s] ### Time Record (Global Routing) is installed.
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Start global routing on Tue May 27 18:05:02 2025
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Start global routing initialization on Tue May 27 18:05:02 2025
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Number of eco nets is 0
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Start global routing data preparation on Tue May 27 18:05:02 2025
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] ### build_merged_routing_blockage_rect_list starts on Tue May 27 18:05:02 2025 with memory = 3626.31 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] #Start routing resource analysis on Tue May 27 18:05:02 2025
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] ### init_is_bin_blocked starts on Tue May 27 18:05:02 2025 with memory = 3626.34 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue May 27 18:05:02 2025 with memory = 3626.93 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### adjust_flow_cap starts on Tue May 27 18:05:02 2025 with memory = 3627.10 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### adjust_flow_per_partial_route_obs starts on Tue May 27 18:05:02 2025 with memory = 3627.10 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### set_via_blocked starts on Tue May 27 18:05:02 2025 with memory = 3627.10 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### copy_flow starts on Tue May 27 18:05:02 2025 with memory = 3627.10 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] #Routing resource analysis is done on Tue May 27 18:05:02 2025
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] ### report_flow_cap starts on Tue May 27 18:05:02 2025 with memory = 3627.11 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] #  Resource Analysis:
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/27 18:05:02    498s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/27 18:05:02    498s] #  --------------------------------------------------------------
[05/27 18:05:02    498s] #  M1             V          18         567        2500    95.92%
[05/27 18:05:02    498s] #  M2             H         515         334        2500    12.28%
[05/27 18:05:02    498s] #  C1             V         683          71        2500     3.64%
[05/27 18:05:02    498s] #  C2             H         754           0        2500     0.00%
[05/27 18:05:02    498s] #  C3             V         754           0        2500     0.00%
[05/27 18:05:02    498s] #  C4             H         754           0        2500     0.00%
[05/27 18:05:02    498s] #  C5             V         754           0        2500     0.00%
[05/27 18:05:02    498s] #  JA             H          75           0        2500     0.00%
[05/27 18:05:02    498s] #  QA             V          28           0        2500    44.00%
[05/27 18:05:02    498s] #  QB             H          28           0        2500    44.00%
[05/27 18:05:02    498s] #  LB             V          18           0        2500    64.00%
[05/27 18:05:02    498s] #  --------------------------------------------------------------
[05/27 18:05:02    498s] #  Total                   4381      13.24%       27500    23.99%
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### analyze_m2_tracks starts on Tue May 27 18:05:02 2025 with memory = 3627.11 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### report_initial_resource starts on Tue May 27 18:05:02 2025 with memory = 3627.12 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### mark_pg_pins_accessibility starts on Tue May 27 18:05:02 2025 with memory = 3627.12 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### set_net_region starts on Tue May 27 18:05:02 2025 with memory = 3627.12 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Global routing data preparation is done on Tue May 27 18:05:02 2025
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3627.13 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] ### prepare_level starts on Tue May 27 18:05:02 2025 with memory = 3627.14 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### init level 1 starts on Tue May 27 18:05:02 2025 with memory = 3627.15 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### Level 1 hgrid = 50 X 50
[05/27 18:05:02    498s] ### init level 2 starts on Tue May 27 18:05:02 2025 with memory = 3627.20 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### Level 2 hgrid = 13 X 13  (large_net only)
[05/27 18:05:02    498s] ### prepare_level_flow starts on Tue May 27 18:05:02 2025 with memory = 3627.59 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### init_flow_edge starts on Tue May 27 18:05:02 2025 with memory = 3627.59 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### init_flow_edge starts on Tue May 27 18:05:02 2025 with memory = 3627.61 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Global routing initialization is done on Tue May 27 18:05:02 2025
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3627.64 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] ### routing large nets 
[05/27 18:05:02    498s] #start global routing iteration 1...
[05/27 18:05:02    498s] ### init_flow_edge starts on Tue May 27 18:05:02 2025 with memory = 3627.67 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### routing at level 2 (topmost level) iter 0
[05/27 18:05:02    498s] ### Uniform Hboxes (3x3)
[05/27 18:05:02    498s] ### routing at level 1 iter 0 for 0 hboxes
[05/27 18:05:02    498s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3632.20 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] #
[05/27 18:05:02    498s] #Skip 1/2 round for no nets in the round...
[05/27 18:05:02    498s] #Route nets in 2/2 round...
[05/27 18:05:02    498s] #start global routing iteration 2...
[05/27 18:05:02    498s] ### init_flow_edge starts on Tue May 27 18:05:02 2025 with memory = 3632.24 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### cal_flow starts on Tue May 27 18:05:02 2025 with memory = 3631.85 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    498s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    498s] ### routing at level 1 (topmost level) iter 0
[05/27 18:05:02    499s] ### measure_qor starts on Tue May 27 18:05:02 2025 with memory = 3631.93 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### measure_congestion starts on Tue May 27 18:05:02 2025 with memory = 3631.93 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3631.94 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #start global routing iteration 3...
[05/27 18:05:02    499s] ### routing at level 1 (topmost level) iter 1
[05/27 18:05:02    499s] ### measure_qor starts on Tue May 27 18:05:02 2025 with memory = 3631.94 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### measure_congestion starts on Tue May 27 18:05:02 2025 with memory = 3631.94 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3631.94 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] ### route_end starts on Tue May 27 18:05:02 2025 with memory = 3631.95 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/27 18:05:02    499s] #Total number of routable nets = 1150.
[05/27 18:05:02    499s] #Total number of nets in the design = 1152.
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #1150 routable nets have routed wires.
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #Routed nets constraints summary:
[05/27 18:05:02    499s] #-----------------------------
[05/27 18:05:02    499s] #        Rules   Unconstrained  
[05/27 18:05:02    499s] #-----------------------------
[05/27 18:05:02    499s] #      Default            1150  
[05/27 18:05:02    499s] #-----------------------------
[05/27 18:05:02    499s] #        Total            1150  
[05/27 18:05:02    499s] #-----------------------------
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #Routing constraints summary of the whole design:
[05/27 18:05:02    499s] #-----------------------------
[05/27 18:05:02    499s] #        Rules   Unconstrained  
[05/27 18:05:02    499s] #-----------------------------
[05/27 18:05:02    499s] #      Default            1150  
[05/27 18:05:02    499s] #-----------------------------
[05/27 18:05:02    499s] #        Total            1150  
[05/27 18:05:02    499s] #-----------------------------
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] ### adjust_flow_per_partial_route_obs starts on Tue May 27 18:05:02 2025 with memory = 3631.95 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### cal_base_flow starts on Tue May 27 18:05:02 2025 with memory = 3631.95 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### init_flow_edge starts on Tue May 27 18:05:02 2025 with memory = 3631.95 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### cal_flow starts on Tue May 27 18:05:02 2025 with memory = 3631.95 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### report_overcon starts on Tue May 27 18:05:02 2025 with memory = 3631.96 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #                 OverCon       OverCon       OverCon          
[05/27 18:05:02    499s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/27 18:05:02    499s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[05/27 18:05:02    499s] #  --------------------------------------------------------------------------
[05/27 18:05:02    499s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.72  
[05/27 18:05:02    499s] #  M2          168(7.13%)     21(0.89%)      1(0.04%)   (8.06%)     0.39  
[05/27 18:05:02    499s] #  C1           53(2.13%)      6(0.24%)      0(0.00%)   (2.37%)     0.17  
[05/27 18:05:02    499s] #  C2            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.06  
[05/27 18:05:02    499s] #  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[05/27 18:05:02    499s] #  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/27 18:05:02    499s] #  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/27 18:05:02    499s] #  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/27 18:05:02    499s] #  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/27 18:05:02    499s] #  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/27 18:05:02    499s] #  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/27 18:05:02    499s] #  --------------------------------------------------------------------------
[05/27 18:05:02    499s] #     Total    221(1.04%)     27(0.13%)      1(0.00%)   (1.17%)
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[05/27 18:05:02    499s] #  Overflow after GR: 0.89% H + 0.28% V
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### cal_base_flow starts on Tue May 27 18:05:02 2025 with memory = 3631.97 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### init_flow_edge starts on Tue May 27 18:05:02 2025 with memory = 3631.97 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### cal_flow starts on Tue May 27 18:05:02 2025 with memory = 3631.97 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### generate_cong_map_content starts on Tue May 27 18:05:02 2025 with memory = 3631.97 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### Sync with Inovus CongMap starts on Tue May 27 18:05:02 2025 with memory = 3631.97 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] #Hotspot report including placement blocked areas
[05/27 18:05:02    499s] OPERPROF: Starting HotSpotCal at level 1, MEM:3625.1M, EPOCH TIME: 1748383502.743123
[05/27 18:05:02    499s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/27 18:05:02    499s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[05/27 18:05:02    499s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/27 18:05:02    499s] [hotspot] |   M1(V)    |         29.00 |         29.00 |     2.16    66.96    64.80    68.00 |
[05/27 18:05:02    499s] [hotspot] |   M2(H)    |         29.00 |         96.00 |    66.96     2.16    67.86    64.80 |
[05/27 18:05:02    499s] [hotspot] |   C1(V)    |          2.00 |         12.00 |    15.12    25.92    19.44    28.08 |
[05/27 18:05:02    499s] [hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[05/27 18:05:02    499s] [hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[05/27 18:05:02    499s] [hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[05/27 18:05:02    499s] [hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[05/27 18:05:02    499s] [hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[05/27 18:05:02    499s] [hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[05/27 18:05:02    499s] [hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[05/27 18:05:02    499s] [hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[05/27 18:05:02    499s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/27 18:05:02    499s] [hotspot] |   worst    | (M1)    29.00 | (M2)    96.00 |                                     |
[05/27 18:05:02    499s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/27 18:05:02    499s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[05/27 18:05:02    499s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/27 18:05:02    499s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 18:05:02    499s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/27 18:05:02    499s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 18:05:02    499s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.018, MEM:3625.1M, EPOCH TIME: 1748383502.761216
[05/27 18:05:02    499s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### update starts on Tue May 27 18:05:02 2025 with memory = 3632.00 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] #Complete Global Routing.
[05/27 18:05:02    499s] #Total wire length = 5650 um.
[05/27 18:05:02    499s] #Total half perimeter of net bounding box = 4695 um.
[05/27 18:05:02    499s] #Total wire length on LAYER M1 = 0 um.
[05/27 18:05:02    499s] #Total wire length on LAYER M2 = 1461 um.
[05/27 18:05:02    499s] #Total wire length on LAYER C1 = 1813 um.
[05/27 18:05:02    499s] #Total wire length on LAYER C2 = 1809 um.
[05/27 18:05:02    499s] #Total wire length on LAYER C3 = 567 um.
[05/27 18:05:02    499s] #Total wire length on LAYER C4 = 0 um.
[05/27 18:05:02    499s] #Total wire length on LAYER C5 = 0 um.
[05/27 18:05:02    499s] #Total wire length on LAYER JA = 0 um.
[05/27 18:05:02    499s] #Total wire length on LAYER QA = 0 um.
[05/27 18:05:02    499s] #Total wire length on LAYER QB = 0 um.
[05/27 18:05:02    499s] #Total wire length on LAYER LB = 0 um.
[05/27 18:05:02    499s] #Total number of vias = 6405
[05/27 18:05:02    499s] #Up-Via Summary (total 6405):
[05/27 18:05:02    499s] #           
[05/27 18:05:02    499s] #-----------------------
[05/27 18:05:02    499s] # M1               1458
[05/27 18:05:02    499s] # M2               2903
[05/27 18:05:02    499s] # C1               1597
[05/27 18:05:02    499s] # C2                447
[05/27 18:05:02    499s] #-----------------------
[05/27 18:05:02    499s] #                  6405 
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #Total number of involved regular nets 204
[05/27 18:05:02    499s] #Maximum src to sink distance  85.3
[05/27 18:05:02    499s] #Average of max src_to_sink distance  10.9
[05/27 18:05:02    499s] #Average of ave src_to_sink distance  7.4
[05/27 18:05:02    499s] ### update cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### report_overcon starts on Tue May 27 18:05:02 2025 with memory = 3632.03 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### report_overcon starts on Tue May 27 18:05:02 2025 with memory = 3632.03 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:02    499s] #Max overcon = 5 tracks.
[05/27 18:05:02    499s] #Total overcon = 1.17%.
[05/27 18:05:02    499s] #Worst layer Gcell overcon rate = 0.00%.
[05/27 18:05:02    499s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### global_route design signature (7): route=781055619 net_attr=1370285709
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #Global routing statistics:
[05/27 18:05:02    499s] #Cpu time = 00:00:01
[05/27 18:05:02    499s] #Elapsed time = 00:00:00
[05/27 18:05:02    499s] #Increased memory = 5.80 (MB)
[05/27 18:05:02    499s] #Total memory = 3632.05 (MB)
[05/27 18:05:02    499s] #Peak memory = 3829.96 (MB)
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #Finished global routing on Tue May 27 18:05:02 2025
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] #
[05/27 18:05:02    499s] ### Time Record (Global Routing) is uninstalled.
[05/27 18:05:02    499s] ### Time Record (Data Preparation) is installed.
[05/27 18:05:02    499s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:05:02    499s] ### track-assign external-init starts on Tue May 27 18:05:02 2025 with memory = 3631.49 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### Time Record (Track Assignment) is installed.
[05/27 18:05:02    499s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:02    499s] ### Time Record (Data Preparation) is installed.
[05/27 18:05:02    499s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:02    499s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:05:02    499s] ### Time Record (Track Assignment) is uninstalled.
[05/27 18:05:02    499s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3631.49 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### track-assign engine-init starts on Tue May 27 18:05:02 2025 with memory = 3631.50 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] ### Time Record (Track Assignment) is installed.
[05/27 18:05:02    499s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:02    499s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:02    499s] ### track-assign core-engine starts on Tue May 27 18:05:02 2025 with memory = 3631.56 (MB), peak = 3829.96 (MB)
[05/27 18:05:02    499s] #Start Track Assignment.
[05/27 18:05:03    499s] #Done with 1884 horizontal wires in 2 hboxes and 1566 vertical wires in 2 hboxes.
[05/27 18:05:03    499s] #Done with 447 horizontal wires in 2 hboxes and 316 vertical wires in 2 hboxes.
[05/27 18:05:03    499s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[05/27 18:05:03    499s] #
[05/27 18:05:03    499s] #Track assignment summary:
[05/27 18:05:03    499s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/27 18:05:03    499s] #------------------------------------------------------------------------
[05/27 18:05:03    499s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:05:03    499s] # M2          1377.44 	  1.46%  	  0.00% 	  1.29%
[05/27 18:05:03    499s] # C1          1749.51 	  0.95%  	  0.00% 	  0.90%
[05/27 18:05:03    499s] # C2          1750.35 	  0.03%  	  0.00% 	  0.00%
[05/27 18:05:03    499s] # C3           539.30 	  0.01%  	  0.00% 	  0.00%
[05/27 18:05:03    499s] # C4             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:05:03    499s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:05:03    499s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:05:03    499s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:05:03    499s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:05:03    499s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:05:03    499s] #------------------------------------------------------------------------
[05/27 18:05:03    499s] # All        5416.60  	  0.69% 	  0.00% 	  0.00%
[05/27 18:05:03    499s] #Complete Track Assignment.
[05/27 18:05:03    499s] #Total wire length = 5308 um.
[05/27 18:05:03    499s] #Total half perimeter of net bounding box = 4695 um.
[05/27 18:05:03    499s] #Total wire length on LAYER M1 = 0 um.
[05/27 18:05:03    499s] #Total wire length on LAYER M2 = 1353 um.
[05/27 18:05:03    499s] #Total wire length on LAYER C1 = 1705 um.
[05/27 18:05:03    499s] #Total wire length on LAYER C2 = 1720 um.
[05/27 18:05:03    499s] #Total wire length on LAYER C3 = 530 um.
[05/27 18:05:03    499s] #Total wire length on LAYER C4 = 0 um.
[05/27 18:05:03    499s] #Total wire length on LAYER C5 = 0 um.
[05/27 18:05:03    499s] #Total wire length on LAYER JA = 0 um.
[05/27 18:05:03    499s] #Total wire length on LAYER QA = 0 um.
[05/27 18:05:03    499s] #Total wire length on LAYER QB = 0 um.
[05/27 18:05:03    499s] #Total wire length on LAYER LB = 0 um.
[05/27 18:05:03    499s] #Total number of vias = 6405
[05/27 18:05:03    499s] #Up-Via Summary (total 6405):
[05/27 18:05:03    499s] #           
[05/27 18:05:03    499s] #-----------------------
[05/27 18:05:03    499s] # M1               1458
[05/27 18:05:03    499s] # M2               2903
[05/27 18:05:03    499s] # C1               1597
[05/27 18:05:03    499s] # C2                447
[05/27 18:05:03    499s] #-----------------------
[05/27 18:05:03    499s] #                  6405 
[05/27 18:05:03    499s] #
[05/27 18:05:03    499s] ### track_assign design signature (10): route=517811247
[05/27 18:05:03    499s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/27 18:05:03    499s] ### Time Record (Track Assignment) is uninstalled.
[05/27 18:05:03    499s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3631.82 (MB), peak = 3829.96 (MB)
[05/27 18:05:03    499s] #
[05/27 18:05:03    499s] #Start post global route fixing for timing critical nets ...
[05/27 18:05:03    499s] #
[05/27 18:05:03    499s] ### update_timing_after_routing starts on Tue May 27 18:05:03 2025 with memory = 3631.82 (MB), peak = 3829.96 (MB)
[05/27 18:05:03    499s] ### Time Record (Timing Data Generation) is installed.
[05/27 18:05:03    499s] #* Updating design timing data...
[05/27 18:05:03    499s] #Extracting RC...
[05/27 18:05:03    499s] Un-suppress "**WARN ..." messages.
[05/27 18:05:03    499s] #
[05/27 18:05:03    499s] #Start tQuantus RC extraction...
[05/27 18:05:03    499s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[05/27 18:05:03    499s] #Extract in track assign mode
[05/27 18:05:03    499s] #Start extraction data preparation
[05/27 18:05:03    499s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:03    499s] #Start building rc corner(s)...
[05/27 18:05:03    499s] #Number of RC Corner = 2
[05/27 18:05:03    499s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/27 18:05:03    499s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/27 18:05:03    499s] #(i=11, n=11 2000)
[05/27 18:05:03    499s] #M1 -> M1 (1)
[05/27 18:05:03    499s] #M2 -> M2 (2)
[05/27 18:05:03    499s] #C1 -> C1 (3)
[05/27 18:05:03    499s] #C2 -> C2 (4)
[05/27 18:05:03    499s] #C3 -> C3 (5)
[05/27 18:05:03    499s] #C4 -> C4 (6)
[05/27 18:05:03    499s] #C5 -> C5 (7)
[05/27 18:05:03    499s] #JA -> JA (8)
[05/27 18:05:03    499s] #QA -> QA (9)
[05/27 18:05:03    499s] #QB -> QB (10)
[05/27 18:05:03    499s] #LB -> LB (11)
[05/27 18:05:04    500s] #SADV_On
[05/27 18:05:04    500s] # Corner(s) : 
[05/27 18:05:04    500s] #rc_fast [25.00] 
[05/27 18:05:04    500s] #rc_slow [25.00]
[05/27 18:05:06    502s] # Corner id: 0
[05/27 18:05:06    502s] # Layout Scale: 1.000000
[05/27 18:05:06    502s] # Has Metal Fill model: yes
[05/27 18:05:06    502s] # Temperature was set
[05/27 18:05:06    502s] # Temperature : 25.000000
[05/27 18:05:06    502s] # Ref. Temp   : 25.000000
[05/27 18:05:06    502s] # Corner id: 1
[05/27 18:05:06    502s] # Layout Scale: 1.000000
[05/27 18:05:06    502s] # Has Metal Fill model: yes
[05/27 18:05:06    502s] # Temperature was set
[05/27 18:05:06    502s] # Temperature : 25.000000
[05/27 18:05:06    502s] # Ref. Temp   : 25.000000
[05/27 18:05:06    502s] #total pattern=286 [22, 2124]
[05/27 18:05:06    502s] #Generating the tQuantus model file automatically.
[05/27 18:05:06    502s] #num_tile=29070 avg_aspect_ratio=1.984855 
[05/27 18:05:06    502s] #Vertical num_row 61 per_row= 476 halo= 20000 
[05/27 18:05:06    502s] #hor_num_col = 179 final aspect_ratio= 0.635300
[05/27 18:05:48    535s] #Build RC corners: cpu time = 00:00:36, elapsed time = 00:00:46, memory = 3764.73 (MB), peak = 3960.68 (MB)
[05/27 18:05:50    537s] #Finish check_net_pin_list step Enter extract
[05/27 18:05:50    537s] #Start init net ripin tree building
[05/27 18:05:50    537s] #Finish init net ripin tree building
[05/27 18:05:50    537s] #Cpu time = 00:00:00
[05/27 18:05:50    537s] #Elapsed time = 00:00:00
[05/27 18:05:50    537s] #Increased memory = 0.02 (MB)
[05/27 18:05:50    537s] #Total memory = 3773.22 (MB)
[05/27 18:05:50    537s] #Peak memory = 3960.68 (MB)
[05/27 18:05:50    537s] #begin processing metal fill model file
[05/27 18:05:50    537s] #end processing metal fill model file
[05/27 18:05:50    537s] ### track-assign external-init starts on Tue May 27 18:05:50 2025 with memory = 3773.23 (MB), peak = 3960.68 (MB)
[05/27 18:05:50    537s] ### Time Record (Track Assignment) is installed.
[05/27 18:05:50    537s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:50    537s] ### Time Record (Data Preparation) is installed.
[05/27 18:05:50    537s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:50    537s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:05:50    537s] ### Time Record (Track Assignment) is uninstalled.
[05/27 18:05:50    537s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:3.9 GB
[05/27 18:05:50    537s] ### track-assign engine-init starts on Tue May 27 18:05:50 2025 with memory = 3773.23 (MB), peak = 3960.68 (MB)
[05/27 18:05:50    537s] ### Time Record (Track Assignment) is installed.
[05/27 18:05:50    537s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:50    537s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:3.9 GB
[05/27 18:05:50    537s] #
[05/27 18:05:50    537s] #Start Post Track Assignment Wire Spread.
[05/27 18:05:50    537s] #Done with 257 horizontal wires in 2 hboxes and 226 vertical wires in 2 hboxes.
[05/27 18:05:50    537s] #Complete Post Track Assignment Wire Spread.
[05/27 18:05:50    537s] #
[05/27 18:05:50    537s] ### Time Record (Track Assignment) is uninstalled.
[05/27 18:05:50    537s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:05:50    537s] #Length limit = 200 pitches
[05/27 18:05:50    537s] #opt mode = 2
[05/27 18:05:50    537s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/27 18:05:50    537s] #To increase the message display limit, refer to the product command reference manual.
[05/27 18:05:50    537s] ### Time Record (Data Preparation) is installed.
[05/27 18:05:50    537s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:05:50    537s] #Finish check_net_pin_list step Fix net pin list
[05/27 18:05:50    537s] #Start generate extraction boxes.
[05/27 18:05:50    537s] #
[05/27 18:05:50    537s] #Extract using 30 x 30 Hboxes
[05/27 18:05:50    537s] #3x3 initial hboxes
[05/27 18:05:50    537s] #Use area based hbox pruning.
[05/27 18:05:50    537s] #0/0 hboxes pruned.
[05/27 18:05:50    537s] #Complete generating extraction boxes.
[05/27 18:05:50    537s] #Start step Extraction
[05/27 18:05:50    537s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/27 18:05:50    537s] #Process 0 special clock nets for rc extraction
[05/27 18:05:50    538s] #Total 1150 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/27 18:05:51    538s] #Run Statistics for Extraction:
[05/27 18:05:51    538s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 18:05:51    538s] #   Increased memory =    19.18 (MB), total memory =  3777.93 (MB), peak memory =  3960.68 (MB)
[05/27 18:05:51    538s] #
[05/27 18:05:51    538s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/27 18:05:51    538s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3760.69 (MB), peak = 3960.68 (MB)
[05/27 18:05:51    538s] #RC Statistics: 0 Res, 2921 Ground Cap, 0 XCap (Edge to Edge)
[05/27 18:05:51    538s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_j60sBn.rcdb.d
[05/27 18:05:51    538s] #Finish registering nets and terms for rcdb.
[05/27 18:05:51    538s] #Start writing RC data.
[05/27 18:05:51    538s] #Finish writing RC data
[05/27 18:05:51    538s] #Finish writing rcdb with 7216 nodes, 6066 edges, and 0 xcaps
[05/27 18:05:51    538s] #1 inserted nodes are removed
[05/27 18:05:51    538s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/27 18:05:51    538s] ### track-assign external-init starts on Tue May 27 18:05:51 2025 with memory = 3763.43 (MB), peak = 3960.68 (MB)
[05/27 18:05:51    538s] ### Time Record (Track Assignment) is installed.
[05/27 18:05:51    538s] ### Time Record (Data Preparation) is installed.
[05/27 18:05:51    538s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:05:51    538s] ### Time Record (Track Assignment) is uninstalled.
[05/27 18:05:51    538s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:3.9 GB
[05/27 18:05:51    538s] ### track-assign engine-init starts on Tue May 27 18:05:51 2025 with memory = 3762.35 (MB), peak = 3960.68 (MB)
[05/27 18:05:51    538s] ### Time Record (Track Assignment) is installed.
[05/27 18:05:51    538s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:3.9 GB
[05/27 18:05:51    538s] #Remove Post Track Assignment Wire Spread
[05/27 18:05:51    538s] ### Time Record (Track Assignment) is uninstalled.
[05/27 18:05:51    538s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_j60sBn.rcdb.d' ...
[05/27 18:05:51    538s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_j60sBn.rcdb.d' for reading (mem: 3797.113M)
[05/27 18:05:51    538s] Reading RCDB with compressed RC data.
[05/27 18:05:51    538s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_j60sBn.rcdb.d' for content verification (mem: 3797.113M)
[05/27 18:05:51    538s] Reading RCDB with compressed RC data.
[05/27 18:05:51    538s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_j60sBn.rcdb.d': 0 access done (mem: 3797.113M)
[05/27 18:05:51    538s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_j60sBn.rcdb.d': 0 access done (mem: 3797.113M)
[05/27 18:05:51    538s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3797.113M)
[05/27 18:05:51    538s] Following multi-corner parasitics specified:
[05/27 18:05:51    538s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_j60sBn.rcdb.d (rcdb)
[05/27 18:05:51    538s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_j60sBn.rcdb.d' for reading (mem: 3797.113M)
[05/27 18:05:51    538s] Reading RCDB with compressed RC data.
[05/27 18:05:51    538s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_j60sBn.rcdb.d specified
[05/27 18:05:51    538s] Cell TOP, hinst 
[05/27 18:05:51    538s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_j60sBn.rcdb.d) for hinst (top) of cell (TOP);
[05/27 18:05:51    538s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_j60sBn.rcdb.d': 0 access done (mem: 3797.113M)
[05/27 18:05:51    538s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3797.113M)
[05/27 18:05:51    538s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_eatAGd.rcdb.d/TOP.rcdb.d' for reading (mem: 3797.113M)
[05/27 18:05:51    538s] Reading RCDB with compressed RC data.
[05/27 18:05:52    539s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_eatAGd.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3797.113M)
[05/27 18:05:52    539s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=3797.113M)
[05/27 18:05:52    539s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3797.113M)
[05/27 18:05:52    539s] #
[05/27 18:05:52    539s] #Restore RCDB.
[05/27 18:05:52    539s] ### track-assign external-init starts on Tue May 27 18:05:52 2025 with memory = 3762.88 (MB), peak = 3960.68 (MB)
[05/27 18:05:52    539s] ### Time Record (Track Assignment) is installed.
[05/27 18:05:52    539s] ### Time Record (Data Preparation) is installed.
[05/27 18:05:52    539s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:05:52    539s] ### Time Record (Track Assignment) is uninstalled.
[05/27 18:05:52    539s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:3.9 GB
[05/27 18:05:52    539s] ### track-assign engine-init starts on Tue May 27 18:05:52 2025 with memory = 3762.88 (MB), peak = 3960.68 (MB)
[05/27 18:05:52    539s] ### Time Record (Track Assignment) is installed.
[05/27 18:05:52    539s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:3.9 GB
[05/27 18:05:52    539s] #Remove Post Track Assignment Wire Spread
[05/27 18:05:52    539s] ### Time Record (Track Assignment) is uninstalled.
[05/27 18:05:52    539s] #
[05/27 18:05:52    539s] #Complete tQuantus RC extraction.
[05/27 18:05:52    539s] #Cpu time = 00:00:39
[05/27 18:05:52    539s] #Elapsed time = 00:00:49
[05/27 18:05:52    539s] #Increased memory = 129.46 (MB)
[05/27 18:05:52    539s] #Total memory = 3761.28 (MB)
[05/27 18:05:52    539s] #Peak memory = 3960.68 (MB)
[05/27 18:05:52    539s] #
[05/27 18:05:52    539s] Un-suppress "**WARN ..." messages.
[05/27 18:05:52    539s] #RC Extraction Completed...
[05/27 18:05:52    539s] ### update_timing starts on Tue May 27 18:05:52 2025 with memory = 3761.28 (MB), peak = 3960.68 (MB)
[05/27 18:05:52    539s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/27 18:05:52    539s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/27 18:05:52    539s] ### generate_postroute_timing_data starts on Tue May 27 18:05:52 2025 with memory = 3742.79 (MB), peak = 3960.68 (MB)
[05/27 18:05:52    539s] #Reporting timing...
[05/27 18:05:52    539s] ### report_timing starts on Tue May 27 18:05:52 2025 with memory = 3742.87 (MB), peak = 3960.68 (MB)
[05/27 18:06:03    546s] ### report_timing cpu:00:00:07, real:00:00:11, mem:3.7 GB, peak:3.9 GB
[05/27 18:06:03    546s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/27 18:06:03    546s] #Stage 1: cpu time = 00:00:07, elapsed time = 00:00:11, memory = 3774.68 (MB), peak = 3960.68 (MB)
[05/27 18:06:03    546s] #Library Standard Delay: 6.10ps
[05/27 18:06:03    546s] #Slack threshold: 0.00ps
[05/27 18:06:03    546s] ### generate_net_cdm_timing starts on Tue May 27 18:06:03 2025 with memory = 3774.68 (MB), peak = 3960.68 (MB)
[05/27 18:06:03    546s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:3.9 GB
[05/27 18:06:03    546s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/27 18:06:03    546s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3774.68 (MB), peak = 3960.68 (MB)
[05/27 18:06:03    546s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3775.44 (MB), peak = 3960.68 (MB)
[05/27 18:06:03    546s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/27 18:06:03    546s] Worst slack reported in the design = 99.619217 (late)
[05/27 18:06:03    546s] *** writeDesignTiming (0:00:00.1) ***
[05/27 18:06:03    546s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3775.76 (MB), peak = 3960.68 (MB)
[05/27 18:06:03    546s] Un-suppress "**WARN ..." messages.
[05/27 18:06:03    546s] ### generate_postroute_timing_data cpu:00:00:07, real:00:00:11, mem:3.7 GB, peak:3.9 GB
[05/27 18:06:03    546s] #Number of victim nets: 0
[05/27 18:06:03    546s] #Number of aggressor nets: 0
[05/27 18:06:03    546s] #Number of weak nets: 0
[05/27 18:06:03    546s] #Number of critical nets: 0
[05/27 18:06:03    546s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/27 18:06:03    546s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/27 18:06:03    546s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/27 18:06:03    546s] #Total number of nets: 1150
[05/27 18:06:03    546s] ### update_timing cpu:00:00:07, real:00:00:12, mem:3.7 GB, peak:3.9 GB
[05/27 18:06:03    546s] ### Time Record (Timing Data Generation) is uninstalled.
[05/27 18:06:03    546s] ### update_timing_after_routing cpu:00:00:47, real:00:01:01, mem:3.7 GB, peak:3.9 GB
[05/27 18:06:03    546s] #Total number of significant detoured timing critical nets is 0
[05/27 18:06:03    546s] #Total number of selected detoured timing critical nets is 0
[05/27 18:06:03    546s] #
[05/27 18:06:03    546s] #----------------------------------------------------
[05/27 18:06:03    546s] # Summary of active signal nets routing constraints
[05/27 18:06:03    546s] #+--------------------------+-----------+
[05/27 18:06:03    546s] #+--------------------------+-----------+
[05/27 18:06:03    546s] #
[05/27 18:06:03    546s] #----------------------------------------------------
[05/27 18:06:03    546s] ### run_free_timing_graph starts on Tue May 27 18:06:03 2025 with memory = 3775.80 (MB), peak = 3960.68 (MB)
[05/27 18:06:03    546s] ### Time Record (Timing Data Generation) is installed.
[05/27 18:06:05    547s] ### Time Record (Timing Data Generation) is uninstalled.
[05/27 18:06:05    547s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:3.3 GB, peak:3.9 GB
[05/27 18:06:05    547s] ### run_build_timing_graph starts on Tue May 27 18:06:05 2025 with memory = 3379.23 (MB), peak = 3960.68 (MB)
[05/27 18:06:05    547s] ### Time Record (Timing Data Generation) is installed.
[05/27 18:06:05    548s] Current (total cpu=0:09:08, real=0:23:16, peak res=3960.7M, current mem=3693.8M)
[05/27 18:06:05    548s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3704.9M, current mem=3704.9M)
[05/27 18:06:06    548s] Current (total cpu=0:09:08, real=0:23:17, peak res=3960.7M, current mem=3704.9M)
[05/27 18:06:06    548s] ### Time Record (Timing Data Generation) is uninstalled.
[05/27 18:06:06    548s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:3.9 GB
[05/27 18:06:06    548s] ### track-assign external-init starts on Tue May 27 18:06:06 2025 with memory = 3704.87 (MB), peak = 3960.68 (MB)
[05/27 18:06:06    548s] ### Time Record (Track Assignment) is installed.
[05/27 18:06:06    548s] ### Time Record (Data Preparation) is installed.
[05/27 18:06:06    548s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:06:06    548s] ### Time Record (Track Assignment) is uninstalled.
[05/27 18:06:06    548s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.9 GB
[05/27 18:06:06    548s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3704.87 (MB), peak = 3960.68 (MB)
[05/27 18:06:06    548s] #* Importing design timing data...
[05/27 18:06:06    548s] #Number of victim nets: 0
[05/27 18:06:06    548s] #Number of aggressor nets: 0
[05/27 18:06:06    548s] #Number of weak nets: 0
[05/27 18:06:06    548s] #Number of critical nets: 0
[05/27 18:06:06    548s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/27 18:06:06    548s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/27 18:06:06    548s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/27 18:06:06    548s] #Total number of nets: 1150
[05/27 18:06:06    548s] ### track-assign engine-init starts on Tue May 27 18:06:06 2025 with memory = 3704.87 (MB), peak = 3960.68 (MB)
[05/27 18:06:06    548s] ### Time Record (Track Assignment) is installed.
[05/27 18:06:06    548s] #
[05/27 18:06:06    548s] #timing driven effort level: 3
[05/27 18:06:06    548s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.9 GB
[05/27 18:06:06    548s] ### track-assign core-engine starts on Tue May 27 18:06:06 2025 with memory = 3704.87 (MB), peak = 3960.68 (MB)
[05/27 18:06:06    548s] #Start Track Assignment With Timing Driven.
[05/27 18:06:06    548s] #Done with 73 horizontal wires in 2 hboxes and 81 vertical wires in 2 hboxes.
[05/27 18:06:06    548s] #Done with 16 horizontal wires in 2 hboxes and 50 vertical wires in 2 hboxes.
[05/27 18:06:06    548s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[05/27 18:06:06    548s] #
[05/27 18:06:06    548s] #Track assignment summary:
[05/27 18:06:06    548s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/27 18:06:06    548s] #------------------------------------------------------------------------
[05/27 18:06:06    548s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:06:06    548s] # M2          1378.71 	  1.45%  	  0.00% 	  1.29%
[05/27 18:06:06    548s] # C1          1748.15 	  0.93%  	  0.00% 	  0.90%
[05/27 18:06:06    548s] # C2          1751.06 	  0.01%  	  0.00% 	  0.00%
[05/27 18:06:06    548s] # C3           539.66 	  0.01%  	  0.00% 	  0.00%
[05/27 18:06:06    548s] # C4             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:06:06    548s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:06:06    548s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:06:06    548s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:06:06    548s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:06:06    548s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/27 18:06:06    548s] #------------------------------------------------------------------------
[05/27 18:06:06    548s] # All        5417.58  	  0.67% 	  0.00% 	  0.00%
[05/27 18:06:06    548s] #Complete Track Assignment With Timing Driven.
[05/27 18:06:06    548s] #Total wire length = 5307 um.
[05/27 18:06:06    548s] #Total half perimeter of net bounding box = 4695 um.
[05/27 18:06:06    548s] #Total wire length on LAYER M1 = 0 um.
[05/27 18:06:06    548s] #Total wire length on LAYER M2 = 1353 um.
[05/27 18:06:06    548s] #Total wire length on LAYER C1 = 1704 um.
[05/27 18:06:06    548s] #Total wire length on LAYER C2 = 1721 um.
[05/27 18:06:06    548s] #Total wire length on LAYER C3 = 530 um.
[05/27 18:06:06    548s] #Total wire length on LAYER C4 = 0 um.
[05/27 18:06:06    548s] #Total wire length on LAYER C5 = 0 um.
[05/27 18:06:06    548s] #Total wire length on LAYER JA = 0 um.
[05/27 18:06:06    548s] #Total wire length on LAYER QA = 0 um.
[05/27 18:06:06    548s] #Total wire length on LAYER QB = 0 um.
[05/27 18:06:06    548s] #Total wire length on LAYER LB = 0 um.
[05/27 18:06:06    548s] #Total number of vias = 6405
[05/27 18:06:06    548s] #Up-Via Summary (total 6405):
[05/27 18:06:06    548s] #           
[05/27 18:06:06    548s] #-----------------------
[05/27 18:06:06    548s] # M1               1458
[05/27 18:06:06    548s] # M2               2903
[05/27 18:06:06    548s] # C1               1597
[05/27 18:06:06    548s] # C2                447
[05/27 18:06:06    548s] #-----------------------
[05/27 18:06:06    548s] #                  6405 
[05/27 18:06:06    548s] #
[05/27 18:06:06    548s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.9 GB
[05/27 18:06:06    548s] ### Time Record (Track Assignment) is uninstalled.
[05/27 18:06:06    548s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3704.94 (MB), peak = 3960.68 (MB)
[05/27 18:06:06    548s] #
[05/27 18:06:06    548s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/27 18:06:06    548s] #Cpu time = 00:01:46
[05/27 18:06:06    548s] #Elapsed time = 00:02:00
[05/27 18:06:06    548s] #Increased memory = 92.08 (MB)
[05/27 18:06:06    548s] #Total memory = 3704.94 (MB)
[05/27 18:06:06    548s] #Peak memory = 3960.68 (MB)
[05/27 18:06:06    548s] ### Time Record (Detail Routing) is installed.
[05/27 18:06:06    548s] ### Time Record (Data Preparation) is installed.
[05/27 18:06:06    548s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:06:06    548s] #Start reading timing information from file .timing_file_75591.tif.gz ...
[05/27 18:06:06    548s] #Read in timing information for 12 ports, 1129 instances from timing file .timing_file_75591.tif.gz.
[05/27 18:06:06    548s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/27 18:06:06    548s] #
[05/27 18:06:06    548s] #Start Detail Routing..
[05/27 18:06:06    548s] #start initial detail routing ...
[05/27 18:06:06    548s] ### Design has 2 dirty nets, has valid drcs
[05/27 18:06:39    582s] ### Gcell dirty-map stats: routing = 43.24%, drc-check-only = 1.44%
[05/27 18:06:39    582s] #   number of violations = 1437
[05/27 18:06:39    582s] #
[05/27 18:06:39    582s] #  By Layer and Type:
[05/27 18:06:39    582s] #
[05/27 18:06:39    582s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:06:39    582s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:06:39    582s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:06:39    582s] #  M1     |      4|    30|    34|     33|    200|  96|     47|    444|
[05/27 18:06:39    582s] #  M2     |     67|   115|   295|    133|     38|  91|    195|    934|
[05/27 18:06:39    582s] #  C1     |     24|     3|     0|      0|      0|   0|     28|     55|
[05/27 18:06:39    582s] #  C2     |      1|     0|     0|      0|      0|   2|      1|      4|
[05/27 18:06:39    582s] #  Totals |     96|   148|   329|    166|    238| 189|    271|   1437|
[05/27 18:06:39    582s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:06:39    582s] #
[05/27 18:06:40    582s] #cpu time = 00:00:34, elapsed time = 00:00:34, memory = 3704.83 (MB), peak = 3960.68 (MB)
[05/27 18:06:40    582s] #start 1st optimization iteration ...
[05/27 18:07:15    617s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:07:15    617s] #   number of violations = 236
[05/27 18:07:15    617s] #
[05/27 18:07:15    617s] #  By Layer and Type:
[05/27 18:07:15    617s] #
[05/27 18:07:15    617s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:07:15    617s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:07:15    617s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:07:15    617s] #  M1     |    20|      2|    16|     16|     17|  17|     12|    100|
[05/27 18:07:15    617s] #  M2     |    12|     11|    48|     34|      3|  11|     16|    135|
[05/27 18:07:15    617s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/27 18:07:15    617s] #  Totals |    32|     13|    64|     50|     20|  28|     29|    236|
[05/27 18:07:15    617s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:07:15    617s] #
[05/27 18:07:15    617s] #cpu time = 00:00:35, elapsed time = 00:00:35, memory = 3705.82 (MB), peak = 3960.68 (MB)
[05/27 18:07:15    617s] #start 2nd optimization iteration ...
[05/27 18:07:33    635s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:07:33    635s] #   number of violations = 165
[05/27 18:07:33    635s] #
[05/27 18:07:33    635s] #  By Layer and Type:
[05/27 18:07:33    635s] #
[05/27 18:07:33    635s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:07:33    635s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:07:33    635s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:07:33    635s] #  M1     |      2|    17|    16|     15|     13|  13|     10|     86|
[05/27 18:07:33    635s] #  M2     |      7|     9|    31|     15|      0|   6|      9|     77|
[05/27 18:07:33    635s] #  C1     |      0|     0|     0|      0|      0|   0|      2|      2|
[05/27 18:07:33    635s] #  Totals |      9|    26|    47|     30|     13|  19|     21|    165|
[05/27 18:07:33    635s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:07:33    635s] #
[05/27 18:07:33    635s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3705.61 (MB), peak = 3964.77 (MB)
[05/27 18:07:33    635s] #start 3rd optimization iteration ...
[05/27 18:07:43    645s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:07:43    645s] #   number of violations = 138
[05/27 18:07:43    645s] #
[05/27 18:07:43    645s] #  By Layer and Type:
[05/27 18:07:43    645s] #
[05/27 18:07:43    645s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:07:43    645s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:07:43    645s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:07:43    645s] #  M1     |      0|    17|    16|     15|     10|  14|     10|     82|
[05/27 18:07:43    645s] #  M2     |      7|    12|    12|      6|      2|   4|     11|     54|
[05/27 18:07:43    645s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/27 18:07:43    645s] #  Totals |      8|    29|    28|     21|     12|  18|     22|    138|
[05/27 18:07:43    645s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:07:43    645s] #
[05/27 18:07:43    645s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3705.68 (MB), peak = 3964.77 (MB)
[05/27 18:07:43    645s] #start 4th optimization iteration ...
[05/27 18:07:56    658s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:07:56    658s] #   number of violations = 181
[05/27 18:07:56    658s] #
[05/27 18:07:56    658s] #  By Layer and Type:
[05/27 18:07:56    658s] #
[05/27 18:07:56    658s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:07:56    658s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:07:56    658s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:07:56    658s] #  M1     |    18|      2|    17|     16|     25|  16|     10|    104|
[05/27 18:07:56    658s] #  M2     |     6|     11|    27|     12|      0|   3|     16|     75|
[05/27 18:07:56    658s] #  C1     |     0|      0|     0|      0|      0|   0|      2|      2|
[05/27 18:07:56    658s] #  Totals |    24|     13|    44|     28|     25|  19|     28|    181|
[05/27 18:07:56    658s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:07:56    658s] #
[05/27 18:07:56    658s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3705.52 (MB), peak = 3964.77 (MB)
[05/27 18:07:56    658s] #start 5th optimization iteration ...
[05/27 18:08:12    674s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:08:12    674s] #   number of violations = 134
[05/27 18:08:12    674s] #
[05/27 18:08:12    674s] #  By Layer and Type:
[05/27 18:08:12    674s] #
[05/27 18:08:12    674s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:08:12    674s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 18:08:12    674s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:08:12    674s] #  M1     |    16|    17|     17|      4|     18|  10|      5|     87|
[05/27 18:08:12    674s] #  M2     |     8|    15|      7|      0|      2|   1|     14|     47|
[05/27 18:08:12    674s] #  Totals |    24|    32|     24|      4|     20|  11|     19|    134|
[05/27 18:08:12    674s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:08:12    674s] #
[05/27 18:08:12    674s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3705.42 (MB), peak = 3964.77 (MB)
[05/27 18:08:12    674s] #start 6th optimization iteration ...
[05/27 18:08:36    698s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:08:36    698s] #   number of violations = 141
[05/27 18:08:36    698s] #
[05/27 18:08:36    698s] #  By Layer and Type:
[05/27 18:08:36    698s] #
[05/27 18:08:36    698s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:08:36    698s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:08:36    698s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:08:36    698s] #  M1     |    18|      0|    17|     16|     16|   9|     10|     86|
[05/27 18:08:36    698s] #  M2     |     9|      9|    14|      2|      0|   3|     17|     54|
[05/27 18:08:36    698s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/27 18:08:36    698s] #  Totals |    27|      9|    31|     18|     16|  12|     28|    141|
[05/27 18:08:36    698s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:08:36    698s] #
[05/27 18:08:36    698s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3803.26 (MB), peak = 4069.16 (MB)
[05/27 18:08:36    698s] #start 7th optimization iteration ...
[05/27 18:09:04    727s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:09:04    727s] #   number of violations = 144
[05/27 18:09:04    727s] #
[05/27 18:09:04    727s] #  By Layer and Type:
[05/27 18:09:04    727s] #
[05/27 18:09:04    727s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:09:04    727s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 18:09:04    727s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:09:04    727s] #  M1     |    19|    18|     19|      6|     11|   9|      7|     89|
[05/27 18:09:04    727s] #  M2     |     8|    16|      6|      0|      0|   6|     18|     54|
[05/27 18:09:04    727s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 18:09:04    727s] #  Totals |    27|    34|     25|      6|     11|  15|     26|    144|
[05/27 18:09:04    727s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:09:04    727s] #
[05/27 18:09:04    727s] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 3783.48 (MB), peak = 4109.34 (MB)
[05/27 18:09:04    727s] #start 8th optimization iteration ...
[05/27 18:09:13    736s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:09:13    736s] #   number of violations = 114
[05/27 18:09:13    736s] #
[05/27 18:09:13    736s] #  By Layer and Type:
[05/27 18:09:13    736s] #
[05/27 18:09:13    736s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:09:13    736s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:09:13    736s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:09:13    736s] #  M1     |    19|      2|    11|     12|     12|  12|      8|     76|
[05/27 18:09:13    736s] #  M2     |     3|      4|    12|      3|      0|   2|     13|     37|
[05/27 18:09:13    736s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/27 18:09:13    736s] #  Totals |    22|      6|    23|     15|     12|  14|     22|    114|
[05/27 18:09:13    736s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:09:13    736s] #
[05/27 18:09:13    736s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3766.38 (MB), peak = 4109.34 (MB)
[05/27 18:09:13    736s] #start 9th optimization iteration ...
[05/27 18:09:23    745s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:09:23    745s] #   number of violations = 117
[05/27 18:09:23    745s] #
[05/27 18:09:23    745s] #  By Layer and Type:
[05/27 18:09:23    745s] #
[05/27 18:09:23    745s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:09:23    745s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:09:23    745s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:09:23    745s] #  M1     |    15|    16|     15|      5|      8|   7|      6|     72|
[05/27 18:09:23    745s] #  M2     |     4|    16|      6|      1|      0|   3|     14|     44|
[05/27 18:09:23    745s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 18:09:23    745s] #  Totals |    19|    32|     21|      6|      8|  10|     21|    117|
[05/27 18:09:23    745s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:09:23    745s] #
[05/27 18:09:23    745s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3772.97 (MB), peak = 4109.34 (MB)
[05/27 18:09:23    745s] #start 10th optimization iteration ...
[05/27 18:09:31    754s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:09:31    754s] #   number of violations = 108
[05/27 18:09:31    754s] #
[05/27 18:09:31    754s] #  By Layer and Type:
[05/27 18:09:31    754s] #
[05/27 18:09:31    754s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:09:31    754s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:09:31    754s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:09:31    754s] #  M1     |    16|    14|     13|      9|     10|   6|      5|     73|
[05/27 18:09:31    754s] #  M2     |     3|    11|      2|      0|      0|   2|     17|     35|
[05/27 18:09:31    754s] #  Totals |    19|    25|     15|      9|     10|   8|     22|    108|
[05/27 18:09:31    754s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:09:31    754s] #
[05/27 18:09:31    754s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3763.61 (MB), peak = 4109.34 (MB)
[05/27 18:09:31    754s] #start 11th optimization iteration ...
[05/27 18:09:43    766s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:09:43    766s] #   number of violations = 124
[05/27 18:09:43    766s] #
[05/27 18:09:43    766s] #  By Layer and Type:
[05/27 18:09:43    766s] #
[05/27 18:09:43    766s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:09:43    766s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:09:43    766s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:09:43    766s] #  M1     |      0|    17|    14|     13|      9|   7|     10|     70|
[05/27 18:09:43    766s] #  M2     |      7|     2|    18|      7|      2|   4|     14|     54|
[05/27 18:09:43    766s] #  Totals |      7|    19|    32|     20|     11|  11|     24|    124|
[05/27 18:09:43    766s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:09:43    766s] #
[05/27 18:09:43    766s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3757.09 (MB), peak = 4109.34 (MB)
[05/27 18:09:43    766s] #start 12th optimization iteration ...
[05/27 18:10:00    783s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:10:00    783s] #   number of violations = 128
[05/27 18:10:00    783s] #
[05/27 18:10:00    783s] #  By Layer and Type:
[05/27 18:10:00    783s] #
[05/27 18:10:00    783s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:10:00    783s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:10:00    783s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:10:00    783s] #  M1     |    15|      0|    17|     16|     16|   5|     10|     79|
[05/27 18:10:00    783s] #  M2     |     5|      8|    14|      8|      0|   1|     13|     49|
[05/27 18:10:00    783s] #  Totals |    20|      8|    31|     24|     16|   6|     23|    128|
[05/27 18:10:00    783s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:10:00    783s] #
[05/27 18:10:00    783s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3780.23 (MB), peak = 4109.34 (MB)
[05/27 18:10:00    783s] #start 13th optimization iteration ...
[05/27 18:10:20    803s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:10:20    803s] #   number of violations = 102
[05/27 18:10:20    803s] #
[05/27 18:10:20    803s] #  By Layer and Type:
[05/27 18:10:20    803s] #
[05/27 18:10:20    803s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:10:20    803s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:10:20    803s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:10:20    803s] #  M1     |      0|    19|    15|     13|      9|   4|      9|     69|
[05/27 18:10:20    803s] #  M2     |      5|     4|    11|      4|      2|   2|      5|     33|
[05/27 18:10:20    803s] #  Totals |      5|    23|    26|     17|     11|   6|     14|    102|
[05/27 18:10:20    803s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:10:20    803s] #
[05/27 18:10:20    803s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3804.59 (MB), peak = 4109.34 (MB)
[05/27 18:10:20    803s] #start 14th optimization iteration ...
[05/27 18:10:26    809s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:10:26    809s] #   number of violations = 106
[05/27 18:10:26    809s] #
[05/27 18:10:26    809s] #  By Layer and Type:
[05/27 18:10:26    809s] #
[05/27 18:10:26    809s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:10:26    809s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:10:26    809s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:10:26    809s] #  M1     |    18|      0|    12|     12|     16|   8|      9|     75|
[05/27 18:10:26    809s] #  M2     |     1|      6|    10|      4|      0|   0|     10|     31|
[05/27 18:10:26    809s] #  Totals |    19|      6|    22|     16|     16|   8|     19|    106|
[05/27 18:10:26    809s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:10:26    809s] #
[05/27 18:10:26    809s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3791.61 (MB), peak = 4109.34 (MB)
[05/27 18:10:26    809s] #start 15th optimization iteration ...
[05/27 18:10:32    815s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:10:32    815s] #   number of violations = 125
[05/27 18:10:32    815s] #
[05/27 18:10:32    815s] #  By Layer and Type:
[05/27 18:10:32    815s] #
[05/27 18:10:32    815s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:10:32    815s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:10:32    815s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:10:32    815s] #  M1     |    19|      0|    12|     12|     16|   8|      7|     74|
[05/27 18:10:32    815s] #  M2     |     3|     12|    12|      8|      0|   5|      9|     49|
[05/27 18:10:32    815s] #  C1     |     0|      0|     0|      0|      0|   0|      2|      2|
[05/27 18:10:32    815s] #  Totals |    22|     12|    24|     20|     16|  13|     18|    125|
[05/27 18:10:32    815s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:10:32    815s] #
[05/27 18:10:32    815s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3771.37 (MB), peak = 4109.34 (MB)
[05/27 18:10:32    815s] #start 16th optimization iteration ...
[05/27 18:10:42    825s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:10:42    825s] #   number of violations = 101
[05/27 18:10:42    825s] #
[05/27 18:10:42    825s] #  By Layer and Type:
[05/27 18:10:42    825s] #
[05/27 18:10:42    825s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:10:42    825s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:10:42    825s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:10:42    825s] #  M1     |    17|    14|     13|      6|      7|   7|      5|     69|
[05/27 18:10:42    825s] #  M2     |     3|    13|      4|      0|      2|   0|      9|     31|
[05/27 18:10:42    825s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 18:10:42    825s] #  Totals |    20|    27|     17|      6|      9|   7|     15|    101|
[05/27 18:10:42    825s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:10:42    825s] #
[05/27 18:10:42    825s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3778.00 (MB), peak = 4109.34 (MB)
[05/27 18:10:42    825s] #start 17th optimization iteration ...
[05/27 18:10:57    840s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:10:57    840s] #   number of violations = 122
[05/27 18:10:57    840s] #
[05/27 18:10:57    840s] #  By Layer and Type:
[05/27 18:10:57    840s] #
[05/27 18:10:57    840s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:10:57    840s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:10:57    840s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:10:57    840s] #  M1     |      2|    17|    18|     14|     11|   7|     11|     80|
[05/27 18:10:57    840s] #  M2     |      6|     5|    11|      5|      0|   1|     14|     42|
[05/27 18:10:57    840s] #  Totals |      8|    22|    29|     19|     11|   8|     25|    122|
[05/27 18:10:57    840s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:10:57    840s] #
[05/27 18:10:57    840s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3780.63 (MB), peak = 4109.34 (MB)
[05/27 18:10:57    840s] #start 18th optimization iteration ...
[05/27 18:11:12    855s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:11:12    855s] #   number of violations = 109
[05/27 18:11:12    855s] #
[05/27 18:11:12    855s] #  By Layer and Type:
[05/27 18:11:12    855s] #
[05/27 18:11:12    855s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:11:12    855s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:11:12    855s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:11:12    855s] #  M1     |      1|    19|    15|     13|      9|   7|      9|     73|
[05/27 18:11:12    855s] #  M2     |      5|     2|    15|      4|      0|   1|      9|     36|
[05/27 18:11:12    855s] #  Totals |      6|    21|    30|     17|      9|   8|     18|    109|
[05/27 18:11:12    855s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:11:12    855s] #
[05/27 18:11:12    855s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3782.72 (MB), peak = 4109.34 (MB)
[05/27 18:11:12    855s] #start 19th optimization iteration ...
[05/27 18:11:31    874s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:11:31    874s] #   number of violations = 106
[05/27 18:11:31    874s] #
[05/27 18:11:31    874s] #  By Layer and Type:
[05/27 18:11:31    874s] #
[05/27 18:11:31    874s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:11:31    874s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:11:31    874s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:11:31    874s] #  M1     |    17|      0|    14|     12|     13|   6|     10|     72|
[05/27 18:11:31    874s] #  M2     |     4|      6|     8|      2|      0|   1|     13|     34|
[05/27 18:11:31    874s] #  Totals |    21|      6|    22|     14|     13|   7|     23|    106|
[05/27 18:11:31    874s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:11:31    874s] #
[05/27 18:11:31    874s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3778.30 (MB), peak = 4109.34 (MB)
[05/27 18:11:31    874s] #start 20th optimization iteration ...
[05/27 18:11:36    880s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:11:36    880s] #   number of violations = 94
[05/27 18:11:36    880s] #
[05/27 18:11:36    880s] #  By Layer and Type:
[05/27 18:11:36    880s] #
[05/27 18:11:36    880s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:11:36    880s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:11:36    880s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:11:36    880s] #  M1     |    18|    13|     12|      5|      9|   4|      4|     65|
[05/27 18:11:36    880s] #  M2     |     3|     7|      2|      0|      0|   1|     16|     29|
[05/27 18:11:36    880s] #  Totals |    21|    20|     14|      5|      9|   5|     20|     94|
[05/27 18:11:36    880s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:11:36    880s] #
[05/27 18:11:36    880s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3768.50 (MB), peak = 4109.34 (MB)
[05/27 18:11:36    880s] #start 21th optimization iteration ...
[05/27 18:11:45    888s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:11:45    888s] #   number of violations = 95
[05/27 18:11:45    888s] #
[05/27 18:11:45    888s] #  By Layer and Type:
[05/27 18:11:45    888s] #
[05/27 18:11:45    888s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:11:45    888s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/27 18:11:45    888s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:11:45    888s] #  M1     |    19|      3|    16|     14|      5|   8|      9|     74|
[05/27 18:11:45    888s] #  M2     |     4|      2|     8|      3|      0|   2|      2|     21|
[05/27 18:11:45    888s] #  Totals |    23|      5|    24|     17|      5|  10|     11|     95|
[05/27 18:11:45    888s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:11:45    888s] #
[05/27 18:11:45    888s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3786.25 (MB), peak = 4109.34 (MB)
[05/27 18:11:45    888s] #start 22th optimization iteration ...
[05/27 18:11:53    896s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:11:53    896s] #   number of violations = 97
[05/27 18:11:53    896s] #
[05/27 18:11:53    896s] #  By Layer and Type:
[05/27 18:11:53    896s] #
[05/27 18:11:53    896s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 18:11:53    896s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| C2MCon| Others| Totals|
[05/27 18:11:53    896s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 18:11:53    896s] #  M1     |      0|    16|    14|     12|      6|      9|      8|     65|
[05/27 18:11:53    896s] #  M2     |      7|     3|    11|      2|      0|      0|      9|     32|
[05/27 18:11:53    896s] #  Totals |      7|    19|    25|     14|      6|      9|     17|     97|
[05/27 18:11:53    896s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 18:11:53    896s] #
[05/27 18:11:53    896s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3772.86 (MB), peak = 4109.34 (MB)
[05/27 18:11:53    896s] #start 23th optimization iteration ...
[05/27 18:12:03    906s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:12:03    906s] #   number of violations = 88
[05/27 18:12:03    906s] #
[05/27 18:12:03    906s] #  By Layer and Type:
[05/27 18:12:03    906s] #
[05/27 18:12:03    906s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:12:03    906s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:12:03    906s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:12:03    906s] #  M1     |    20|    12|     11|      5|      5|   4|      3|     60|
[05/27 18:12:03    906s] #  M2     |     4|    10|      2|      1|      0|   1|     10|     28|
[05/27 18:12:03    906s] #  Totals |    24|    22|     13|      6|      5|   5|     13|     88|
[05/27 18:12:03    906s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:12:03    906s] #
[05/27 18:12:03    907s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3769.33 (MB), peak = 4109.34 (MB)
[05/27 18:12:03    907s] #start 24th optimization iteration ...
[05/27 18:12:17    920s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:12:17    920s] #   number of violations = 102
[05/27 18:12:17    920s] #
[05/27 18:12:17    920s] #  By Layer and Type:
[05/27 18:12:17    920s] #
[05/27 18:12:17    920s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 18:12:17    920s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| C2MCon| Others| Totals|
[05/27 18:12:17    920s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 18:12:17    920s] #  M1     |    16|      0|    15|     13|      5|     11|      9|     69|
[05/27 18:12:17    920s] #  M2     |     4|      6|    10|      6|      0|      0|      7|     33|
[05/27 18:12:17    920s] #  Totals |    20|      6|    25|     19|      5|     11|     16|    102|
[05/27 18:12:17    920s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 18:12:17    920s] #
[05/27 18:12:17    920s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3773.61 (MB), peak = 4109.34 (MB)
[05/27 18:12:17    920s] #start 25th optimization iteration ...
[05/27 18:12:34    937s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:12:34    937s] #   number of violations = 108
[05/27 18:12:34    937s] #
[05/27 18:12:34    937s] #  By Layer and Type:
[05/27 18:12:34    937s] #
[05/27 18:12:34    937s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:12:34    937s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:12:34    937s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:12:34    937s] #  M1     |    18|      0|    13|     12|     10|   7|      9|     69|
[05/27 18:12:34    937s] #  M2     |     4|      9|    11|      5|      0|   2|      8|     39|
[05/27 18:12:34    937s] #  Totals |    22|      9|    24|     17|     10|   9|     17|    108|
[05/27 18:12:34    937s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:12:34    937s] #
[05/27 18:12:34    937s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3768.61 (MB), peak = 4109.34 (MB)
[05/27 18:12:34    937s] #start 26th optimization iteration ...
[05/27 18:12:40    944s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:12:40    944s] #   number of violations = 97
[05/27 18:12:40    944s] #
[05/27 18:12:40    944s] #  By Layer and Type:
[05/27 18:12:40    944s] #
[05/27 18:12:40    944s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:12:40    944s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 18:12:40    944s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:12:40    944s] #  M1     |    19|    15|     13|      4|      7|   5|      5|     68|
[05/27 18:12:40    944s] #  M2     |     5|    10|      5|      0|      1|   1|      6|     28|
[05/27 18:12:40    944s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 18:12:40    944s] #  Totals |    24|    25|     18|      4|      8|   6|     12|     97|
[05/27 18:12:40    944s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:12:40    944s] #
[05/27 18:12:40    944s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3764.26 (MB), peak = 4109.34 (MB)
[05/27 18:12:40    944s] #start 27th optimization iteration ...
[05/27 18:12:49    953s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:12:49    953s] #   number of violations = 116
[05/27 18:12:49    953s] #
[05/27 18:12:49    953s] #  By Layer and Type:
[05/27 18:12:49    953s] #
[05/27 18:12:49    953s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:12:49    953s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:12:49    953s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:12:49    953s] #  M1     |    17|    15|     14|      6|     12|   6|      5|     75|
[05/27 18:12:49    953s] #  M2     |     4|    10|      4|      1|      0|   2|     19|     40|
[05/27 18:12:49    953s] #  C1     |     1|     0|      0|      0|      0|   0|      0|      1|
[05/27 18:12:49    953s] #  Totals |    22|    25|     18|      7|     12|   8|     24|    116|
[05/27 18:12:49    953s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:12:49    953s] #
[05/27 18:12:49    953s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3760.85 (MB), peak = 4109.34 (MB)
[05/27 18:12:49    953s] #start 28th optimization iteration ...
[05/27 18:13:01    964s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:13:01    964s] #   number of violations = 104
[05/27 18:13:01    964s] #
[05/27 18:13:01    964s] #  By Layer and Type:
[05/27 18:13:01    964s] #
[05/27 18:13:01    964s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:13:01    964s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:13:01    964s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:13:01    964s] #  M1     |    20|      0|    13|     13|      8|   5|      9|     68|
[05/27 18:13:01    964s] #  M2     |     5|      7|     9|      3|      0|   1|     10|     35|
[05/27 18:13:01    964s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/27 18:13:01    964s] #  Totals |    25|      7|    22|     16|      8|   6|     20|    104|
[05/27 18:13:01    964s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:13:01    964s] #
[05/27 18:13:01    964s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3763.40 (MB), peak = 4109.34 (MB)
[05/27 18:13:01    964s] #start 29th optimization iteration ...
[05/27 18:13:12    975s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:13:12    975s] #   number of violations = 73
[05/27 18:13:12    975s] #
[05/27 18:13:12    975s] #  By Layer and Type:
[05/27 18:13:12    975s] #
[05/27 18:13:12    975s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:13:12    975s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:13:12    975s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:13:12    975s] #  M1     |    19|    13|     12|      5|      4|   3|      3|     59|
[05/27 18:13:12    975s] #  M2     |     3|     5|      1|      0|      0|   1|      4|     14|
[05/27 18:13:12    975s] #  Totals |    22|    18|     13|      5|      4|   4|      7|     73|
[05/27 18:13:12    975s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:13:12    975s] #
[05/27 18:13:12    975s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3762.29 (MB), peak = 4109.34 (MB)
[05/27 18:13:12    975s] #start 30th optimization iteration ...
[05/27 18:13:25    988s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:13:25    988s] #   number of violations = 82
[05/27 18:13:25    988s] #
[05/27 18:13:25    988s] #  By Layer and Type:
[05/27 18:13:25    988s] #
[05/27 18:13:25    988s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:13:25    988s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:13:25    988s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:13:25    988s] #  M1     |    16|    14|     13|      6|      4|   5|      3|     61|
[05/27 18:13:25    988s] #  M2     |     3|     6|      2|      0|      0|   2|      6|     19|
[05/27 18:13:25    988s] #  C1     |     0|     0|      0|      0|      0|   0|      2|      2|
[05/27 18:13:25    988s] #  Totals |    19|    20|     15|      6|      4|   7|     11|     82|
[05/27 18:13:25    988s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:13:25    988s] #
[05/27 18:13:25    988s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3756.59 (MB), peak = 4109.34 (MB)
[05/27 18:13:25    988s] #start 31th optimization iteration ...
[05/27 18:13:43   1006s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:13:43   1006s] #   number of violations = 101
[05/27 18:13:43   1006s] #
[05/27 18:13:43   1006s] #  By Layer and Type:
[05/27 18:13:43   1006s] #
[05/27 18:13:43   1006s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:13:43   1006s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:13:43   1006s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:13:43   1006s] #  M1     |      1|    19|    17|     13|      9|   5|      9|     73|
[05/27 18:13:43   1006s] #  M2     |      4|     4|     7|      2|      0|   1|      9|     27|
[05/27 18:13:43   1006s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 18:13:43   1006s] #  Totals |      5|    23|    24|     15|      9|   6|     19|    101|
[05/27 18:13:43   1006s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:13:43   1006s] #
[05/27 18:13:43   1006s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3762.38 (MB), peak = 4109.34 (MB)
[05/27 18:13:43   1006s] #start 32th optimization iteration ...
[05/27 18:13:55   1018s] ### Gcell dirty-map stats: routing = 46.00%, drc-check-only = 0.72%
[05/27 18:13:55   1018s] #   number of violations = 104
[05/27 18:13:55   1018s] #
[05/27 18:13:55   1018s] #  By Layer and Type:
[05/27 18:13:55   1018s] #
[05/27 18:13:55   1018s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:13:55   1018s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:13:55   1018s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:13:55   1018s] #  M1     |    19|      0|    13|     11|     11|   7|      8|     69|
[05/27 18:13:55   1018s] #  M2     |     3|      7|    11|      4|      0|   2|      8|     35|
[05/27 18:13:55   1018s] #  Totals |    22|      7|    24|     15|     11|   9|     16|    104|
[05/27 18:13:55   1018s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:13:55   1018s] #
[05/27 18:13:55   1018s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3761.61 (MB), peak = 4109.34 (MB)
[05/27 18:13:55   1018s] #start 33th optimization iteration ...
[05/27 18:14:09   1032s] ### Gcell dirty-map stats: routing = 46.32%, drc-check-only = 0.72%
[05/27 18:14:09   1032s] #   number of violations = 96
[05/27 18:14:09   1032s] #
[05/27 18:14:09   1032s] #  By Layer and Type:
[05/27 18:14:09   1032s] #
[05/27 18:14:09   1032s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:14:09   1032s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:14:09   1032s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:14:09   1032s] #  M1     |    18|    14|     12|      7|      5|   4|      5|     65|
[05/27 18:14:09   1032s] #  M2     |     3|    14|      4|      0|      0|   1|      9|     31|
[05/27 18:14:09   1032s] #  Totals |    21|    28|     16|      7|      5|   5|     14|     96|
[05/27 18:14:09   1032s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:14:09   1032s] #
[05/27 18:14:09   1032s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3761.32 (MB), peak = 4109.34 (MB)
[05/27 18:14:09   1032s] #start 34th optimization iteration ...
[05/27 18:14:25   1048s] ### Gcell dirty-map stats: routing = 46.32%, drc-check-only = 0.72%
[05/27 18:14:25   1048s] #   number of violations = 96
[05/27 18:14:25   1048s] #
[05/27 18:14:25   1048s] #  By Layer and Type:
[05/27 18:14:25   1048s] #
[05/27 18:14:25   1048s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:14:25   1048s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:14:25   1048s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:14:25   1048s] #  M1     |    18|    17|     13|      6|      8|   5|      4|     71|
[05/27 18:14:25   1048s] #  M2     |     5|     5|      2|      0|      0|   2|     11|     25|
[05/27 18:14:25   1048s] #  Totals |    23|    22|     15|      6|      8|   7|     15|     96|
[05/27 18:14:25   1048s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:14:25   1048s] #
[05/27 18:14:25   1048s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3760.10 (MB), peak = 4109.34 (MB)
[05/27 18:14:25   1048s] #start 35th optimization iteration ...
[05/27 18:14:39   1062s] ### Gcell dirty-map stats: routing = 46.32%, drc-check-only = 0.72%
[05/27 18:14:39   1062s] #   number of violations = 84
[05/27 18:14:39   1062s] #
[05/27 18:14:39   1062s] #  By Layer and Type:
[05/27 18:14:39   1062s] #
[05/27 18:14:39   1062s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 18:14:39   1062s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| C2MCon| Others| Totals|
[05/27 18:14:39   1062s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 18:14:39   1062s] #  M1     |    18|      0|    13|     12|      4|      8|      7|     62|
[05/27 18:14:39   1062s] #  M2     |     3|      3|     8|      2|      0|      0|      6|     22|
[05/27 18:14:39   1062s] #  Totals |    21|      3|    21|     14|      4|      8|     13|     84|
[05/27 18:14:39   1062s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 18:14:39   1062s] #
[05/27 18:14:39   1062s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3756.06 (MB), peak = 4109.34 (MB)
[05/27 18:14:39   1062s] #start 36th optimization iteration ...
[05/27 18:15:02   1086s] ### Gcell dirty-map stats: routing = 46.52%, drc-check-only = 0.56%
[05/27 18:15:02   1086s] #   number of violations = 103
[05/27 18:15:02   1086s] #
[05/27 18:15:02   1086s] #  By Layer and Type:
[05/27 18:15:02   1086s] #
[05/27 18:15:02   1086s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:15:02   1086s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:15:02   1086s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:15:02   1086s] #  M1     |      1|    21|    13|     12|      9|   7|      8|     71|
[05/27 18:15:02   1086s] #  M2     |      5|     3|     9|      3|      0|   2|     10|     32|
[05/27 18:15:02   1086s] #  Totals |      6|    24|    22|     15|      9|   9|     18|    103|
[05/27 18:15:02   1086s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:15:02   1086s] #
[05/27 18:15:02   1086s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3810.76 (MB), peak = 4109.34 (MB)
[05/27 18:15:02   1086s] #start 37th optimization iteration ...
[05/27 18:15:28   1112s] ### Gcell dirty-map stats: routing = 46.52%, drc-check-only = 0.56%
[05/27 18:15:28   1112s] #   number of violations = 95
[05/27 18:15:28   1112s] #
[05/27 18:15:28   1112s] #  By Layer and Type:
[05/27 18:15:28   1112s] #
[05/27 18:15:28   1112s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:15:28   1112s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:15:28   1112s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:15:28   1112s] #  M1     |    23|      0|    10|      8|     10|   5|      6|     62|
[05/27 18:15:28   1112s] #  M2     |     2|      6|     9|      3|      0|   1|     12|     33|
[05/27 18:15:28   1112s] #  Totals |    25|      6|    19|     11|     10|   6|     18|     95|
[05/27 18:15:28   1112s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:15:28   1112s] #
[05/27 18:15:28   1112s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 3790.71 (MB), peak = 4109.34 (MB)
[05/27 18:15:28   1112s] #start 38th optimization iteration ...
[05/27 18:15:50   1133s] ### Gcell dirty-map stats: routing = 46.52%, drc-check-only = 0.56%
[05/27 18:15:50   1133s] #   number of violations = 95
[05/27 18:15:50   1133s] #
[05/27 18:15:50   1133s] #  By Layer and Type:
[05/27 18:15:50   1133s] #
[05/27 18:15:50   1133s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:15:50   1133s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:15:50   1133s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:15:50   1133s] #  M1     |      1|    19|    15|     14|      7|   5|      8|     69|
[05/27 18:15:50   1133s] #  M2     |      3|     5|     7|      3|      0|   1|      7|     26|
[05/27 18:15:50   1133s] #  Totals |      4|    24|    22|     17|      7|   6|     15|     95|
[05/27 18:15:50   1133s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:15:50   1133s] #
[05/27 18:15:50   1133s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 3785.09 (MB), peak = 4109.34 (MB)
[05/27 18:15:50   1133s] #start 39th optimization iteration ...
[05/27 18:16:18   1161s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:16:18   1161s] #   number of violations = 110
[05/27 18:16:18   1161s] #
[05/27 18:16:18   1161s] #  By Layer and Type:
[05/27 18:16:18   1161s] #
[05/27 18:16:18   1161s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:16:18   1161s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:16:18   1161s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:16:18   1161s] #  M1     |    21|      0|    12|      9|     13|   4|     10|     69|
[05/27 18:16:18   1161s] #  M2     |     3|      7|     9|      2|      0|   3|     16|     40|
[05/27 18:16:18   1161s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/27 18:16:18   1161s] #  Totals |    24|      7|    21|     11|     13|   7|     27|    110|
[05/27 18:16:18   1161s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:16:18   1161s] #
[05/27 18:16:18   1161s] #cpu time = 00:00:28, elapsed time = 00:00:28, memory = 3774.95 (MB), peak = 4109.34 (MB)
[05/27 18:16:18   1161s] #start 40th optimization iteration ...
[05/27 18:16:45   1189s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:16:45   1189s] #   number of violations = 98
[05/27 18:16:45   1189s] #
[05/27 18:16:45   1189s] #  By Layer and Type:
[05/27 18:16:45   1189s] #
[05/27 18:16:45   1189s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:16:45   1189s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:16:45   1189s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:16:45   1189s] #  M1     |    20|    14|     11|      5|      9|   5|      4|     68|
[05/27 18:16:45   1189s] #  M2     |     3|    10|      3|      0|      0|   3|     10|     29|
[05/27 18:16:45   1189s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 18:16:45   1189s] #  Totals |    23|    24|     14|      5|      9|   8|     15|     98|
[05/27 18:16:45   1189s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:16:45   1189s] #
[05/27 18:16:45   1189s] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 3786.83 (MB), peak = 4109.34 (MB)
[05/27 18:16:45   1189s] #start 41th optimization iteration ...
[05/27 18:16:58   1202s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:16:58   1202s] #   number of violations = 104
[05/27 18:16:58   1202s] #
[05/27 18:16:58   1202s] #  By Layer and Type:
[05/27 18:16:58   1202s] #
[05/27 18:16:58   1202s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:16:58   1202s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:16:58   1202s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:16:58   1202s] #  M1     |      0|    19|    12|     10|     12|   5|      9|     67|
[05/27 18:16:58   1202s] #  M2     |      7|     3|    11|      3|      0|   1|     12|     37|
[05/27 18:16:58   1202s] #  Totals |      7|    22|    23|     13|     12|   6|     21|    104|
[05/27 18:16:58   1202s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:16:58   1202s] #
[05/27 18:16:58   1202s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3783.61 (MB), peak = 4109.34 (MB)
[05/27 18:16:58   1202s] #start 42th optimization iteration ...
[05/27 18:17:15   1218s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:17:15   1218s] #   number of violations = 117
[05/27 18:17:15   1218s] #
[05/27 18:17:15   1218s] #  By Layer and Type:
[05/27 18:17:15   1218s] #
[05/27 18:17:15   1218s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:17:15   1218s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:17:15   1218s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:17:15   1218s] #  M1     |    19|      0|    16|     14|     14|   7|     10|     80|
[05/27 18:17:15   1218s] #  M2     |     5|      9|     9|      2|      0|   1|     11|     37|
[05/27 18:17:15   1218s] #  Totals |    24|      9|    25|     16|     14|   8|     21|    117|
[05/27 18:17:15   1218s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:17:15   1218s] #
[05/27 18:17:15   1218s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3784.54 (MB), peak = 4109.34 (MB)
[05/27 18:17:15   1218s] #start 43th optimization iteration ...
[05/27 18:17:33   1236s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:17:33   1236s] #   number of violations = 115
[05/27 18:17:33   1236s] #
[05/27 18:17:33   1236s] #  By Layer and Type:
[05/27 18:17:33   1236s] #
[05/27 18:17:33   1236s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:17:33   1236s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:17:33   1236s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:17:33   1236s] #  M1     |    21|      0|    14|     12|     12|   6|      8|     73|
[05/27 18:17:33   1236s] #  M2     |     4|      8|    10|      3|      2|   1|     12|     40|
[05/27 18:17:33   1236s] #  C1     |     0|      0|     0|      0|      0|   0|      2|      2|
[05/27 18:17:33   1236s] #  Totals |    25|      8|    24|     15|     14|   7|     22|    115|
[05/27 18:17:33   1236s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:17:33   1236s] #
[05/27 18:17:33   1236s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3777.16 (MB), peak = 4109.34 (MB)
[05/27 18:17:33   1236s] #start 44th optimization iteration ...
[05/27 18:17:45   1249s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:17:45   1249s] #   number of violations = 98
[05/27 18:17:45   1249s] #
[05/27 18:17:45   1249s] #  By Layer and Type:
[05/27 18:17:45   1249s] #
[05/27 18:17:45   1249s] #---------+-------+------+-------+------+-------+-------+-------+-------+
[05/27 18:17:45   1249s] #  -      | MetSpc| Short| MinStp| Color| EOLCol| C2MCon| Others| Totals|
[05/27 18:17:45   1249s] #---------+-------+------+-------+------+-------+-------+-------+-------+
[05/27 18:17:45   1249s] #  M1     |      0|    18|      0|    15|     14|      9|     10|     66|
[05/27 18:17:45   1249s] #  M2     |      4|     5|      5|     6|      4|      0|      6|     30|
[05/27 18:17:45   1249s] #  C1     |      1|     0|      0|     0|      0|      0|      1|      2|
[05/27 18:17:45   1249s] #  Totals |      5|    23|      5|    21|     18|      9|     17|     98|
[05/27 18:17:45   1249s] #---------+-------+------+-------+------+-------+-------+-------+-------+
[05/27 18:17:45   1249s] #
[05/27 18:17:45   1249s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3767.79 (MB), peak = 4109.34 (MB)
[05/27 18:17:45   1249s] #start 45th optimization iteration ...
[05/27 18:18:05   1268s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:18:05   1268s] #   number of violations = 82
[05/27 18:18:05   1268s] #
[05/27 18:18:05   1268s] #  By Layer and Type:
[05/27 18:18:05   1268s] #
[05/27 18:18:05   1268s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:18:05   1268s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 18:18:05   1268s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:18:05   1268s] #  M1     |    17|    16|     15|      4|      4|   4|      2|     62|
[05/27 18:18:05   1268s] #  M2     |     5|     3|      1|      0|      0|   1|      9|     19|
[05/27 18:18:05   1268s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 18:18:05   1268s] #  Totals |    22|    19|     16|      4|      4|   5|     12|     82|
[05/27 18:18:05   1268s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:18:05   1268s] #
[05/27 18:18:05   1268s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3761.12 (MB), peak = 4109.34 (MB)
[05/27 18:18:05   1268s] #start 46th optimization iteration ...
[05/27 18:18:15   1279s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:18:15   1279s] #   number of violations = 95
[05/27 18:18:15   1279s] #
[05/27 18:18:15   1279s] #  By Layer and Type:
[05/27 18:18:15   1279s] #
[05/27 18:18:15   1279s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:18:15   1279s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:18:15   1279s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:18:15   1279s] #  M1     |      0|    20|    14|     12|      8|   5|      9|     68|
[05/27 18:18:15   1279s] #  M2     |      5|     4|     4|      1|      1|   2|      9|     26|
[05/27 18:18:15   1279s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 18:18:15   1279s] #  Totals |      5|    24|    18|     13|      9|   7|     19|     95|
[05/27 18:18:15   1279s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:18:15   1279s] #
[05/27 18:18:15   1279s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3757.98 (MB), peak = 4109.34 (MB)
[05/27 18:18:15   1279s] #start 47th optimization iteration ...
[05/27 18:18:27   1290s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:18:27   1290s] #   number of violations = 87
[05/27 18:18:27   1290s] #
[05/27 18:18:27   1290s] #  By Layer and Type:
[05/27 18:18:27   1290s] #
[05/27 18:18:27   1290s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/27 18:18:27   1290s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/27 18:18:27   1290s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/27 18:18:27   1290s] #  M1     |      0|      0|    20|    14|     12|   4|     11|     61|
[05/27 18:18:27   1290s] #  M2     |      5|      3|     3|     6|      1|   2|      3|     23|
[05/27 18:18:27   1290s] #  C1     |      1|      2|     0|     0|      0|   0|      0|      3|
[05/27 18:18:27   1290s] #  Totals |      6|      5|    23|    20|     13|   6|     14|     87|
[05/27 18:18:27   1290s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/27 18:18:27   1290s] #
[05/27 18:18:27   1291s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3753.55 (MB), peak = 4109.34 (MB)
[05/27 18:18:27   1291s] #start 48th optimization iteration ...
[05/27 18:18:41   1305s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:18:41   1305s] #   number of violations = 102
[05/27 18:18:41   1305s] #
[05/27 18:18:41   1305s] #  By Layer and Type:
[05/27 18:18:41   1305s] #
[05/27 18:18:41   1305s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/27 18:18:41   1305s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/27 18:18:41   1305s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/27 18:18:41   1305s] #  M1     |      1|      1|    23|    16|     13|   2|     11|     67|
[05/27 18:18:41   1305s] #  M2     |      5|      4|     5|    10|      5|   3|      2|     34|
[05/27 18:18:41   1305s] #  C1     |      0|      0|     0|     0|      0|   0|      1|      1|
[05/27 18:18:41   1305s] #  Totals |      6|      5|    28|    26|     18|   5|     14|    102|
[05/27 18:18:41   1305s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/27 18:18:41   1305s] #
[05/27 18:18:41   1305s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3752.47 (MB), peak = 4109.34 (MB)
[05/27 18:18:41   1305s] #start 49th optimization iteration ...
[05/27 18:19:00   1324s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:19:00   1324s] #   number of violations = 89
[05/27 18:19:00   1324s] #
[05/27 18:19:00   1324s] #  By Layer and Type:
[05/27 18:19:00   1324s] #
[05/27 18:19:00   1324s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:19:00   1324s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:19:00   1324s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:19:00   1324s] #  M1     |    17|    16|     13|      4|      6|   3|      3|     62|
[05/27 18:19:00   1324s] #  M2     |     3|    12|      3|      0|      0|   1|      8|     27|
[05/27 18:19:00   1324s] #  Totals |    20|    28|     16|      4|      6|   4|     11|     89|
[05/27 18:19:00   1324s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:19:00   1324s] #
[05/27 18:19:00   1324s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3752.06 (MB), peak = 4109.34 (MB)
[05/27 18:19:00   1324s] #start 50th optimization iteration ...
[05/27 18:19:11   1335s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:19:11   1335s] #   number of violations = 97
[05/27 18:19:11   1335s] #
[05/27 18:19:11   1335s] #  By Layer and Type:
[05/27 18:19:11   1335s] #
[05/27 18:19:11   1335s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:11   1335s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:19:11   1335s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:11   1335s] #  M1     |      0|    19|    15|     13|      7|   6|      8|     68|
[05/27 18:19:11   1335s] #  M2     |      6|     4|     5|      1|      0|   3|      9|     28|
[05/27 18:19:11   1335s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 18:19:11   1335s] #  Totals |      6|    23|    20|     14|      7|   9|     18|     97|
[05/27 18:19:11   1335s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:11   1335s] #
[05/27 18:19:11   1335s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3751.08 (MB), peak = 4109.34 (MB)
[05/27 18:19:11   1335s] #start 51th optimization iteration ...
[05/27 18:19:22   1345s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:19:22   1345s] #   number of violations = 91
[05/27 18:19:22   1345s] #
[05/27 18:19:22   1345s] #  By Layer and Type:
[05/27 18:19:22   1345s] #
[05/27 18:19:22   1345s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:22   1345s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 18:19:22   1345s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:22   1345s] #  M1     |      1|    20|    15|     13|      5|   5|      8|     67|
[05/27 18:19:22   1345s] #  M2     |      5|     7|     5|      1|      0|   2|      3|     23|
[05/27 18:19:22   1345s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 18:19:22   1345s] #  Totals |      6|    27|    20|     14|      5|   7|     12|     91|
[05/27 18:19:22   1345s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:22   1345s] #
[05/27 18:19:22   1345s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3749.43 (MB), peak = 4109.34 (MB)
[05/27 18:19:22   1345s] #start 52th optimization iteration ...
[05/27 18:19:34   1358s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:19:34   1358s] #   number of violations = 98
[05/27 18:19:34   1358s] #
[05/27 18:19:34   1358s] #  By Layer and Type:
[05/27 18:19:34   1358s] #
[05/27 18:19:34   1358s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:34   1358s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 18:19:34   1358s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:34   1358s] #  M1     |      1|    18|    17|     15|      5|   6|      9|     71|
[05/27 18:19:34   1358s] #  M2     |      5|     5|     5|      2|      0|   4|      5|     26|
[05/27 18:19:34   1358s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 18:19:34   1358s] #  Totals |      6|    23|    22|     17|      5|  10|     15|     98|
[05/27 18:19:34   1358s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:34   1358s] #
[05/27 18:19:34   1358s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3748.71 (MB), peak = 4109.34 (MB)
[05/27 18:19:34   1358s] #start 53th optimization iteration ...
[05/27 18:19:47   1370s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:19:47   1370s] #   number of violations = 94
[05/27 18:19:47   1370s] #
[05/27 18:19:47   1370s] #  By Layer and Type:
[05/27 18:19:47   1370s] #
[05/27 18:19:47   1370s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:47   1370s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 18:19:47   1370s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:47   1370s] #  M1     |      1|    19|    17|     16|      5|   4|      7|     69|
[05/27 18:19:47   1370s] #  M2     |      4|     6|     7|      4|      0|   1|      3|     25|
[05/27 18:19:47   1370s] #  Totals |      5|    25|    24|     20|      5|   5|     10|     94|
[05/27 18:19:47   1370s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:19:47   1370s] #
[05/27 18:19:47   1370s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3745.76 (MB), peak = 4109.34 (MB)
[05/27 18:19:47   1370s] #start 54th optimization iteration ...
[05/27 18:20:02   1386s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:20:02   1386s] #   number of violations = 105
[05/27 18:20:02   1386s] #
[05/27 18:20:02   1386s] #  By Layer and Type:
[05/27 18:20:02   1386s] #
[05/27 18:20:02   1386s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:02   1386s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:20:02   1386s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:02   1386s] #  M1     |      0|    18|    17|     15|     10|   4|      9|     73|
[05/27 18:20:02   1386s] #  M2     |      6|     6|     4|      1|      0|   2|     11|     30|
[05/27 18:20:02   1386s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/27 18:20:02   1386s] #  Totals |      7|    24|    21|     16|     10|   6|     21|    105|
[05/27 18:20:02   1386s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:02   1386s] #
[05/27 18:20:02   1386s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3745.09 (MB), peak = 4109.34 (MB)
[05/27 18:20:02   1386s] #start 55th optimization iteration ...
[05/27 18:20:18   1402s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:20:18   1402s] #   number of violations = 89
[05/27 18:20:18   1402s] #
[05/27 18:20:18   1402s] #  By Layer and Type:
[05/27 18:20:18   1402s] #
[05/27 18:20:18   1402s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:18   1402s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 18:20:18   1402s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:18   1402s] #  M1     |      0|    20|    15|     14|      5|   5|      7|     66|
[05/27 18:20:18   1402s] #  M2     |      5|     5|     4|      0|      0|   1|      6|     21|
[05/27 18:20:18   1402s] #  C1     |      0|     0|     0|      0|      0|   0|      2|      2|
[05/27 18:20:18   1402s] #  Totals |      5|    25|    19|     14|      5|   6|     15|     89|
[05/27 18:20:18   1402s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:18   1402s] #
[05/27 18:20:18   1402s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3743.79 (MB), peak = 4109.34 (MB)
[05/27 18:20:18   1402s] #start 56th optimization iteration ...
[05/27 18:20:28   1412s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:20:28   1412s] #   number of violations = 97
[05/27 18:20:28   1412s] #
[05/27 18:20:28   1412s] #  By Layer and Type:
[05/27 18:20:28   1412s] #
[05/27 18:20:28   1412s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:28   1412s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:20:28   1412s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:28   1412s] #  M1     |      1|    20|    16|     15|      4|   5|      9|     70|
[05/27 18:20:28   1412s] #  M2     |      5|     4|     7|      1|      1|   2|      6|     26|
[05/27 18:20:28   1412s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 18:20:28   1412s] #  Totals |      6|    24|    23|     16|      5|   7|     16|     97|
[05/27 18:20:28   1412s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:28   1412s] #
[05/27 18:20:28   1412s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3742.82 (MB), peak = 4109.34 (MB)
[05/27 18:20:28   1412s] #start 57th optimization iteration ...
[05/27 18:20:39   1423s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:20:39   1423s] #   number of violations = 93
[05/27 18:20:39   1423s] #
[05/27 18:20:39   1423s] #  By Layer and Type:
[05/27 18:20:39   1423s] #
[05/27 18:20:39   1423s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:39   1423s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:20:39   1423s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:39   1423s] #  M1     |      0|    19|    16|     14|      6|   4|      8|     67|
[05/27 18:20:39   1423s] #  M2     |      5|     4|     7|      3|      0|   2|      5|     26|
[05/27 18:20:39   1423s] #  Totals |      5|    23|    23|     17|      6|   6|     13|     93|
[05/27 18:20:39   1423s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:39   1423s] #
[05/27 18:20:39   1423s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3742.23 (MB), peak = 4109.34 (MB)
[05/27 18:20:39   1423s] #start 58th optimization iteration ...
[05/27 18:20:51   1435s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:20:51   1435s] #   number of violations = 92
[05/27 18:20:51   1435s] #
[05/27 18:20:51   1435s] #  By Layer and Type:
[05/27 18:20:51   1435s] #
[05/27 18:20:51   1435s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:51   1435s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 18:20:51   1435s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:51   1435s] #  M1     |      1|    21|    14|     13|      5|   5|      6|     65|
[05/27 18:20:51   1435s] #  M2     |      5|     5|     8|      1|      0|   2|      5|     26|
[05/27 18:20:51   1435s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 18:20:51   1435s] #  Totals |      6|    26|    22|     14|      5|   7|     12|     92|
[05/27 18:20:51   1435s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:20:51   1435s] #
[05/27 18:20:51   1435s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3741.30 (MB), peak = 4109.34 (MB)
[05/27 18:20:51   1435s] #start 59th optimization iteration ...
[05/27 18:21:03   1448s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:21:03   1448s] #   number of violations = 90
[05/27 18:21:03   1448s] #
[05/27 18:21:03   1448s] #  By Layer and Type:
[05/27 18:21:03   1448s] #
[05/27 18:21:03   1448s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:21:03   1448s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 18:21:03   1448s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:21:03   1448s] #  M1     |    18|    16|     13|      5|      6|   5|      3|     66|
[05/27 18:21:03   1448s] #  M2     |     3|     7|      1|      0|      0|   2|     10|     23|
[05/27 18:21:03   1448s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 18:21:03   1448s] #  Totals |    21|    23|     14|      5|      6|   7|     14|     90|
[05/27 18:21:03   1448s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:21:03   1448s] #
[05/27 18:21:03   1448s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3741.23 (MB), peak = 4109.34 (MB)
[05/27 18:21:03   1448s] #start 60th optimization iteration ...
[05/27 18:21:18   1462s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:21:18   1462s] #   number of violations = 90
[05/27 18:21:18   1462s] #
[05/27 18:21:18   1462s] #  By Layer and Type:
[05/27 18:21:18   1462s] #
[05/27 18:21:18   1462s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:21:18   1462s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:21:18   1462s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:21:18   1462s] #  M1     |      1|    19|    15|     14|      6|   4|      9|     68|
[05/27 18:21:18   1462s] #  M2     |      4|     4|     8|      1|      0|   2|      3|     22|
[05/27 18:21:18   1462s] #  Totals |      5|    23|    23|     15|      6|   6|     12|     90|
[05/27 18:21:18   1462s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:21:18   1462s] #
[05/27 18:21:18   1462s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3741.59 (MB), peak = 4109.34 (MB)
[05/27 18:21:18   1462s] #start 61th optimization iteration ...
[05/27 18:21:37   1482s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:21:37   1482s] #   number of violations = 97
[05/27 18:21:37   1482s] #
[05/27 18:21:37   1482s] #  By Layer and Type:
[05/27 18:21:37   1482s] #
[05/27 18:21:37   1482s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:21:37   1482s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:21:37   1482s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:21:37   1482s] #  M1     |      0|    21|    13|     13|      9|   5|      6|     67|
[05/27 18:21:37   1482s] #  M2     |      5|     5|     5|      1|      0|   1|     12|     29|
[05/27 18:21:37   1482s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/27 18:21:37   1482s] #  Totals |      6|    26|    18|     14|      9|   6|     18|     97|
[05/27 18:21:37   1482s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:21:37   1482s] #
[05/27 18:21:38   1482s] #cpu time = 00:00:20, elapsed time = 00:00:19, memory = 3742.00 (MB), peak = 4109.34 (MB)
[05/27 18:21:38   1482s] #start 62th optimization iteration ...
[05/27 18:21:46   1490s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:21:46   1490s] #   number of violations = 104
[05/27 18:21:46   1490s] #
[05/27 18:21:46   1490s] #  By Layer and Type:
[05/27 18:21:46   1490s] #
[05/27 18:21:46   1490s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:21:46   1490s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:21:46   1490s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:21:46   1490s] #  M1     |      1|    18|    17|     15|      6|   7|      8|     72|
[05/27 18:21:46   1490s] #  M2     |      4|     5|    11|      2|      0|   3|      5|     30|
[05/27 18:21:46   1490s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/27 18:21:46   1490s] #  Totals |      6|    23|    28|     17|      6|  10|     14|    104|
[05/27 18:21:46   1490s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:21:46   1490s] #
[05/27 18:21:46   1490s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3741.36 (MB), peak = 4109.34 (MB)
[05/27 18:21:46   1490s] #start 63th optimization iteration ...
[05/27 18:21:59   1503s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:21:59   1503s] #   number of violations = 89
[05/27 18:21:59   1503s] #
[05/27 18:21:59   1503s] #  By Layer and Type:
[05/27 18:21:59   1503s] #
[05/27 18:21:59   1503s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:21:59   1503s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 18:21:59   1503s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:21:59   1503s] #  M1     |    19|    16|     14|      5|      5|   6|      3|     68|
[05/27 18:21:59   1503s] #  M2     |     6|    10|      0|      0|      0|   1|      4|     21|
[05/27 18:21:59   1503s] #  Totals |    25|    26|     14|      5|      5|   7|      7|     89|
[05/27 18:21:59   1503s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:21:59   1503s] #
[05/27 18:21:59   1503s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3741.36 (MB), peak = 4109.34 (MB)
[05/27 18:21:59   1503s] #start 64th optimization iteration ...
[05/27 18:22:10   1514s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:22:10   1514s] #   number of violations = 94
[05/27 18:22:10   1514s] #
[05/27 18:22:10   1514s] #  By Layer and Type:
[05/27 18:22:10   1514s] #
[05/27 18:22:10   1514s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:22:10   1514s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 18:22:10   1514s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:22:10   1514s] #  M1     |    18|    17|     15|      5|      7|   7|      1|     70|
[05/27 18:22:10   1514s] #  M2     |     5|     7|      0|      0|      0|   3|      8|     23|
[05/27 18:22:10   1514s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 18:22:10   1514s] #  Totals |    23|    24|     15|      5|      7|  10|     10|     94|
[05/27 18:22:10   1514s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:22:10   1514s] #
[05/27 18:22:10   1514s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3741.18 (MB), peak = 4109.34 (MB)
[05/27 18:22:10   1514s] #start 65th optimization iteration ...
[05/27 18:22:20   1524s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:22:20   1524s] #   number of violations = 82
[05/27 18:22:20   1524s] #
[05/27 18:22:20   1524s] #  By Layer and Type:
[05/27 18:22:20   1524s] #
[05/27 18:22:20   1524s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:22:20   1524s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 18:22:20   1524s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:22:20   1524s] #  M1     |      0|    18|    16|     15|      5|   3|      2|     59|
[05/27 18:22:20   1524s] #  M2     |      4|     7|     2|      0|      0|   2|      4|     19|
[05/27 18:22:20   1524s] #  C1     |      0|     0|     0|      0|      0|   0|      4|      4|
[05/27 18:22:20   1524s] #  Totals |      4|    25|    18|     15|      5|   5|     10|     82|
[05/27 18:22:20   1524s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:22:20   1524s] #
[05/27 18:22:20   1524s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3741.34 (MB), peak = 4109.34 (MB)
[05/27 18:22:20   1524s] #start 66th optimization iteration ...
[05/27 18:22:33   1538s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:22:33   1538s] #   number of violations = 89
[05/27 18:22:33   1538s] #
[05/27 18:22:33   1538s] #  By Layer and Type:
[05/27 18:22:33   1538s] #
[05/27 18:22:33   1538s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:22:33   1538s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 18:22:33   1538s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:22:33   1538s] #  M1     |    19|    16|     14|      5|      4|   4|      2|     64|
[05/27 18:22:33   1538s] #  M2     |     5|     6|      2|      0|      0|   2|     10|     25|
[05/27 18:22:33   1538s] #  Totals |    24|    22|     16|      5|      4|   6|     12|     89|
[05/27 18:22:33   1538s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:22:33   1538s] #
[05/27 18:22:33   1538s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3738.93 (MB), peak = 4109.34 (MB)
[05/27 18:22:33   1538s] #start 67th optimization iteration ...
[05/27 18:22:50   1554s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:22:50   1554s] #   number of violations = 102
[05/27 18:22:50   1554s] #
[05/27 18:22:50   1554s] #  By Layer and Type:
[05/27 18:22:50   1554s] #
[05/27 18:22:50   1554s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:22:50   1554s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:22:50   1554s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:22:50   1554s] #  M1     |    17|      0|    16|     14|      8|   7|      5|     67|
[05/27 18:22:50   1554s] #  M2     |     3|      5|    13|      2|      0|   2|      8|     33|
[05/27 18:22:50   1554s] #  C1     |     0|      0|     0|      0|      0|   0|      2|      2|
[05/27 18:22:50   1554s] #  Totals |    20|      5|    29|     16|      8|   9|     15|    102|
[05/27 18:22:50   1554s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:22:50   1554s] #
[05/27 18:22:50   1554s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3737.21 (MB), peak = 4109.34 (MB)
[05/27 18:22:50   1554s] #start 68th optimization iteration ...
[05/27 18:23:02   1566s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:23:02   1566s] #   number of violations = 104
[05/27 18:23:02   1566s] #
[05/27 18:23:02   1566s] #  By Layer and Type:
[05/27 18:23:02   1566s] #
[05/27 18:23:02   1566s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:23:02   1566s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 18:23:02   1566s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:23:02   1566s] #  M1     |    17|    17|     16|      6|      8|   8|      3|     75|
[05/27 18:23:02   1566s] #  M2     |     6|     8|      2|      0|      0|   2|     10|     28|
[05/27 18:23:02   1566s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 18:23:02   1566s] #  Totals |    23|    25|     18|      6|      8|  10|     14|    104|
[05/27 18:23:02   1566s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 18:23:02   1566s] #
[05/27 18:23:02   1566s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3736.41 (MB), peak = 4109.34 (MB)
[05/27 18:23:02   1566s] #start 69th optimization iteration ...
[05/27 18:23:12   1577s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:23:12   1577s] #   number of violations = 85
[05/27 18:23:12   1577s] #
[05/27 18:23:12   1577s] #  By Layer and Type:
[05/27 18:23:12   1577s] #
[05/27 18:23:12   1577s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:23:12   1577s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:23:12   1577s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:23:12   1577s] #  M1     |      0|    16|    16|     14|      4|   5|      6|     61|
[05/27 18:23:12   1577s] #  M2     |      4|     4|     7|      0|      0|   2|      5|     22|
[05/27 18:23:12   1577s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/27 18:23:12   1577s] #  Totals |      5|    20|    23|     14|      4|   7|     12|     85|
[05/27 18:23:12   1577s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:23:12   1577s] #
[05/27 18:23:13   1577s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3735.74 (MB), peak = 4109.34 (MB)
[05/27 18:23:13   1577s] #start 70th optimization iteration ...
[05/27 18:23:22   1587s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:23:22   1587s] #   number of violations = 79
[05/27 18:23:22   1587s] #
[05/27 18:23:22   1587s] #  By Layer and Type:
[05/27 18:23:22   1587s] #
[05/27 18:23:22   1587s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:23:22   1587s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 18:23:22   1587s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:23:22   1587s] #  M1     |      0|    17|    16|     15|      5|   4|      3|     60|
[05/27 18:23:22   1587s] #  M2     |      4|     5|     4|      1|      0|   2|      2|     18|
[05/27 18:23:22   1587s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 18:23:22   1587s] #  Totals |      4|    22|    20|     16|      5|   6|      6|     79|
[05/27 18:23:22   1587s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:23:22   1587s] #
[05/27 18:23:22   1587s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3735.68 (MB), peak = 4109.34 (MB)
[05/27 18:23:22   1587s] #start 71th optimization iteration ...
[05/27 18:23:34   1599s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:23:34   1599s] #   number of violations = 86
[05/27 18:23:34   1599s] #
[05/27 18:23:34   1599s] #  By Layer and Type:
[05/27 18:23:34   1599s] #
[05/27 18:23:34   1599s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 18:23:34   1599s] #  -      | MetSpc| Short| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/27 18:23:34   1599s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 18:23:34   1599s] #  M1     |      2|    18|    14|     12|      4|      5|      6|     61|
[05/27 18:23:34   1599s] #  M2     |      4|     6|     7|      2|      0|      0|      6|     25|
[05/27 18:23:34   1599s] #  Totals |      6|    24|    21|     14|      4|      5|     12|     86|
[05/27 18:23:34   1599s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 18:23:34   1599s] #
[05/27 18:23:34   1599s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3753.66 (MB), peak = 4109.34 (MB)
[05/27 18:23:34   1599s] #start 72th optimization iteration ...
[05/27 18:23:49   1613s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:23:49   1613s] #   number of violations = 82
[05/27 18:23:49   1613s] #
[05/27 18:23:49   1613s] #  By Layer and Type:
[05/27 18:23:49   1613s] #
[05/27 18:23:49   1613s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:23:49   1613s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:23:49   1613s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:23:49   1613s] #  M1     |      0|    16|    15|     13|      4|   3|      6|     57|
[05/27 18:23:49   1613s] #  M2     |      4|     4|     9|      1|      0|   2|      5|     25|
[05/27 18:23:49   1613s] #  Totals |      4|    20|    24|     14|      4|   5|     11|     82|
[05/27 18:23:49   1613s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 18:23:49   1613s] #
[05/27 18:23:49   1613s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3773.72 (MB), peak = 4109.34 (MB)
[05/27 18:23:49   1613s] #start 73th optimization iteration ...
[05/27 18:24:06   1631s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:24:06   1631s] #   number of violations = 97
[05/27 18:24:06   1631s] #
[05/27 18:24:06   1631s] #  By Layer and Type:
[05/27 18:24:06   1631s] #
[05/27 18:24:06   1631s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 18:24:06   1631s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/27 18:24:06   1631s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 18:24:06   1631s] #  M1     |    21|      0|    12|     11|      4|      9|      7|     64|
[05/27 18:24:06   1631s] #  M2     |     6|      4|     9|      5|      0|      0|      9|     33|
[05/27 18:24:06   1631s] #  Totals |    27|      4|    21|     16|      4|      9|     16|     97|
[05/27 18:24:06   1631s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 18:24:06   1631s] #
[05/27 18:24:06   1631s] #cpu time = 00:00:18, elapsed time = 00:00:17, memory = 3772.89 (MB), peak = 4109.34 (MB)
[05/27 18:24:06   1631s] #start 74th optimization iteration ...
[05/27 18:24:17   1642s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:24:17   1642s] #   number of violations = 90
[05/27 18:24:17   1642s] #
[05/27 18:24:17   1642s] #  By Layer and Type:
[05/27 18:24:17   1642s] #
[05/27 18:24:17   1642s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 18:24:17   1642s] #  -      | Short| Color| EOLCol| CutSpc| CShort| C2MCon| Others| Totals|
[05/27 18:24:17   1642s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 18:24:17   1642s] #  M1     |    16|    15|     14|      4|      4|      8|      4|     65|
[05/27 18:24:17   1642s] #  M2     |     5|     6|      2|      0|      0|      0|     12|     25|
[05/27 18:24:17   1642s] #  Totals |    21|    21|     16|      4|      4|      8|     16|     90|
[05/27 18:24:17   1642s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 18:24:17   1642s] #
[05/27 18:24:17   1642s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3769.01 (MB), peak = 4109.34 (MB)
[05/27 18:24:17   1642s] #start 75th optimization iteration ...
[05/27 18:24:29   1654s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:24:29   1654s] #   number of violations = 100
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #  By Layer and Type:
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:29   1654s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:24:29   1654s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:29   1654s] #  M1     |    16|      0|    14|     12|     11|   5|      6|     64|
[05/27 18:24:29   1654s] #  M2     |     3|      6|    14|      5|      0|   1|      7|     36|
[05/27 18:24:29   1654s] #  Totals |    19|      6|    28|     17|     11|   6|     13|    100|
[05/27 18:24:29   1654s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3759.25 (MB), peak = 4109.34 (MB)
[05/27 18:24:29   1654s] #Complete Detail Routing.
[05/27 18:24:29   1654s] #Total wire length = 6057 um.
[05/27 18:24:29   1654s] #Total half perimeter of net bounding box = 4695 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER M1 = 115 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER M2 = 1295 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C1 = 1782 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C2 = 1816 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C3 = 1043 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C4 = 6 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C5 = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER JA = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER QA = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER QB = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER LB = 0 um.
[05/27 18:24:29   1654s] #Total number of vias = 9618
[05/27 18:24:29   1654s] #Total number of multi-cut vias = 1240 ( 12.9%)
[05/27 18:24:29   1654s] #Total number of single cut vias = 8378 ( 87.1%)
[05/27 18:24:29   1654s] #Up-Via Summary (total 9618):
[05/27 18:24:29   1654s] #                   single-cut          multi-cut      Total
[05/27 18:24:29   1654s] #-----------------------------------------------------------
[05/27 18:24:29   1654s] # M1              1308 ( 88.1%)       176 ( 11.9%)       1484
[05/27 18:24:29   1654s] # M2              3521 ( 86.8%)       536 ( 13.2%)       4057
[05/27 18:24:29   1654s] # C1              2460 ( 87.9%)       339 ( 12.1%)       2799
[05/27 18:24:29   1654s] # C2              1079 ( 85.1%)       189 ( 14.9%)       1268
[05/27 18:24:29   1654s] # C3                10 (100.0%)         0 (  0.0%)         10
[05/27 18:24:29   1654s] #-----------------------------------------------------------
[05/27 18:24:29   1654s] #                 8378 ( 87.1%)      1240 ( 12.9%)       9618 
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #Total number of DRC violations = 100
[05/27 18:24:29   1654s] ### Time Record (Detail Routing) is uninstalled.
[05/27 18:24:29   1654s] #Cpu time = 00:18:26
[05/27 18:24:29   1654s] #Elapsed time = 00:18:23
[05/27 18:24:29   1654s] #Increased memory = 52.71 (MB)
[05/27 18:24:29   1654s] #Total memory = 3757.66 (MB)
[05/27 18:24:29   1654s] #Peak memory = 4109.34 (MB)
[05/27 18:24:29   1654s] ### Time Record (Antenna Fixing) is installed.
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #start routing for process antenna violation fix ...
[05/27 18:24:29   1654s] ### Time Record (Data Preparation) is installed.
[05/27 18:24:29   1654s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:24:29   1654s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #  By Layer and Type:
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:29   1654s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:24:29   1654s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:29   1654s] #  M1     |    16|      0|    14|     12|     11|   5|      6|     64|
[05/27 18:24:29   1654s] #  M2     |     3|      6|    14|      5|      0|   1|      7|     36|
[05/27 18:24:29   1654s] #  Totals |    19|      6|    28|     17|     11|   6|     13|    100|
[05/27 18:24:29   1654s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3755.37 (MB), peak = 4109.34 (MB)
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #Total wire length = 6057 um.
[05/27 18:24:29   1654s] #Total half perimeter of net bounding box = 4695 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER M1 = 115 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER M2 = 1295 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C1 = 1782 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C2 = 1816 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C3 = 1043 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C4 = 6 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C5 = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER JA = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER QA = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER QB = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER LB = 0 um.
[05/27 18:24:29   1654s] #Total number of vias = 9618
[05/27 18:24:29   1654s] #Total number of multi-cut vias = 1240 ( 12.9%)
[05/27 18:24:29   1654s] #Total number of single cut vias = 8378 ( 87.1%)
[05/27 18:24:29   1654s] #Up-Via Summary (total 9618):
[05/27 18:24:29   1654s] #                   single-cut          multi-cut      Total
[05/27 18:24:29   1654s] #-----------------------------------------------------------
[05/27 18:24:29   1654s] # M1              1308 ( 88.1%)       176 ( 11.9%)       1484
[05/27 18:24:29   1654s] # M2              3521 ( 86.8%)       536 ( 13.2%)       4057
[05/27 18:24:29   1654s] # C1              2460 ( 87.9%)       339 ( 12.1%)       2799
[05/27 18:24:29   1654s] # C2              1079 ( 85.1%)       189 ( 14.9%)       1268
[05/27 18:24:29   1654s] # C3                10 (100.0%)         0 (  0.0%)         10
[05/27 18:24:29   1654s] #-----------------------------------------------------------
[05/27 18:24:29   1654s] #                 8378 ( 87.1%)      1240 ( 12.9%)       9618 
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #Total number of DRC violations = 100
[05/27 18:24:29   1654s] #Total number of process antenna violations = 0
[05/27 18:24:29   1654s] #Total number of net violated process antenna rule = 0
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #Total wire length = 6057 um.
[05/27 18:24:29   1654s] #Total half perimeter of net bounding box = 4695 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER M1 = 115 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER M2 = 1295 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C1 = 1782 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C2 = 1816 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C3 = 1043 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C4 = 6 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER C5 = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER JA = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER QA = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER QB = 0 um.
[05/27 18:24:29   1654s] #Total wire length on LAYER LB = 0 um.
[05/27 18:24:29   1654s] #Total number of vias = 9618
[05/27 18:24:29   1654s] #Total number of multi-cut vias = 1240 ( 12.9%)
[05/27 18:24:29   1654s] #Total number of single cut vias = 8378 ( 87.1%)
[05/27 18:24:29   1654s] #Up-Via Summary (total 9618):
[05/27 18:24:29   1654s] #                   single-cut          multi-cut      Total
[05/27 18:24:29   1654s] #-----------------------------------------------------------
[05/27 18:24:29   1654s] # M1              1308 ( 88.1%)       176 ( 11.9%)       1484
[05/27 18:24:29   1654s] # M2              3521 ( 86.8%)       536 ( 13.2%)       4057
[05/27 18:24:29   1654s] # C1              2460 ( 87.9%)       339 ( 12.1%)       2799
[05/27 18:24:29   1654s] # C2              1079 ( 85.1%)       189 ( 14.9%)       1268
[05/27 18:24:29   1654s] # C3                10 (100.0%)         0 (  0.0%)         10
[05/27 18:24:29   1654s] #-----------------------------------------------------------
[05/27 18:24:29   1654s] #                 8378 ( 87.1%)      1240 ( 12.9%)       9618 
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #Total number of DRC violations = 100
[05/27 18:24:29   1654s] #Total number of process antenna violations = 0
[05/27 18:24:29   1654s] #Total number of net violated process antenna rule = 0
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.52%
[05/27 18:24:29   1654s] ### Time Record (Antenna Fixing) is uninstalled.
[05/27 18:24:29   1654s] ### Time Record (Data Preparation) is installed.
[05/27 18:24:29   1654s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:24:29   1654s] ### Time Record (Post Route Via Swapping) is installed.
[05/27 18:24:29   1654s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/27 18:24:29   1654s] #
[05/27 18:24:29   1654s] #Start Post Route via swapping...
[05/27 18:24:29   1654s] #47.18% of area are rerouted by ECO routing.
[05/27 18:24:34   1658s] #   number of violations = 99
[05/27 18:24:34   1658s] #
[05/27 18:24:34   1658s] #  By Layer and Type:
[05/27 18:24:34   1658s] #
[05/27 18:24:34   1658s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:34   1658s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:24:34   1658s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:34   1658s] #  M1     |    16|      0|    14|     12|     11|   5|      6|     64|
[05/27 18:24:34   1658s] #  M2     |     3|      6|    14|      4|      0|   1|      7|     35|
[05/27 18:24:34   1658s] #  Totals |    19|      6|    28|     16|     11|   6|     13|     99|
[05/27 18:24:34   1658s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:34   1658s] #
[05/27 18:24:34   1658s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3756.89 (MB), peak = 4109.34 (MB)
[05/27 18:24:34   1658s] #CELL_VIEW TOP,init has 99 DRC violations
[05/27 18:24:34   1658s] #Total number of DRC violations = 99
[05/27 18:24:34   1658s] #Total number of process antenna violations = 0
[05/27 18:24:34   1658s] #Total number of net violated process antenna rule = 0
[05/27 18:24:34   1658s] #Post Route via swapping is done.
[05/27 18:24:34   1658s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/27 18:24:34   1658s] #Total wire length = 6057 um.
[05/27 18:24:34   1658s] #Total half perimeter of net bounding box = 4695 um.
[05/27 18:24:34   1658s] #Total wire length on LAYER M1 = 115 um.
[05/27 18:24:34   1658s] #Total wire length on LAYER M2 = 1295 um.
[05/27 18:24:34   1658s] #Total wire length on LAYER C1 = 1782 um.
[05/27 18:24:34   1658s] #Total wire length on LAYER C2 = 1816 um.
[05/27 18:24:34   1658s] #Total wire length on LAYER C3 = 1043 um.
[05/27 18:24:34   1658s] #Total wire length on LAYER C4 = 6 um.
[05/27 18:24:34   1658s] #Total wire length on LAYER C5 = 0 um.
[05/27 18:24:34   1658s] #Total wire length on LAYER JA = 0 um.
[05/27 18:24:34   1658s] #Total wire length on LAYER QA = 0 um.
[05/27 18:24:34   1658s] #Total wire length on LAYER QB = 0 um.
[05/27 18:24:34   1658s] #Total wire length on LAYER LB = 0 um.
[05/27 18:24:34   1658s] #Total number of vias = 9618
[05/27 18:24:34   1658s] #Total number of multi-cut vias = 7393 ( 76.9%)
[05/27 18:24:34   1658s] #Total number of single cut vias = 2225 ( 23.1%)
[05/27 18:24:34   1658s] #Up-Via Summary (total 9618):
[05/27 18:24:34   1658s] #                   single-cut          multi-cut      Total
[05/27 18:24:34   1658s] #-----------------------------------------------------------
[05/27 18:24:34   1658s] # M1               823 ( 55.5%)       661 ( 44.5%)       1484
[05/27 18:24:34   1658s] # M2               993 ( 24.5%)      3064 ( 75.5%)       4057
[05/27 18:24:34   1658s] # C1               359 ( 12.8%)      2440 ( 87.2%)       2799
[05/27 18:24:34   1658s] # C2                49 (  3.9%)      1219 ( 96.1%)       1268
[05/27 18:24:34   1658s] # C3                 1 ( 10.0%)         9 ( 90.0%)         10
[05/27 18:24:34   1658s] #-----------------------------------------------------------
[05/27 18:24:34   1658s] #                 2225 ( 23.1%)      7393 ( 76.9%)       9618 
[05/27 18:24:34   1658s] #
[05/27 18:24:34   1658s] ### Time Record (Data Preparation) is installed.
[05/27 18:24:34   1658s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:24:34   1658s] ### Time Record (Post Route Wire Spreading) is installed.
[05/27 18:24:34   1658s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/27 18:24:34   1658s] #
[05/27 18:24:34   1658s] #Start Post Route wire spreading..
[05/27 18:24:34   1658s] ### Time Record (Data Preparation) is installed.
[05/27 18:24:34   1658s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:24:34   1658s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/27 18:24:34   1658s] #
[05/27 18:24:34   1658s] #Start DRC checking..
[05/27 18:24:35   1660s] #   number of violations = 99
[05/27 18:24:35   1660s] #
[05/27 18:24:35   1660s] #  By Layer and Type:
[05/27 18:24:35   1660s] #
[05/27 18:24:35   1660s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:35   1660s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:24:35   1660s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:35   1660s] #  M1     |    16|      0|    14|     12|     11|   5|      6|     64|
[05/27 18:24:35   1660s] #  M2     |     3|      6|    14|      4|      0|   1|      7|     35|
[05/27 18:24:35   1660s] #  Totals |    19|      6|    28|     16|     11|   6|     13|     99|
[05/27 18:24:35   1660s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:35   1660s] #
[05/27 18:24:35   1660s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3757.31 (MB), peak = 4109.34 (MB)
[05/27 18:24:35   1660s] #CELL_VIEW TOP,init has 99 DRC violations
[05/27 18:24:35   1660s] #Total number of DRC violations = 99
[05/27 18:24:35   1660s] #Total number of process antenna violations = 0
[05/27 18:24:35   1660s] #Total number of net violated process antenna rule = 0
[05/27 18:24:35   1660s] ### Time Record (Data Preparation) is installed.
[05/27 18:24:35   1660s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:24:35   1660s] #
[05/27 18:24:35   1660s] #Start data preparation for wire spreading...
[05/27 18:24:35   1660s] #
[05/27 18:24:35   1660s] #Data preparation is done on Tue May 27 18:24:35 2025
[05/27 18:24:35   1660s] #
[05/27 18:24:35   1660s] ### track-assign engine-init starts on Tue May 27 18:24:35 2025 with memory = 3755.93 (MB), peak = 4109.34 (MB)
[05/27 18:24:35   1660s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.0 GB
[05/27 18:24:35   1660s] #
[05/27 18:24:35   1660s] #Start Post Route Wire Spread.
[05/27 18:24:35   1660s] #Done with 107 horizontal wires in 3 hboxes and 93 vertical wires in 3 hboxes.
[05/27 18:24:35   1660s] #Complete Post Route Wire Spread.
[05/27 18:24:35   1660s] #
[05/27 18:24:35   1660s] #Total wire length = 6091 um.
[05/27 18:24:35   1660s] #Total half perimeter of net bounding box = 4695 um.
[05/27 18:24:35   1660s] #Total wire length on LAYER M1 = 115 um.
[05/27 18:24:35   1660s] #Total wire length on LAYER M2 = 1297 um.
[05/27 18:24:35   1660s] #Total wire length on LAYER C1 = 1785 um.
[05/27 18:24:35   1660s] #Total wire length on LAYER C2 = 1832 um.
[05/27 18:24:35   1660s] #Total wire length on LAYER C3 = 1056 um.
[05/27 18:24:35   1660s] #Total wire length on LAYER C4 = 6 um.
[05/27 18:24:35   1660s] #Total wire length on LAYER C5 = 0 um.
[05/27 18:24:35   1660s] #Total wire length on LAYER JA = 0 um.
[05/27 18:24:35   1660s] #Total wire length on LAYER QA = 0 um.
[05/27 18:24:35   1660s] #Total wire length on LAYER QB = 0 um.
[05/27 18:24:35   1660s] #Total wire length on LAYER LB = 0 um.
[05/27 18:24:35   1660s] #Total number of vias = 9618
[05/27 18:24:35   1660s] #Total number of multi-cut vias = 7393 ( 76.9%)
[05/27 18:24:35   1660s] #Total number of single cut vias = 2225 ( 23.1%)
[05/27 18:24:35   1660s] #Up-Via Summary (total 9618):
[05/27 18:24:35   1660s] #                   single-cut          multi-cut      Total
[05/27 18:24:35   1660s] #-----------------------------------------------------------
[05/27 18:24:35   1660s] # M1               823 ( 55.5%)       661 ( 44.5%)       1484
[05/27 18:24:35   1660s] # M2               993 ( 24.5%)      3064 ( 75.5%)       4057
[05/27 18:24:35   1660s] # C1               359 ( 12.8%)      2440 ( 87.2%)       2799
[05/27 18:24:35   1660s] # C2                49 (  3.9%)      1219 ( 96.1%)       1268
[05/27 18:24:35   1660s] # C3                 1 ( 10.0%)         9 ( 90.0%)         10
[05/27 18:24:35   1660s] #-----------------------------------------------------------
[05/27 18:24:35   1660s] #                 2225 ( 23.1%)      7393 ( 76.9%)       9618 
[05/27 18:24:35   1660s] #
[05/27 18:24:35   1660s] ### Time Record (Data Preparation) is installed.
[05/27 18:24:35   1660s] ### Time Record (Data Preparation) is uninstalled.
[05/27 18:24:35   1660s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/27 18:24:35   1660s] #
[05/27 18:24:35   1660s] #Start DRC checking..
[05/27 18:24:37   1662s] #   number of violations = 99
[05/27 18:24:37   1662s] #
[05/27 18:24:37   1662s] #  By Layer and Type:
[05/27 18:24:37   1662s] #
[05/27 18:24:37   1662s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:37   1662s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:24:37   1662s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:37   1662s] #  M1     |    16|      0|    14|     12|     11|   5|      6|     64|
[05/27 18:24:37   1662s] #  M2     |     3|      6|    14|      4|      0|   1|      7|     35|
[05/27 18:24:37   1662s] #  Totals |    19|      6|    28|     16|     11|   6|     13|     99|
[05/27 18:24:37   1662s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:37   1662s] #
[05/27 18:24:37   1662s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3755.36 (MB), peak = 4109.34 (MB)
[05/27 18:24:37   1662s] #CELL_VIEW TOP,init has 99 DRC violations
[05/27 18:24:37   1662s] #Total number of DRC violations = 99
[05/27 18:24:37   1662s] #Total number of process antenna violations = 0
[05/27 18:24:37   1662s] #Total number of net violated process antenna rule = 0
[05/27 18:24:37   1662s] #   number of violations = 99
[05/27 18:24:37   1662s] #
[05/27 18:24:37   1662s] #  By Layer and Type:
[05/27 18:24:37   1662s] #
[05/27 18:24:37   1662s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:37   1662s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 18:24:37   1662s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:37   1662s] #  M1     |    16|      0|    14|     12|     11|   5|      6|     64|
[05/27 18:24:37   1662s] #  M2     |     3|      6|    14|      4|      0|   1|      7|     35|
[05/27 18:24:37   1662s] #  Totals |    19|      6|    28|     16|     11|   6|     13|     99|
[05/27 18:24:37   1662s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 18:24:37   1662s] #
[05/27 18:24:37   1662s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3750.28 (MB), peak = 4109.34 (MB)
[05/27 18:24:37   1662s] #CELL_VIEW TOP,init has 99 DRC violations
[05/27 18:24:37   1662s] #Total number of DRC violations = 99
[05/27 18:24:37   1662s] #Total number of process antenna violations = 0
[05/27 18:24:37   1662s] #Total number of net violated process antenna rule = 0
[05/27 18:24:37   1662s] #Post Route wire spread is done.
[05/27 18:24:37   1662s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/27 18:24:37   1662s] #Total wire length = 6091 um.
[05/27 18:24:37   1662s] #Total half perimeter of net bounding box = 4695 um.
[05/27 18:24:37   1662s] #Total wire length on LAYER M1 = 115 um.
[05/27 18:24:37   1662s] #Total wire length on LAYER M2 = 1297 um.
[05/27 18:24:37   1662s] #Total wire length on LAYER C1 = 1785 um.
[05/27 18:24:37   1662s] #Total wire length on LAYER C2 = 1832 um.
[05/27 18:24:37   1662s] #Total wire length on LAYER C3 = 1056 um.
[05/27 18:24:37   1662s] #Total wire length on LAYER C4 = 6 um.
[05/27 18:24:37   1662s] #Total wire length on LAYER C5 = 0 um.
[05/27 18:24:37   1662s] #Total wire length on LAYER JA = 0 um.
[05/27 18:24:37   1662s] #Total wire length on LAYER QA = 0 um.
[05/27 18:24:37   1662s] #Total wire length on LAYER QB = 0 um.
[05/27 18:24:37   1662s] #Total wire length on LAYER LB = 0 um.
[05/27 18:24:37   1662s] #Total number of vias = 9618
[05/27 18:24:37   1662s] #Total number of multi-cut vias = 7393 ( 76.9%)
[05/27 18:24:37   1662s] #Total number of single cut vias = 2225 ( 23.1%)
[05/27 18:24:37   1662s] #Up-Via Summary (total 9618):
[05/27 18:24:37   1662s] #                   single-cut          multi-cut      Total
[05/27 18:24:37   1662s] #-----------------------------------------------------------
[05/27 18:24:37   1662s] # M1               823 ( 55.5%)       661 ( 44.5%)       1484
[05/27 18:24:37   1662s] # M2               993 ( 24.5%)      3064 ( 75.5%)       4057
[05/27 18:24:37   1662s] # C1               359 ( 12.8%)      2440 ( 87.2%)       2799
[05/27 18:24:37   1662s] # C2                49 (  3.9%)      1219 ( 96.1%)       1268
[05/27 18:24:37   1662s] # C3                 1 ( 10.0%)         9 ( 90.0%)         10
[05/27 18:24:37   1662s] #-----------------------------------------------------------
[05/27 18:24:37   1662s] #                 2225 ( 23.1%)      7393 ( 76.9%)       9618 
[05/27 18:24:37   1662s] #
[05/27 18:24:37   1662s] #detailRoute Statistics:
[05/27 18:24:37   1662s] #Cpu time = 00:18:34
[05/27 18:24:37   1662s] #Elapsed time = 00:18:31
[05/27 18:24:37   1662s] #Increased memory = 43.26 (MB)
[05/27 18:24:37   1662s] #Total memory = 3748.20 (MB)
[05/27 18:24:37   1662s] #Peak memory = 4109.34 (MB)
[05/27 18:24:37   1662s] ### global_detail_route design signature (196): route=1533573987 flt_obj=0 vio=1600288309 shield_wire=1
[05/27 18:24:37   1662s] ### Time Record (DB Export) is installed.
[05/27 18:24:37   1662s] Extracting standard cell pins and blockage ...... 
[05/27 18:24:37   1662s] Pin and blockage extraction finished
[05/27 18:24:37   1662s] ### export design design signature (197): route=1533573987 fixed_route=2147340251 flt_obj=0 vio=1600288309 swire=282492057 shield_wire=1 net_attr=1531854974 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/27 18:24:37   1662s] ### Time Record (DB Export) is uninstalled.
[05/27 18:24:37   1662s] ### Time Record (Post Callback) is installed.
[05/27 18:24:37   1662s] ### Time Record (Post Callback) is uninstalled.
[05/27 18:24:37   1662s] #
[05/27 18:24:37   1662s] #globalDetailRoute statistics:
[05/27 18:24:37   1662s] #Cpu time = 00:20:29
[05/27 18:24:37   1662s] #Elapsed time = 00:20:43
[05/27 18:24:37   1662s] #Increased memory = 148.54 (MB)
[05/27 18:24:37   1662s] #Total memory = 3744.89 (MB)
[05/27 18:24:37   1662s] #Peak memory = 4109.34 (MB)
[05/27 18:24:37   1662s] #Number of warnings = 45
[05/27 18:24:37   1662s] #Total number of warnings = 89
[05/27 18:24:37   1662s] #Number of fails = 0
[05/27 18:24:37   1662s] #Total number of fails = 0
[05/27 18:24:37   1662s] #Complete globalDetailRoute on Tue May 27 18:24:37 2025
[05/27 18:24:37   1662s] #
[05/27 18:24:37   1662s] ### import design signature (198): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/27 18:24:37   1662s] ### Time Record (globalDetailRoute) is uninstalled.
[05/27 18:24:37   1662s] % End globalDetailRoute (date=05/27 18:24:37, total cpu=0:20:29, real=0:20:42, peak res=4109.3M, current mem=3709.9M)
[05/27 18:24:38   1663s] #Default setup view is reset to view_slow_mission.
[05/27 18:24:38   1663s] #Default setup view is reset to view_slow_mission.
[05/27 18:24:38   1663s] AAE_INFO: Post Route call back at the end of routeDesign
[05/27 18:24:38   1663s] #routeDesign: cpu time = 00:20:30, elapsed time = 00:20:44, memory = 3683.58 (MB), peak = 4109.34 (MB)
[05/27 18:24:38   1663s] ### Time Record (routeDesign) is uninstalled.
[05/27 18:24:38   1663s] #
[05/27 18:24:38   1663s] #  Scalability Statistics
[05/27 18:24:38   1663s] #
[05/27 18:24:38   1663s] #----------------------------+---------+-------------+------------+
[05/27 18:24:38   1663s] #  routeDesign               | cpu time| elapsed time| scalability|
[05/27 18:24:38   1663s] #----------------------------+---------+-------------+------------+
[05/27 18:24:38   1663s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/27 18:24:38   1663s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/27 18:24:38   1663s] #  Timing Data Generation    | 00:00:56|     00:01:12|         0.8|
[05/27 18:24:38   1663s] #  DB Import                 | 00:00:01|     00:00:01|         1.0|
[05/27 18:24:38   1663s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/27 18:24:38   1663s] #  Cell Pin Access           | 00:00:54|     00:00:53|         1.0|
[05/27 18:24:38   1663s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/27 18:24:38   1663s] #  Data Preparation          | 00:00:03|     00:00:03|         1.0|
[05/27 18:24:38   1663s] #  Global Routing            | 00:00:01|     00:00:00|         1.0|
[05/27 18:24:38   1663s] #  Track Assignment          | 00:00:01|     00:00:01|         1.0|
[05/27 18:24:38   1663s] #  Detail Routing            | 00:18:26|     00:18:23|         1.0|
[05/27 18:24:38   1663s] #  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
[05/27 18:24:38   1663s] #  Post Route Via Swapping   | 00:00:04|     00:00:04|         1.0|
[05/27 18:24:38   1663s] #  Post Route Wire Spreading | 00:00:03|     00:00:03|         1.0|
[05/27 18:24:38   1663s] #  Entire Command            | 00:20:30|     00:20:44|         1.0|
[05/27 18:24:38   1663s] #----------------------------+---------+-------------+------------+
[05/27 18:24:38   1663s] #
[05/27 18:24:38   1663s] 
[05/27 18:24:38   1663s] *** Summary of all messages that are not suppressed in this session:
[05/27 18:24:38   1663s] Severity  ID               Count  Summary                                  
[05/27 18:24:38   1663s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/27 18:24:38   1663s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/27 18:24:38   1663s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/27 18:24:38   1663s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/27 18:24:38   1663s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/27 18:24:38   1663s] WARNING   NRIF-95             55  Option setNanoRouteMode -routeTopRouting...
[05/27 18:24:38   1663s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/27 18:24:38   1663s] *** Message Summary: 111 warning(s), 0 error(s)
[05/27 18:24:38   1663s] 
[05/27 18:24:38   1663s] #% End routeDesign (date=05/27 18:24:38, total cpu=0:20:30, real=0:20:44, peak res=4109.3M, current mem=3683.6M)
[05/27 18:24:38   1663s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/27 18:24:48   1665s] invalid command name "check_drc"
[05/27 18:24:56   1667s] <CMD> verify_drc
[05/27 18:24:56   1667s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/27 18:24:56   1667s] #-check_same_via_cell true               # bool, default=false, user setting
[05/27 18:24:56   1667s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/27 18:24:56   1667s]  *** Starting Verify DRC (MEM: 3739.2) ***
[05/27 18:24:56   1667s] 
[05/27 18:24:56   1667s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:24:56   1667s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 18:24:56   1667s]   VERIFY DRC ...... Starting Verification
[05/27 18:24:56   1667s]   VERIFY DRC ...... Initializing
[05/27 18:24:56   1667s]   VERIFY DRC ...... Deleting Existing Violations
[05/27 18:24:56   1667s]   VERIFY DRC ...... Creating Sub-Areas
[05/27 18:24:56   1667s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/27 18:24:56   1667s]   VERIFY DRC ...... Using new threading
[05/27 18:24:56   1667s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/27 18:24:56   1667s]   VERIFY DRC ...... Sub-Area : 1 complete 25 Viols.
[05/27 18:24:56   1667s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/27 18:24:56   1667s]   VERIFY DRC ...... Sub-Area : 2 complete 14 Viols.
[05/27 18:24:56   1667s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/27 18:24:57   1667s]   VERIFY DRC ...... Sub-Area : 3 complete 43 Viols.
[05/27 18:24:57   1667s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/27 18:24:57   1667s]   VERIFY DRC ...... Sub-Area : 4 complete 17 Viols.
[05/27 18:24:57   1667s]  VERIFY_DRC: checking layers from LB to LB ...
[05/27 18:24:57   1667s]   VERIFY DRC ...... Using new threading
[05/27 18:24:57   1667s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/27 18:24:57   1667s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/27 18:24:57   1667s] 
[05/27 18:24:57   1667s]   Verification Complete : 99 Viols.
[05/27 18:24:57   1667s] 
[05/27 18:24:57   1667s]  Violation Summary By Layer and Type:
[05/27 18:24:57   1667s] 
[05/27 18:24:57   1667s] 	          Color    Short   EOLCol   C2MCon   MinStp      Enc   CutSpc   Others   Totals
[05/27 18:24:57   1667s] 	M1           14       16       12        0        0        0        0        0       42
[05/27 18:24:57   1667s] 	V1            0        0        0       11        0        5        4        2       22
[05/27 18:24:57   1667s] 	M2           14        3        4        0        6        0        0        7       34
[05/27 18:24:57   1667s] 	AY            0        0        0        0        0        1        0        0        1
[05/27 18:24:57   1667s] 	Totals       28       19       16       11        6        6        4        9       99
[05/27 18:24:57   1667s] 
[05/27 18:24:57   1667s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/27 18:24:57   1667s] 
[05/27 18:24:57   1667s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/27 18:25:14   1671s] invalid command name "delete_routes"
[05/27 18:27:18   1696s] <CMD> zoomBox -34.88300 -14.73800 81.68500 89.28100
[05/27 18:27:18   1696s] <CMD> zoomBox -49.57500 -37.15300 111.76500 106.81800
[05/27 18:27:18   1696s] <CMD> zoomBox -41.41400 -25.00600 95.72500 97.37000
[05/27 18:27:27   1698s] <CMD> zoomBox 39.79 36.035 40.83 37.05
[05/27 18:27:27   1698s] <CMD> zoomBox 39.79 36.035 40.83 37.05
[05/27 18:27:27   1698s] <CMD> zoomBox 39.79 36.035 40.83 37.05
[05/27 18:27:30   1699s] <CMD> zoomBox 39.81200 36.11800 40.77900 36.98100
[05/27 18:27:30   1699s] <CMD> zoomBox 39.87800 36.18700 40.70100 36.92100
[05/27 18:27:31   1699s] <CMD> zoomBox 40.00100 36.29200 40.59600 36.82300
[05/27 18:27:31   1699s] <CMD> zoomBox 40.12400 36.39700 40.49100 36.72400
[05/27 18:27:32   1699s] <CMD> zoomBox 40.18000 36.44500 40.44500 36.68100
[05/27 18:27:35   1700s] <CMD> selectInst U1394
[05/27 18:27:35   1701s] <CMD> is_innovus_plus
[05/27 18:27:40   1702s] <CMD> deselectAll
[05/27 18:27:40   1702s] <CMD> selectWire 40.1920 36.2980 40.2360 36.5820 3 {sh_sync_inst/counter[13]}
[05/27 18:27:45   1703s] <CMD> zoomBox 40.10800 36.38900 40.47500 36.71600
[05/27 18:31:07   1743s] <CMD> zoomBox 40.03000 36.29800 40.53800 36.75100
[05/27 18:31:07   1743s] <CMD> zoomBox 39.92700 36.17200 40.63000 36.79900
[05/27 18:31:07   1743s] <CMD> zoomBox 39.78900 35.99400 40.76200 36.86200
[05/27 18:31:08   1744s] <CMD> pan 0.02500 -3.75900
[05/27 18:31:09   1744s] <CMD> zoomBox 39.61500 35.65800 41.20100 37.07300
[05/27 18:31:10   1744s] <CMD> zoomBox 38.96200 34.93900 42.00200 37.65200
[05/27 18:31:32   1749s] <CMD> zoomBox 45.24 46.52 46.296 47.56
[05/27 18:31:33   1750s] <CMD> zoomBox 48.752 35.79 49.772 36.79
[05/27 18:31:36   1750s] <CMD> zoomBox 36.108 17.61 37.128 18.65
[05/27 18:31:37   1751s] <CMD> zoomBox 36.108 17.61 37.128 18.65
[05/27 18:31:37   1751s] <CMD> zoomBox 36.108 17.61 37.128 18.65
[05/27 18:31:43   1752s] <CMD> zoomBox 36.19600 17.76300 37.03900 18.51500
[05/27 18:31:44   1752s] <CMD> zoomBox 36.25900 17.82200 36.97600 18.46200
[05/27 18:31:45   1752s] <CMD> zoomBox 36.31200 17.87300 36.92200 18.41700
[05/27 18:31:45   1753s] <CMD> zoomBox 36.35700 17.91600 36.87600 18.37900
[05/27 18:31:46   1753s] <CMD> zoomBox 36.39600 17.95200 36.83700 18.34600
[05/27 18:31:48   1753s] <CMD> pan 0.04800 -18.52300
[05/27 18:31:49   1754s] <CMD> zoomBox 36.46600 17.90900 36.84200 18.24500
[05/27 18:31:55   1755s] <CMD> pan -0.15200 -18.56200
[05/27 18:31:56   1756s] <CMD> zoomBox 36.20500 17.84200 36.72700 18.30800
[05/27 18:31:56   1756s] <CMD> zoomBox 36.27200 17.87300 36.71600 18.26900
[05/27 18:31:57   1756s] <CMD> zoomBox 36.33000 17.89900 36.70800 18.23600
[05/27 18:31:58   1756s] <CMD> pan 0.11100 -18.42300
[05/27 18:31:58   1756s] <CMD> zoomBox 36.47500 17.93100 36.79600 18.21700
[05/27 18:31:58   1756s] <CMD> zoomBox 36.44100 17.90700 36.81900 18.24400
[05/27 18:31:58   1757s] <CMD> zoomBox 36.47400 17.93100 36.79600 18.21800
[05/27 18:35:31   1800s] <CMD> deselectAll
[05/27 18:35:31   1800s] <CMD> selectInst U1651
[05/27 18:35:32   1800s] <CMD> pan 0.01200 -18.53700
[05/27 18:35:32   1800s] <CMD> zoomBox 36.51100 17.97200 36.80900 18.21600
[05/27 18:35:32   1800s] <CMD> zoomBox 36.48600 17.93900 36.83600 18.22600
[05/27 18:35:33   1801s] <CMD> zoomBox 36.53200 17.99900 36.78600 18.20700
[05/27 18:35:33   1801s] <CMD> zoomBox 36.56500 18.04300 36.74900 18.19400
[05/27 18:35:34   1801s] <CMD> zoomBox 36.53100 17.99800 36.78600 18.20700
[05/27 18:35:34   1801s] <CMD> zoomBox 36.48300 17.93500 36.83700 18.22500
[05/27 18:35:37   1802s] <CMD> pan -0.00400 -18.43000
[05/27 18:35:37   1802s] <CMD> zoomBox 36.39300 18.00200 36.88400 18.40400
[05/27 18:35:38   1802s] <CMD> zoomBox 36.27400 17.93000 36.95400 18.48700
[05/27 18:35:38   1802s] <CMD> zoomBox 36.00500 17.76800 37.11400 18.67600
[05/27 18:35:39   1802s] <CMD> zoomBox 35.56800 17.50500 37.37500 18.98500
[05/27 18:35:39   1802s] <CMD> zoomBox 35.73700 17.60700 37.27300 18.86500
[05/27 18:35:39   1802s] <CMD> zoomBox 34.85700 17.07800 37.80200 19.49000
[05/27 18:35:39   1802s] <CMD> zoomBox 34.53200 16.88300 37.99700 19.72100
[05/27 18:35:40   1803s] <CMD> zoomBox 34.14900 16.65400 38.22600 19.99300
[05/27 18:35:43   1803s] <CMD> zoomBox 34.86400 17.08700 37.81100 19.50100
[05/27 18:35:43   1803s] <CMD> zoomBox 35.38200 17.40000 37.51100 19.14400
[05/27 18:35:44   1804s] <CMD> zoomBox 35.99800 17.77500 37.11000 18.68600
[05/27 18:35:45   1804s] <CMD> zoomBox 36.32600 17.97100 36.90700 18.44700
[05/27 18:35:45   1804s] <CMD> zoomBox 36.38000 18.00300 36.87400 18.40800
[05/27 18:35:45   1804s] <CMD> zoomBox 36.52300 18.09000 36.78100 18.30100
[05/27 18:35:46   1804s] <CMD> zoomBox 36.54700 18.10400 36.76600 18.28300
[05/27 18:35:51   1806s] <CMD> pan -0.03300 -18.50500
[05/27 18:35:55   1807s] <CMD> setLayerPreference M2 -isVisible 0
[05/27 18:35:57   1807s] <CMD> zoomBox 36.48900 18.03200 36.74700 18.24300
[05/27 18:35:57   1808s] <CMD> zoomBox 36.46000 18.02100 36.76300 18.26900
[05/27 18:35:58   1808s] <CMD> zoomBox 36.42500 18.00800 36.78200 18.30000
[05/27 18:35:58   1808s] <CMD> zoomBox 36.38400 17.99200 36.80400 18.33600
[05/27 18:36:02   1809s] <CMD> pan 0.02100 -18.42700
[05/27 18:36:06   1810s] <CMD> setLayerPreference M2 -isVisible 1
[05/27 18:36:08   1811s] <CMD> setLayerPreference node_overlay -isVisible 1
[05/27 18:36:08   1811s] 
[05/27 18:36:08   1811s] 
[05/27 18:36:08   1811s] 
[05/27 18:36:08   1811s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[05/27 18:36:08   1811s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[05/27 18:36:08   1811s] <CMD> fit
[05/27 18:36:11   1812s] <CMD> zoomBox -2.99200 0.40000 74.63500 63.98000
[05/27 18:36:12   1812s] <CMD> zoomBox 4.43800 3.63000 70.42100 57.67300
[05/27 18:36:12   1812s] <CMD> zoomBox 10.75300 6.37500 66.83900 52.31200
[05/27 18:36:12   1812s] <CMD> zoomBox 20.68300 10.69200 61.20600 43.88200
[05/27 18:36:12   1813s] <CMD> zoomBox 30.83100 15.11100 55.71700 35.49400
[05/27 18:36:13   1813s] <CMD> zoomBox 33.27500 16.16000 54.42800 33.48500
[05/27 18:36:13   1813s] <CMD> zoomBox 35.36700 17.05100 53.34800 31.77800
[05/27 18:36:13   1813s] <CMD> zoomBox 38.67500 18.45200 51.66700 29.09300
[05/27 18:36:13   1813s] <CMD> zoomBox 39.96700 18.99900 51.01000 28.04400
[05/27 18:36:14   1813s] <CMD> zoomBox 38.67100 18.45100 51.66400 29.09300
[05/27 18:36:14   1813s] <CMD> zoomBox 37.14800 17.80700 52.43400 30.32700
[05/27 18:36:14   1813s] <CMD> zoomBox 35.35600 17.04800 53.34000 31.77800
[05/27 18:36:14   1813s] <CMD> zoomBox 30.76700 15.10600 55.66000 35.49500
[05/27 18:36:15   1814s] <CMD> zoomBox 24.40400 12.42000 58.85900 40.64000
[05/27 18:36:15   1814s] <CMD> zoomBox 20.35800 10.71200 60.89300 43.91200
[05/27 18:36:16   1814s] <CMD> zoomBox -3.54900 -1.35200 74.10400 62.25000
[05/27 18:36:17   1814s] <CMD> zoomBox -22.76000 -11.04700 84.72100 76.98500
[05/27 18:36:19   1815s] <CMD> pan -8.82900 15.55100
[05/27 18:36:19   1815s] <CMD> zoomBox -31.58900 5.99600 59.77000 80.82300
[05/27 18:36:20   1815s] <CMD> zoomBox -50.59700 -6.78700 75.85200 96.78100
[05/27 18:36:20   1816s] <CMD> zoomBox -12.50800 15.96400 53.50000 70.02800
[05/27 18:36:21   1816s] <CMD> zoomBox -1.27900 22.70200 46.41300 61.76400
[05/27 18:36:21   1816s] <CMD> zoomBox 6.78100 27.52300 41.23900 55.74600
[05/27 18:36:21   1816s] <CMD> zoomBox 14.64300 32.16600 35.80600 49.50000
[05/27 18:36:22   1817s] <CMD> zoomBox 17.95900 34.08700 33.25100 46.61200
[05/27 18:36:22   1817s] <CMD> zoomBox 21.98700 36.39900 29.96900 42.93700
[05/27 18:36:22   1817s] <CMD> zoomBox 22.64400 36.77400 29.42900 42.33100
[05/27 18:36:23   1817s] <CMD> zoomBox 24.08000 37.58900 28.24800 41.00300
[05/27 18:36:26   1818s] <CMD> setLayerPreference node_overlay -isVisible 0
[05/27 18:36:27   1818s] <CMD> setLayerPreference node_track -isVisible 1
[05/27 18:36:28   1819s] <CMD> setLayerPreference node_track -isVisible 0
[05/27 18:36:29   1819s] <CMD> setLayerPreference node_net -isVisible 0
[05/27 18:36:31   1819s] <CMD> setLayerPreference node_net -isVisible 1
[05/27 18:37:11   1827s] <CMD> panCenter 25.13700 38.87900
[05/27 18:37:12   1827s] <CMD> zoomBox 22.16400 36.65100 27.93400 41.37700
[05/27 18:37:12   1828s] <CMD> zoomBox 22.79700 37.01300 27.70100 41.03000
[05/27 18:37:12   1828s] <CMD> zoomBox 23.76100 37.54400 27.30500 40.44700
[05/27 18:37:13   1828s] <CMD> zoomBox 24.13900 37.75500 27.15200 40.22300
[05/27 18:37:13   1828s] <CMD> zoomBox 24.96800 38.21900 26.82000 39.73600
[05/27 18:37:13   1828s] <CMD> zoomBox 25.16600 38.33000 26.74100 39.62000
[05/27 18:37:14   1828s] <CMD> zoomBox 25.60100 38.57200 26.56900 39.36500
[05/27 18:37:14   1828s] <CMD> zoomBox 25.70500 38.63000 26.52800 39.30400
[05/27 18:37:15   1829s] <CMD> zoomBox 25.92700 38.58500 26.62700 39.15800
[05/27 18:37:16   1829s] <CMD> pan 0.35200 12.85000
[05/27 18:37:17   1829s] <CMD> zoomBox 26.05700 38.64100 26.65200 39.12800
[05/27 18:37:17   1829s] <CMD> zoomBox 25.93900 38.56000 26.76300 39.23500
[05/27 18:37:28   1832s] <CMD> pan 0.33800 12.56700
[05/27 18:37:31   1833s] <CMD> pan 0.30100 12.31600
[05/27 18:37:32   1834s] <CMD> zoomBox 26.74100 38.69900 27.33700 39.18700
[05/27 18:37:32   1834s] <CMD> zoomBox 26.80400 38.74000 27.31100 39.15500
[05/27 18:37:33   1834s] <CMD> zoomBox 26.85800 38.77500 27.28900 39.12800
[05/27 18:37:33   1834s] <CMD> zoomBox 26.97500 38.85000 27.24000 39.06700
[05/27 18:37:33   1834s] <CMD> zoomBox 27.00300 38.86800 27.22800 39.05200
[05/27 18:37:34   1834s] <CMD> zoomBox 26.85600 38.77400 27.29000 39.12900
[05/27 18:37:35   1834s] <CMD> zoomBox 26.57400 38.59600 27.40800 39.27900
[05/27 18:37:40   1836s] <CMD> pan -0.12100 12.03400
[05/27 18:37:41   1836s] <CMD> panCenter 26.97400 38.77300
[05/27 18:37:42   1837s] <CMD> pan -0.47600 12.00000
[05/27 18:37:46   1838s] <CMD> pan -0.13600 12.49500
[05/27 18:38:36   1848s] <CMD> deselectAll
[05/27 18:38:36   1848s] <CMD> selectInst U1510
[05/27 18:38:36   1849s] <CMD> zoomBox 26.00900 38.62500 26.71800 39.20600
[05/27 18:38:37   1849s] <CMD> zoomBox 26.10900 38.70300 26.62200 39.12300
[05/27 18:38:37   1849s] <CMD> zoomBox 26.18200 38.75800 26.55300 39.06200
[05/27 18:38:37   1849s] <CMD> zoomBox 26.21000 38.77900 26.52600 39.03800
[05/27 18:38:38   1849s] <CMD> zoomBox 26.18100 38.75700 26.55300 39.06200
[05/27 18:38:39   1849s] <CMD> pan -0.05400 12.65200
[05/27 18:38:39   1850s] <CMD> zoomBox 26.12700 38.77900 26.56500 39.13800
[05/27 18:38:40   1850s] <CMD> zoomBox 26.08700 38.76300 26.60200 39.18500
[05/27 18:39:03   1855s] <CMD> setLayerPreference CA -isVisible 0
[05/27 18:39:04   1855s] <CMD> setLayerPreference CA -isVisible 1
[05/27 18:39:04   1855s] <CMD> setLayerPreference CA -isVisible 0
[05/27 18:39:05   1855s] <CMD> setLayerPreference CA -isVisible 1
[05/27 18:39:05   1855s] <CMD> setLayerPreference M1 -isVisible 0
[05/27 18:39:06   1855s] <CMD> setLayerPreference M1 -isVisible 1
[05/27 18:39:07   1856s] <CMD> setLayerPreference V1 -isVisible 0
[05/27 18:39:07   1856s] <CMD> setLayerPreference V1 -isVisible 1
[05/27 18:39:08   1856s] <CMD> setLayerPreference V1 -isVisible 0
[05/27 18:39:08   1856s] <CMD> setLayerPreference V1 -isVisible 1
[05/27 18:39:10   1856s] <CMD> setLayerPreference M2 -isVisible 0
[05/27 18:39:10   1856s] <CMD> setLayerPreference M2 -isVisible 1
[05/27 18:39:11   1856s] <CMD> setLayerPreference M2 -isVisible 0
[05/27 18:39:11   1857s] <CMD> setLayerPreference M2 -isVisible 1
[05/27 18:39:13   1857s] <CMD> setLayerPreference M2 -isVisible 0
[05/27 18:39:13   1857s] <CMD> setLayerPreference M2 -isVisible 1
[05/27 18:39:14   1857s] <CMD> setLayerPreference AY -isVisible 0
[05/27 18:39:14   1857s] <CMD> setLayerPreference AY -isVisible 1
[05/27 18:39:15   1857s] <CMD> setLayerPreference AY -isVisible 0
[05/27 18:39:15   1857s] <CMD> setLayerPreference AY -isVisible 1
[05/27 18:39:17   1858s] <CMD> setLayerPreference C1 -isVisible 0
[05/27 18:39:18   1858s] <CMD> setLayerPreference C1 -isVisible 1
[05/27 18:39:18   1858s] <CMD> setLayerPreference C1 -isVisible 0
[05/27 18:39:19   1858s] <CMD> setLayerPreference C1 -isVisible 1
[05/27 18:39:21   1858s] <CMD> setLayerPreference C1 -isVisible 0
[05/27 18:39:21   1858s] <CMD> setLayerPreference C1 -isVisible 1
[05/27 18:39:24   1859s] <CMD> setLayerPreference C2 -isVisible 0
[05/27 18:39:24   1859s] <CMD> setLayerPreference C2 -isVisible 1
[05/27 18:39:26   1859s] <CMD> setLayerPreference A2 -isVisible 0
[05/27 18:39:26   1859s] <CMD> setLayerPreference A2 -isVisible 1
[05/27 18:39:27   1860s] <CMD> setLayerPreference A2 -isVisible 0
[05/27 18:39:28   1860s] <CMD> setLayerPreference A2 -isVisible 1
[05/27 18:39:30   1860s] <CMD> setLayerPreference C3 -isVisible 0
[05/27 18:39:31   1860s] <CMD> setLayerPreference C3 -isVisible 1
[05/27 18:39:31   1861s] <CMD> setLayerPreference C3 -isVisible 0
[05/27 18:39:32   1861s] <CMD> setLayerPreference C3 -isVisible 1
[05/27 18:39:36   1862s] <CMD> zoomBox 26.02400 38.66700 26.73700 39.25100
[05/27 18:39:37   1862s] <CMD> pan -0.05600 12.92600
[05/27 18:39:37   1862s] <CMD> zoomBox 25.91300 38.91800 26.75200 39.60500
[05/27 18:39:37   1862s] <CMD> zoomBox 25.84800 38.88000 26.83500 39.68800
[05/27 18:39:37   1862s] <CMD> zoomBox 25.77200 38.83500 26.93300 39.78600
[05/27 18:39:42   1864s] <CMD> pan -0.06000 13.57900
[05/27 18:39:46   1865s] <CMD> pan 0.06800 13.93200
[05/27 18:39:47   1866s] <CMD> pan 0.00000 13.23900
[05/27 18:39:48   1866s] <CMD> pan 0.01200 12.72000
[05/27 18:39:49   1867s] <CMD> pan -0.05600 13.05400
[05/27 18:39:49   1867s] <CMD> zoomBox 25.60900 38.79100 26.97500 39.91000
[05/27 18:39:50   1867s] <CMD> pan -0.05500 13.72400
[05/27 18:39:53   1868s] <CMD> pan -0.10100 14.43600
[05/27 18:39:57   1869s] <CMD> pan -0.00600 14.53400
[05/27 18:40:01   1871s] <CMD> pan -0.44900 14.53500
[05/27 18:40:05   1872s] <CMD> pan -0.72700 15.09600
[05/27 18:40:07   1872s] <CMD> pan 0.41500 15.91100
[05/27 18:40:08   1873s] <CMD> zoomBox 24.29200 39.66000 26.51800 41.48300
[05/27 18:40:09   1873s] <CMD> zoomBox 24.70100 40.21500 26.07000 41.33600
[05/27 18:40:09   1873s] <CMD> zoomBox 24.95200 40.55600 25.79400 41.24600
[05/27 18:40:09   1873s] <CMD> zoomBox 25.09700 40.75000 25.61500 41.17400
[05/27 18:40:10   1873s] <CMD> zoomBox 25.20700 40.89600 25.47800 41.11800
[05/27 18:40:11   1874s] <CMD> zoomBox 25.08500 40.75500 25.60800 41.18300
[05/27 18:40:11   1874s] <CMD> zoomBox 24.92800 40.57300 25.78000 41.27100
[05/27 18:40:11   1874s] <CMD> zoomBox 24.85600 40.48900 25.85900 41.31100
[05/27 18:40:15   1875s] <CMD> pan 0.47800 16.04000
[05/27 18:40:29   1878s] <CMD> deselectAll
[05/27 18:40:29   1878s] <CMD> selectInst {sh_sync_inst/pulse_gen_count_reg[0]}
[05/27 18:40:29   1878s] <CMD> zoomBox 25.10000 40.84300 26.48900 41.98100
[05/27 18:40:29   1878s] <CMD> zoomBox 24.56700 40.73900 26.83100 42.59300
[05/27 18:40:30   1879s] <CMD> zoomBox 24.31100 40.67700 26.97500 42.85900
[05/27 18:40:30   1879s] <CMD> zoomBox 23.22600 40.40700 27.56500 43.96100
[05/27 18:40:31   1879s] <CMD> zoomBox 20.65200 39.77200 28.96500 46.58100
[05/27 18:40:31   1879s] <CMD> zoomBox 17.26200 38.94400 30.80000 50.03200
[05/27 18:40:33   1880s] <CMD> zoomBox 19.64100 40.26500 26.70900 46.05400
[05/27 18:40:33   1880s] <CMD> zoomBox 21.26300 40.95600 24.40100 43.52600
[05/27 18:40:34   1880s] <CMD> zoomBox 21.76100 41.18800 23.69000 42.76800
[05/27 18:40:34   1880s] <CMD> zoomBox 22.13500 41.47700 23.52900 42.61900
[05/27 18:40:35   1880s] <CMD> zoomBox 22.34200 41.67700 23.35000 42.50300
[05/27 18:40:35   1880s] <CMD> zoomBox 22.53800 41.88200 23.15800 42.39000
[05/27 18:40:35   1881s] <CMD> zoomBox 22.63100 41.97700 23.07900 42.34400
[05/27 18:40:36   1881s] <CMD> zoomBox 22.53800 41.88200 23.15800 42.39000
[05/27 18:40:37   1881s] <CMD> zoomBox 22.47800 41.82100 23.20800 42.41900
[05/27 18:40:44   1883s] <CMD> pan -0.12800 19.34600
[05/27 18:40:48   1884s] <CMD> zoomBox 22.23100 41.68900 23.24300 42.51800
[05/27 18:40:48   1884s] <CMD> zoomBox 22.15600 41.60400 23.34600 42.57900
[05/27 18:40:50   1884s] <CMD> zoomBox 22.39400 41.87500 23.01700 42.38500
[05/27 18:40:51   1884s] <CMD> zoomBox 22.49400 41.98800 22.87800 42.30300
[05/27 18:40:53   1885s] <CMD> zoomBox 22.38900 41.87100 23.01700 42.38500
[05/27 18:40:57   1886s] <CMD> pan 0.22900 19.42000
[05/27 18:40:58   1886s] <CMD> zoomBox 22.49100 41.72800 23.36100 42.44100
[05/27 18:40:58   1886s] <CMD> zoomBox 22.40900 41.67600 23.43400 42.51600
[05/27 18:40:59   1887s] <CMD> pan 0.40200 19.21500
[05/27 18:40:59   1887s] <CMD> zoomBox 22.57200 41.48200 23.99300 42.64600
[05/27 18:40:59   1887s] <CMD> zoomBox 22.68000 41.38700 24.35300 42.75700
[05/27 18:41:00   1887s] <CMD> pan 0.67100 18.97600
[05/27 18:41:04   1889s] <CMD> pan 0.65500 17.78100
[05/27 18:41:07   1890s] <CMD> pan 0.60700 16.64200
[05/27 18:41:08   1890s] <CMD> zoomBox 23.93100 40.13000 26.24700 42.02700
[05/27 18:41:08   1890s] <CMD> zoomBox 23.67700 39.97700 26.40200 42.20900
[05/27 18:41:08   1890s] <CMD> zoomBox 24.31300 40.39500 25.98800 41.76700
[05/27 18:41:09   1890s] <CMD> zoomBox 24.79600 40.71400 25.67200 41.43100
[05/27 18:41:09   1891s] <CMD> zoomBox 25.09000 40.90700 25.47900 41.22600
[05/27 18:41:13   1892s] <CMD> pan 0.03100 15.80900
[05/27 18:41:14   1892s] <CMD> zoomBox 25.04300 40.85800 25.58100 41.29900
[05/27 18:41:22   1894s] <CMD> pan 0.01000 15.62800
[05/27 18:41:26   1895s] <CMD> pan -0.28100 15.61600
[05/27 18:41:28   1896s] <CMD> pan -0.21900 15.79800
[05/27 18:41:30   1896s] <CMD> pan 0.25000 16.17900
[05/27 18:41:31   1897s] <CMD> pan 0.17700 16.07000
[05/27 18:41:40   1899s] <CMD> setLayerPreference node_overlay -isVisible 1
[05/27 18:41:40   1899s] <CMD> fit
[05/27 18:41:42   1899s] <CMD> setLayerPreference node_overlay -isVisible 0
[05/27 18:41:42   1900s] <CMD> setLayerPreference node_overlay -isVisible 1
[05/27 18:41:42   1900s] <CMD> fit
[05/27 18:41:45   1900s] <CMD> setLayerPreference node_overlay -isVisible 0
[05/27 18:41:46   1901s] <CMD> setLayerPreference node_power -isVisible 1
[05/27 18:41:47   1901s] <CMD> setLayerPreference node_power -isVisible 0
[05/27 18:41:47   1901s] <CMD> setLayerPreference node_power -isVisible 1
[05/27 18:41:50   1901s] <CMD> setLayerPreference node_power -isVisible 0
[05/27 18:41:50   1902s] <CMD> setLayerPreference node_power -isVisible 1
[05/27 18:41:52   1902s] <CMD> setLayerPreference node_partition -isVisible 0
[05/27 18:41:53   1902s] <CMD> setLayerPreference node_partition -isVisible 1
[05/27 18:42:27   1910s] <CMD> setLayerPreference gdsii -isVisible 1
[05/27 18:42:28   1910s] <CMD> setLayerPreference gdsii -isVisible 0
[05/27 18:42:33   1912s] <CMD> zoomBox -0.23900 5.19900 55.84800 51.13700
[05/27 18:42:34   1912s] <CMD> zoomBox 8.36700 8.20100 48.89000 41.39100
[05/27 18:42:34   1912s] <CMD> zoomBox 17.02200 10.34900 46.30000 34.32900
[05/27 18:42:34   1912s] <CMD> zoomBox 25.88400 12.70700 43.86400 27.43300
[05/27 18:42:35   1912s] <CMD> zoomBox 30.19600 13.74000 43.18700 24.38000
[05/27 18:42:35   1912s] <CMD> zoomBox 34.49500 14.74800 42.47400 21.28300
[05/27 18:42:35   1912s] <CMD> zoomBox 37.10500 15.36000 42.00600 19.37400
[05/27 18:42:36   1913s] <CMD> zoomBox 38.49800 15.81200 41.50900 18.27800
[05/27 18:42:36   1913s] <CMD> zoomBox 39.52800 16.17900 41.09900 17.46600
[05/27 18:42:36   1913s] <CMD> zoomBox 40.11000 16.37300 40.93200 17.04600
[05/27 18:42:37   1913s] <CMD> zoomBox 40.28700 16.43100 40.88200 16.91800
[05/27 18:42:41   1914s] <CMD> pan 0.06000 -23.84400
[05/27 18:42:43   1915s] <CMD> deselectAll
[05/27 18:42:43   1915s] <CMD> selectInst U1674
[05/27 19:03:48   2153s] <CMD> zoomBox 40.28000 16.38700 40.98000 16.96000
[05/27 19:03:48   2153s] <CMD> zoomBox 40.20300 16.32500 41.02600 16.99900
[05/27 19:03:48   2153s] <CMD> zoomBox 40.11400 16.25500 41.08200 17.04800
[05/27 19:07:00   2189s] <CMD> deselectAll
[05/27 19:07:00   2189s] <CMD> zoomBox 40.08800 16.18700 41.22700 17.12000
[05/27 19:07:00   2189s] <CMD> zoomBox 40.01500 16.01100 41.59300 17.30300
[05/27 19:07:01   2189s] <CMD> zoomBox 39.85100 15.61200 42.42000 17.71600
[05/27 19:07:01   2189s] <CMD> zoomBox 39.68800 15.21500 43.24300 18.12700
[05/27 19:07:01   2189s] <CMD> zoomBox 39.45900 14.66500 44.38100 18.69600
[05/27 19:07:01   2189s] <CMD> zoomBox 39.31200 14.31500 45.10300 19.05800
[05/27 19:07:02   2189s] <CMD> zoomBox 39.13700 13.90400 45.95000 19.48400
[05/27 19:07:02   2189s] <CMD> zoomBox 38.88200 13.42600 46.89700 19.99100
[05/27 19:07:02   2189s] <CMD> zoomBox 38.21800 12.19700 49.31300 21.28400
[05/27 19:07:03   2189s] <CMD> zoomBox 37.79100 11.41600 50.84400 22.10700
[05/27 19:07:03   2189s] <CMD> zoomBox 37.28600 10.50000 52.64300 23.07800
[05/27 19:07:03   2190s] <CMD> zoomBox 36.68300 9.42500 54.75000 24.22300
[05/27 19:07:03   2190s] <CMD> zoomBox 35.10400 6.68200 60.11100 27.16400
[05/27 19:07:03   2190s] <CMD> zoomBox 34.09500 4.93800 63.51500 29.03400
[05/27 19:07:04   2190s] <CMD> zoomBox 32.90800 2.89100 67.52000 31.24000
[05/27 19:07:04   2190s] <CMD> zoomBox 31.51200 0.48400 72.23200 33.83600
[05/27 19:07:05   2190s] <CMD> pan -13.76700 -20.12100
[05/27 19:07:05   2190s] <CMD> zoomBox 21.37300 12.93200 55.98600 41.28200
[05/27 19:07:06   2191s] <CMD> zoomBox 13.80800 14.31800 54.53000 47.67100
[05/27 19:07:06   2191s] <CMD> pan -9.02000 -6.57000
[05/27 19:11:12   2237s] <CMD> optDesign -drv
[05/27 19:11:12   2237s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3917.5M, totSessionCpu=0:37:18 **
[05/27 19:11:12   2237s] 
[05/27 19:11:12   2237s] Active Setup views: view_slow_mission 
[05/27 19:11:12   2237s] *** optDesign #1 [begin] () : totSession cpu/real = 0:37:17.9/1:28:19.4 (0.4), mem = 4421.5M
[05/27 19:11:12   2237s] Info: 1 threads available for lower-level modules during optimization.
[05/27 19:11:12   2237s] GigaOpt running with 1 threads.
[05/27 19:11:12   2237s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:37:17.9/1:28:19.4 (0.4), mem = 4421.5M
[05/27 19:11:12   2237s] **INFO: User settings:
[05/27 19:11:12   2237s] setDesignMode -process                                         22
[05/27 19:11:12   2237s] setExtractRCMode -coupling_c_th                                3
[05/27 19:11:12   2237s] setExtractRCMode -engine                                       preRoute
[05/27 19:11:12   2237s] setExtractRCMode -relative_c_th                                0.03
[05/27 19:11:12   2237s] setExtractRCMode -total_c_th                                   5
[05/27 19:11:12   2237s] setDelayCalMode -enable_high_fanout                            true
[05/27 19:11:12   2237s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[05/27 19:11:12   2237s] setDelayCalMode -engine                                        aae
[05/27 19:11:12   2237s] setDelayCalMode -ignoreNetLoad                                 false
[05/27 19:11:12   2237s] setDelayCalMode -socv_accuracy_mode                            low
[05/27 19:11:12   2237s] setOptMode -opt_view_pruning_hold_views_active_list            { view_fast_mission }
[05/27 19:11:12   2237s] setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
[05/27 19:11:12   2237s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
[05/27 19:11:12   2237s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
[05/27 19:11:12   2237s] setOptMode -opt_drv_margin                                     0
[05/27 19:11:12   2237s] setOptMode -opt_drv                                            true
[05/27 19:11:12   2237s] setOptMode -opt_resize_flip_flops                              true
[05/27 19:11:12   2237s] setOptMode -opt_setup_target_slack                             0
[05/27 19:11:12   2237s] setPlaceMode -place_detail_check_route                         true
[05/27 19:11:12   2237s] setPlaceMode -place_detail_dpt_flow                            true
[05/27 19:11:12   2237s] setPlaceMode -place_global_clock_power_driven                  true
[05/27 19:11:12   2237s] setPlaceMode -place_global_clock_power_driven_effort           high
[05/27 19:11:12   2237s] setPlaceMode -place_global_cong_effort                         high
[05/27 19:11:12   2237s] setPlaceMode -place_global_place_io_pins                       true
[05/27 19:11:12   2237s] setAnalysisMode -analysisType                                  bcwc
[05/27 19:11:12   2237s] setAnalysisMode -checkType                                     setup
[05/27 19:11:12   2237s] setAnalysisMode -clkSrcPath                                    false
[05/27 19:11:12   2237s] setAnalysisMode -clockPropagation                              forcedIdeal
[05/27 19:11:12   2237s] setAnalysisMode -usefulSkew                                    true
[05/27 19:11:12   2237s] setRouteMode -earlyGlobalRouteSecondPG                         false
[05/27 19:11:12   2237s] 
[05/27 19:11:12   2237s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/27 19:11:13   2238s] Need call spDPlaceInit before registerPrioInstLoc.
[05/27 19:11:13   2238s] OPERPROF: Starting DPlace-Init at level 1, MEM:4431.1M, EPOCH TIME: 1748387473.093130
[05/27 19:11:13   2238s] Processing tracks to init pin-track alignment.
[05/27 19:11:13   2238s] z: 1, totalTracks: 1
[05/27 19:11:13   2238s] z: 3, totalTracks: 1
[05/27 19:11:13   2238s] z: 5, totalTracks: 1
[05/27 19:11:13   2238s] z: 7, totalTracks: 1
[05/27 19:11:13   2238s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/27 19:11:13   2238s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 19:11:13   2238s] Initializing Route Infrastructure for color support ...
[05/27 19:11:13   2238s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4431.1M, EPOCH TIME: 1748387473.094036
[05/27 19:11:13   2238s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.020, REAL:0.008, MEM:4431.1M, EPOCH TIME: 1748387473.102099
[05/27 19:11:13   2238s] Route Infrastructure Initialized for color support successfully.
[05/27 19:11:13   2238s] Cell TOP LLGs are deleted
[05/27 19:11:13   2238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:13   2238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:13   2238s] # Building TOP llgBox search-tree.
[05/27 19:11:13   2238s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 19:11:13   2238s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4431.1M, EPOCH TIME: 1748387473.128028
[05/27 19:11:13   2238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:13   2238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:13   2238s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4431.1M, EPOCH TIME: 1748387473.129055
[05/27 19:11:13   2238s] Max number of tech site patterns supported in site array is 256.
[05/27 19:11:13   2238s] Core basic site is GF22_DST
[05/27 19:11:13   2238s] Processing tracks to init pin-track alignment.
[05/27 19:11:13   2238s] z: 1, totalTracks: 1
[05/27 19:11:13   2238s] z: 3, totalTracks: 1
[05/27 19:11:13   2238s] z: 5, totalTracks: 1
[05/27 19:11:13   2238s] z: 7, totalTracks: 1
[05/27 19:11:13   2238s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 19:11:13   2238s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 19:11:13   2238s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 19:11:13   2238s] SiteArray: use 430,080 bytes
[05/27 19:11:13   2238s] SiteArray: current memory after site array memory allocation 4431.1M
[05/27 19:11:13   2238s] SiteArray: FP blocked sites are writable
[05/27 19:11:13   2238s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 19:11:13   2238s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4431.1M, EPOCH TIME: 1748387473.328427
[05/27 19:11:13   2238s] Process 27916 wires and vias for routing blockage analysis
[05/27 19:11:13   2238s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.007, MEM:4431.1M, EPOCH TIME: 1748387473.334969
[05/27 19:11:13   2238s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 19:11:13   2238s] Atter site array init, number of instance map data is 0.
[05/27 19:11:13   2238s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.290, REAL:0.290, MEM:4431.1M, EPOCH TIME: 1748387473.419023
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:11:13   2238s] OPERPROF:     Starting CMU at level 3, MEM:4431.1M, EPOCH TIME: 1748387473.420272
[05/27 19:11:13   2238s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.011, MEM:4431.1M, EPOCH TIME: 1748387473.431413
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 19:11:13   2238s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.300, REAL:0.304, MEM:4431.1M, EPOCH TIME: 1748387473.431845
[05/27 19:11:13   2238s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4431.1M, EPOCH TIME: 1748387473.431940
[05/27 19:11:13   2238s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4431.1M, EPOCH TIME: 1748387473.432380
[05/27 19:11:13   2238s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4431.1MB).
[05/27 19:11:13   2238s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.340, REAL:0.341, MEM:4431.1M, EPOCH TIME: 1748387473.433704
[05/27 19:11:13   2238s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4431.1M, EPOCH TIME: 1748387473.434153
[05/27 19:11:13   2238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:13   2238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:13   2238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:13   2238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:13   2238s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.039, MEM:4384.1M, EPOCH TIME: 1748387473.473109
[05/27 19:11:13   2238s] **DIAG[coeABC.tcl:setGenusDesignStateEnumFromDesignStageMask]: Unkown design stage "opt_design_drv"
[05/27 19:11:13   2238s] **INFO: Using Advanced Metric Collection system.
[05/27 19:11:13   2238s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3906.2M, totSessionCpu=0:37:19 **
[05/27 19:11:13   2238s] **WARN: (IMPOPT-3318):	Missing -preCTS|-postCTS|-postRoute option.
[05/27 19:11:13   2238s] **ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
[05/27 19:11:13   2238s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/27 19:11:13   2238s] UM:*                                                                   final
[05/27 19:11:13   2238s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/27 19:11:13   2238s] UM:*                                                                   opt_design_drv
[05/27 19:11:13   2238s] Info: Summary of CRR changes:
[05/27 19:11:13   2238s]       - Timing transform commits:       0
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.3 real=0:00:00.3)
[05/27 19:11:13   2238s] Deleting Lib Analyzer.
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s] *** Summary of all messages that are not suppressed in this session:
[05/27 19:11:13   2238s] Severity  ID               Count  Summary                                  
[05/27 19:11:13   2238s] ERROR     IMPOPT-570           1  Initial sanity checks failed for optDesi...
[05/27 19:11:13   2238s] WARNING   IMPOPT-3318          1  Missing -preCTS|-postCTS|-postRoute opti...
[05/27 19:11:13   2238s] *** Message Summary: 1 warning(s), 1 error(s)
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s] clean pInstBBox. size 0
[05/27 19:11:13   2238s] Cell TOP LLGs are deleted
[05/27 19:11:13   2238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:13   2238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:13   2238s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.2 (0.9), totSession cpu/real = 0:37:19.0/1:28:20.6 (0.4), mem = 4384.1M
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s] =============================================================================================
[05/27 19:11:13   2238s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.10-p003_1
[05/27 19:11:13   2238s] =============================================================================================
[05/27 19:11:13   2238s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 19:11:13   2238s] ---------------------------------------------------------------------------------------------
[05/27 19:11:13   2238s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:11:13   2238s] [ MetricInit             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:11:13   2238s] [ DetailPlaceInit        ]      1   0:00:00.3  (  28.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 19:11:13   2238s] [ MISC                   ]          0:00:00.9  (  71.3 % )     0:00:00.9 /  0:00:00.7    0.8
[05/27 19:11:13   2238s] ---------------------------------------------------------------------------------------------
[05/27 19:11:13   2238s]  InitOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.0    0.9
[05/27 19:11:13   2238s] ---------------------------------------------------------------------------------------------
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s] Info: pop threads available for lower-level modules during optimization.
[05/27 19:11:13   2238s] *** optDesign #1 [finish] () : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:37:19.0/1:28:20.7 (0.4), mem = 4384.1M
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s] =============================================================================================
[05/27 19:11:13   2238s]  Final TAT Report : optDesign #1                                                23.10-p003_1
[05/27 19:11:13   2238s] =============================================================================================
[05/27 19:11:13   2238s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 19:11:13   2238s] ---------------------------------------------------------------------------------------------
[05/27 19:11:13   2238s] [ InitOpt                ]      1   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.0    0.9
[05/27 19:11:13   2238s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:11:13   2238s] ---------------------------------------------------------------------------------------------
[05/27 19:11:13   2238s]  optDesign #1 TOTAL                 0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    0.9
[05/27 19:11:13   2238s] ---------------------------------------------------------------------------------------------
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s] TimeStamp Deleting Cell Server Begin ...
[05/27 19:11:13   2238s] 
[05/27 19:11:13   2238s] TimeStamp Deleting Cell Server End ...
[05/27 19:11:13   2238s] 
[05/27 19:11:56   2246s] <CMD> optDesign -drv -postRoute
[05/27 19:11:56   2246s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3900.9M, totSessionCpu=0:37:27 **
[05/27 19:11:56   2246s] 
[05/27 19:11:56   2246s] Active Setup views: view_slow_mission 
[05/27 19:11:56   2246s] *** optDesign #2 [begin] () : totSession cpu/real = 0:37:26.8/1:29:02.8 (0.4), mem = 4377.1M
[05/27 19:11:56   2246s] Info: 1 threads available for lower-level modules during optimization.
[05/27 19:11:56   2246s] GigaOpt running with 1 threads.
[05/27 19:11:56   2246s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:37:26.8/1:29:02.8 (0.4), mem = 4377.1M
[05/27 19:11:56   2246s] **INFO: User settings:
[05/27 19:11:56   2246s] setNanoRouteMode -route_detail_end_iteration                                              75
[05/27 19:11:56   2246s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/27 19:11:56   2246s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/27 19:11:56   2246s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/27 19:11:56   2246s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/27 19:11:56   2246s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/27 19:11:56   2246s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/27 19:11:56   2246s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/27 19:11:56   2246s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/27 19:11:56   2246s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/27 19:11:56   2246s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/27 19:11:56   2246s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/27 19:11:56   2246s] setNanoRouteMode -route_with_si_driven                                                    true
[05/27 19:11:56   2246s] setNanoRouteMode -route_with_timing_driven                                                true
[05/27 19:11:56   2246s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/27 19:11:56   2246s] setDesignMode -process                                                                    22
[05/27 19:11:56   2246s] setExtractRCMode -coupling_c_th                                                           3
[05/27 19:11:56   2246s] setExtractRCMode -engine                                                                  preRoute
[05/27 19:11:56   2246s] setExtractRCMode -relative_c_th                                                           0.03
[05/27 19:11:56   2246s] setExtractRCMode -total_c_th                                                              5
[05/27 19:11:56   2246s] setDelayCalMode -enable_high_fanout                                                       true
[05/27 19:11:56   2246s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/27 19:11:56   2246s] setDelayCalMode -engine                                                                   aae
[05/27 19:11:56   2246s] setDelayCalMode -ignoreNetLoad                                                            false
[05/27 19:11:56   2246s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/27 19:11:56   2246s] setOptMode -opt_view_pruning_hold_views_active_list                                       { view_fast_mission }
[05/27 19:11:56   2246s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/27 19:11:56   2246s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/27 19:11:56   2246s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/27 19:11:56   2246s] setOptMode -opt_drv_margin                                                                0
[05/27 19:11:56   2246s] setOptMode -opt_drv                                                                       true
[05/27 19:11:56   2246s] setOptMode -opt_resize_flip_flops                                                         true
[05/27 19:11:56   2246s] setOptMode -opt_setup_target_slack                                                        0
[05/27 19:11:56   2246s] setSIMode -separate_delta_delay_on_data                                                   true
[05/27 19:11:56   2246s] setPlaceMode -place_detail_check_route                                                    true
[05/27 19:11:56   2246s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/27 19:11:56   2246s] setPlaceMode -place_global_clock_power_driven                                             true
[05/27 19:11:56   2246s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/27 19:11:56   2246s] setPlaceMode -place_global_cong_effort                                                    high
[05/27 19:11:56   2246s] setPlaceMode -place_global_place_io_pins                                                  true
[05/27 19:11:56   2246s] setAnalysisMode -analysisType                                                             bcwc
[05/27 19:11:56   2246s] setAnalysisMode -checkType                                                                setup
[05/27 19:11:56   2246s] setAnalysisMode -clkSrcPath                                                               false
[05/27 19:11:56   2246s] setAnalysisMode -clockPropagation                                                         forcedIdeal
[05/27 19:11:56   2246s] setAnalysisMode -usefulSkew                                                               true
[05/27 19:11:56   2246s] 
[05/27 19:11:56   2246s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/27 19:11:56   2246s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/27 19:11:56   2246s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/27 19:11:56   2246s] 
[05/27 19:11:56   2246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 19:11:56   2246s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 19:11:56   2246s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 19:11:56   2246s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 19:11:56   2246s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 19:11:56   2246s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 19:11:56   2246s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 19:11:56   2246s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 19:11:56   2246s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 19:11:56   2246s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 19:11:56   2246s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 19:11:56   2246s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 19:11:56   2246s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 19:11:56   2246s] Summary for sequential cells identification: 
[05/27 19:11:56   2246s]   Identified SBFF number: 299
[05/27 19:11:56   2246s]   Identified MBFF number: 75
[05/27 19:11:56   2246s]   Identified SB Latch number: 22
[05/27 19:11:56   2246s]   Identified MB Latch number: 0
[05/27 19:11:56   2246s]   Not identified SBFF number: 15
[05/27 19:11:56   2246s]   Not identified MBFF number: 0
[05/27 19:11:56   2246s]   Not identified SB Latch number: 0
[05/27 19:11:56   2246s]   Not identified MB Latch number: 0
[05/27 19:11:56   2246s]   Number of sequential cells which are not FFs: 45
[05/27 19:11:56   2246s]  Visiting view : view_slow_mission
[05/27 19:11:56   2246s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 19:11:56   2246s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 19:11:56   2246s]  Visiting view : view_fast_mission
[05/27 19:11:56   2246s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 19:11:56   2246s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 19:11:56   2246s] TLC MultiMap info (StdDelay):
[05/27 19:11:56   2246s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 19:11:56   2246s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 19:11:56   2246s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 19:11:56   2246s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 19:11:56   2246s]  Setting StdDelay to: 6.1ps
[05/27 19:11:56   2246s] 
[05/27 19:11:56   2246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 19:11:56   2246s] Need call spDPlaceInit before registerPrioInstLoc.
[05/27 19:11:56   2246s] Switching SI Aware to true by default in postroute mode   
[05/27 19:11:56   2246s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/27 19:11:56   2246s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/27 19:11:56   2246s] OPERPROF: Starting DPlace-Init at level 1, MEM:4381.1M, EPOCH TIME: 1748387516.200390
[05/27 19:11:56   2246s] Processing tracks to init pin-track alignment.
[05/27 19:11:56   2246s] z: 1, totalTracks: 1
[05/27 19:11:56   2246s] z: 3, totalTracks: 1
[05/27 19:11:56   2246s] z: 5, totalTracks: 1
[05/27 19:11:56   2246s] z: 7, totalTracks: 1
[05/27 19:11:56   2246s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/27 19:11:56   2246s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 19:11:56   2246s] Initializing Route Infrastructure for color support ...
[05/27 19:11:56   2246s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4381.1M, EPOCH TIME: 1748387516.201110
[05/27 19:11:56   2246s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:4381.1M, EPOCH TIME: 1748387516.207946
[05/27 19:11:56   2246s] Route Infrastructure Initialized for color support successfully.
[05/27 19:11:56   2246s] Cell TOP LLGs are deleted
[05/27 19:11:56   2246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:56   2246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:56   2246s] # Building TOP llgBox search-tree.
[05/27 19:11:56   2246s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 19:11:56   2246s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4381.1M, EPOCH TIME: 1748387516.221678
[05/27 19:11:56   2246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:56   2246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:56   2246s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4381.1M, EPOCH TIME: 1748387516.222572
[05/27 19:11:56   2246s] Max number of tech site patterns supported in site array is 256.
[05/27 19:11:56   2246s] Core basic site is GF22_DST
[05/27 19:11:56   2247s] After signature check, allow fast init is true, keep pre-filter is true.
[05/27 19:11:56   2247s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/27 19:11:56   2247s] Fast DP-INIT is on for default
[05/27 19:11:56   2247s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 19:11:56   2247s] Atter site array init, number of instance map data is 0.
[05/27 19:11:56   2247s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.260, REAL:0.264, MEM:4381.1M, EPOCH TIME: 1748387516.487008
[05/27 19:11:56   2247s] 
[05/27 19:11:56   2247s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 19:11:56   2247s] 
[05/27 19:11:56   2247s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:11:56   2247s] OPERPROF:     Starting CMU at level 3, MEM:4381.1M, EPOCH TIME: 1748387516.488117
[05/27 19:11:56   2247s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:4381.1M, EPOCH TIME: 1748387516.491943
[05/27 19:11:56   2247s] 
[05/27 19:11:56   2247s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 19:11:56   2247s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.271, MEM:4381.1M, EPOCH TIME: 1748387516.492302
[05/27 19:11:56   2247s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4381.1M, EPOCH TIME: 1748387516.492382
[05/27 19:11:56   2247s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4381.1M, EPOCH TIME: 1748387516.492750
[05/27 19:11:56   2247s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4381.1MB).
[05/27 19:11:56   2247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.293, MEM:4381.1M, EPOCH TIME: 1748387516.493872
[05/27 19:11:56   2247s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4381.1M, EPOCH TIME: 1748387516.494221
[05/27 19:11:56   2247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:56   2247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:56   2247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:56   2247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:56   2247s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:4377.1M, EPOCH TIME: 1748387516.522404
[05/27 19:11:56   2247s] 
[05/27 19:11:56   2247s] Creating Lib Analyzer ...
[05/27 19:11:56   2247s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[05/27 19:11:56   2247s] Type 'man IMPOPT-7077' for more detail.
[05/27 19:11:57   2247s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/27 19:11:57   2247s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/27 19:11:57   2247s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/27 19:11:57   2247s] 
[05/27 19:11:57   2247s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 19:11:59   2249s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:37:30 mem=4399.1M
[05/27 19:11:59   2250s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:37:30 mem=4399.1M
[05/27 19:11:59   2250s] Creating Lib Analyzer, finished. 
[05/27 19:11:59   2250s] Effort level <high> specified for reg2reg path_group
[05/27 19:11:59   2250s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/27 19:11:59   2250s] **INFO: Using Advanced Metric Collection system.
[05/27 19:11:59   2250s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 3908.3M, totSessionCpu=0:37:30 **
[05/27 19:11:59   2250s] Existing Dirty Nets : 0
[05/27 19:11:59   2250s] New Signature Flow (optDesignCheckOptions) ....
[05/27 19:11:59   2250s] #Taking db snapshot
[05/27 19:11:59   2250s] #Taking db snapshot ... done
[05/27 19:11:59   2250s] OPERPROF: Starting checkPlace at level 1, MEM:4401.1M, EPOCH TIME: 1748387519.761495
[05/27 19:11:59   2250s] Processing tracks to init pin-track alignment.
[05/27 19:11:59   2250s] z: 1, totalTracks: 1
[05/27 19:11:59   2250s] z: 3, totalTracks: 1
[05/27 19:11:59   2250s] z: 5, totalTracks: 1
[05/27 19:11:59   2250s] z: 7, totalTracks: 1
[05/27 19:11:59   2250s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/27 19:11:59   2250s] #spOpts: rpCkHalo=4 
[05/27 19:11:59   2250s] Initializing Route Infrastructure for color support ...
[05/27 19:11:59   2250s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4401.1M, EPOCH TIME: 1748387519.762352
[05/27 19:11:59   2250s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:4401.1M, EPOCH TIME: 1748387519.769023
[05/27 19:11:59   2250s] Route Infrastructure Initialized for color support successfully.
[05/27 19:11:59   2250s] Cell TOP LLGs are deleted
[05/27 19:11:59   2250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:59   2250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:59   2250s] # Building TOP llgBox search-tree.
[05/27 19:11:59   2250s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 19:11:59   2250s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4401.1M, EPOCH TIME: 1748387519.790458
[05/27 19:11:59   2250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:59   2250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:11:59   2250s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4401.1M, EPOCH TIME: 1748387519.791354
[05/27 19:11:59   2250s] Max number of tech site patterns supported in site array is 256.
[05/27 19:11:59   2250s] Core basic site is GF22_DST
[05/27 19:11:59   2250s] Processing tracks to init pin-track alignment.
[05/27 19:11:59   2250s] z: 1, totalTracks: 1
[05/27 19:11:59   2250s] z: 3, totalTracks: 1
[05/27 19:11:59   2250s] z: 5, totalTracks: 1
[05/27 19:11:59   2250s] z: 7, totalTracks: 1
[05/27 19:11:59   2250s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/27 19:11:59   2250s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 19:11:59   2250s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 19:11:59   2250s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 19:11:59   2250s] SiteArray: use 430,080 bytes
[05/27 19:11:59   2250s] SiteArray: current memory after site array memory allocation 4401.1M
[05/27 19:11:59   2250s] SiteArray: FP blocked sites are writable
[05/27 19:11:59   2250s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 19:11:59   2250s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4401.1M, EPOCH TIME: 1748387519.966978
[05/27 19:11:59   2250s] Process 27916 wires and vias for routing blockage analysis
[05/27 19:11:59   2250s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.007, MEM:4401.1M, EPOCH TIME: 1748387519.973513
[05/27 19:11:59   2250s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 19:11:59   2250s] Atter site array init, number of instance map data is 0.
[05/27 19:11:59   2250s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.180, REAL:0.193, MEM:4401.1M, EPOCH TIME: 1748387519.984126
[05/27 19:11:59   2250s] 
[05/27 19:11:59   2250s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 19:11:59   2250s] 
[05/27 19:11:59   2250s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:11:59   2250s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.195, MEM:4401.1M, EPOCH TIME: 1748387519.985140
[05/27 19:11:59   2250s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4401.1M, EPOCH TIME: 1748387519.985476
[05/27 19:11:59   2250s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/27 19:11:59   2250s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.010, REAL:0.001, MEM:4401.1M, EPOCH TIME: 1748387519.986511
[05/27 19:11:59   2250s] Begin checking placement ... (start mem=4401.1M, init mem=4401.1M)
[05/27 19:11:59   2250s] Begin checking exclusive groups violation ...
[05/27 19:11:59   2250s] There are 0 groups to check, max #box is 0, total #box is 0
[05/27 19:11:59   2250s] Finished checking exclusive groups violations. Found 0 Vio.
[05/27 19:11:59   2250s] 
[05/27 19:11:59   2250s] Running CheckPlace using 1 thread in normal mode...
[05/27 19:12:00   2250s] 
[05/27 19:12:00   2250s] ...checkPlace normal is done!
[05/27 19:12:00   2250s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4401.1M, EPOCH TIME: 1748387520.013692
[05/27 19:12:00   2250s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:4401.1M, EPOCH TIME: 1748387520.015219
[05/27 19:12:00   2250s] *info: Placed = 1491          
[05/27 19:12:00   2250s] *info: Unplaced = 0           
[05/27 19:12:00   2250s] Placement Density:36.14%(1299/3594)
[05/27 19:12:00   2250s] Placement Density (including fixed std cells):36.14%(1299/3594)
[05/27 19:12:00   2250s] Cell TOP LLGs are deleted
[05/27 19:12:00   2250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1491).
[05/27 19:12:00   2250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:00   2250s] # Resetting pin-track-align track data.
[05/27 19:12:00   2250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:00   2250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:00   2250s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=4401.1M)
[05/27 19:12:00   2250s] OPERPROF: Finished checkPlace at level 1, CPU:0.260, REAL:0.261, MEM:4401.1M, EPOCH TIME: 1748387520.022427
[05/27 19:12:00   2250s] #optDebug: { P: 22 W: 1195 FE: standard PE: none LDR: 1}
[05/27 19:12:00   2250s] 
[05/27 19:12:00   2250s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[05/27 19:12:00   2250s] 
[05/27 19:12:00   2250s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/27 19:12:00   2250s] UM:*                                                                   final
[05/27 19:12:00   2250s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/27 19:12:00   2250s] UM:*                                                                   opt_design_drv_postroute
[05/27 19:12:00   2250s] Info: Summary of CRR changes:
[05/27 19:12:00   2250s]       - Timing transform commits:       0
[05/27 19:12:00   2250s] 
[05/27 19:12:00   2250s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:03.7 real=0:00:03.8)
[05/27 19:12:00   2250s] Deleting Lib Analyzer.
[05/27 19:12:00   2251s] Info: Destroy the CCOpt slew target map.
[05/27 19:12:00   2251s] 
[05/27 19:12:00   2251s] *** Summary of all messages that are not suppressed in this session:
[05/27 19:12:00   2251s] Severity  ID               Count  Summary                                  
[05/27 19:12:00   2251s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/27 19:12:00   2251s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/27 19:12:00   2251s] ERROR     IMPOPT-6080          1  AAE-SI Optimization can only be turned o...
[05/27 19:12:00   2251s] *** Message Summary: 2 warning(s), 1 error(s)
[05/27 19:12:00   2251s] 
[05/27 19:12:00   2251s] clean pInstBBox. size 0
[05/27 19:12:00   2251s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:04.3/0:00:04.5 (1.0), totSession cpu/real = 0:37:31.1/1:29:07.2 (0.4), mem = 4401.1M
[05/27 19:12:00   2251s] 
[05/27 19:12:00   2251s] =============================================================================================
[05/27 19:12:00   2251s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.10-p003_1
[05/27 19:12:00   2251s] =============================================================================================
[05/27 19:12:00   2251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 19:12:00   2251s] ---------------------------------------------------------------------------------------------
[05/27 19:12:00   2251s] [ CellServerInit         ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 19:12:00   2251s] [ LibAnalyzerInit        ]      1   0:00:02.9  (  64.0 % )     0:00:02.9 /  0:00:02.8    1.0
[05/27 19:12:00   2251s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:12:00   2251s] [ MetricInit             ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:12:00   2251s] [ CheckPlace             ]      1   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 19:12:00   2251s] [ DetailPlaceInit        ]      1   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 19:12:00   2251s] [ MISC                   ]          0:00:00.9  (  20.8 % )     0:00:00.9 /  0:00:00.8    0.8
[05/27 19:12:00   2251s] ---------------------------------------------------------------------------------------------
[05/27 19:12:00   2251s]  InitOpt #1 TOTAL                   0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.3    1.0
[05/27 19:12:00   2251s] ---------------------------------------------------------------------------------------------
[05/27 19:12:00   2251s] 
[05/27 19:12:00   2251s] Info: pop threads available for lower-level modules during optimization.
[05/27 19:12:00   2251s] *** optDesign #2 [finish] () : cpu/real = 0:00:04.3/0:00:04.5 (1.0), totSession cpu/real = 0:37:31.1/1:29:07.2 (0.4), mem = 4401.1M
[05/27 19:12:00   2251s] 
[05/27 19:12:00   2251s] =============================================================================================
[05/27 19:12:00   2251s]  Final TAT Report : optDesign #2                                                23.10-p003_1
[05/27 19:12:00   2251s] =============================================================================================
[05/27 19:12:00   2251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 19:12:00   2251s] ---------------------------------------------------------------------------------------------
[05/27 19:12:00   2251s] [ InitOpt                ]      1   0:00:04.2  (  94.1 % )     0:00:04.5 /  0:00:04.3    1.0
[05/27 19:12:00   2251s] [ CheckPlace             ]      1   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 19:12:00   2251s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:12:00   2251s] ---------------------------------------------------------------------------------------------
[05/27 19:12:00   2251s]  optDesign #2 TOTAL                 0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.3    1.0
[05/27 19:12:00   2251s] ---------------------------------------------------------------------------------------------
[05/27 19:12:00   2251s] 
[05/27 19:12:00   2251s] 
[05/27 19:12:00   2251s] TimeStamp Deleting Cell Server Begin ...
[05/27 19:12:00   2251s] 
[05/27 19:12:00   2251s] TimeStamp Deleting Cell Server End ...
[05/27 19:12:00   2251s] 0
[05/27 19:12:00   2251s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/27 19:12:15   2253s] <CMD> man IMPOPT-6080
[05/27 19:12:40   2258s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[05/27 19:12:44   2259s] <CMD> optDesign -drv -postRoute
[05/27 19:12:44   2259s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3881.3M, totSessionCpu=0:37:40 **
[05/27 19:12:44   2259s] 
[05/27 19:12:44   2259s] Active Setup views: view_slow_mission 
[05/27 19:12:44   2259s] *** optDesign #3 [begin] () : totSession cpu/real = 0:37:39.6/1:29:51.5 (0.4), mem = 4390.1M
[05/27 19:12:44   2259s] Info: 1 threads available for lower-level modules during optimization.
[05/27 19:12:44   2259s] GigaOpt running with 1 threads.
[05/27 19:12:44   2259s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:37:39.6/1:29:51.5 (0.4), mem = 4390.1M
[05/27 19:12:44   2259s] **INFO: User settings:
[05/27 19:12:44   2259s] setNanoRouteMode -route_detail_end_iteration                                              75
[05/27 19:12:44   2259s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/27 19:12:44   2259s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/27 19:12:44   2259s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/27 19:12:44   2259s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/27 19:12:44   2259s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/27 19:12:44   2259s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/27 19:12:44   2259s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/27 19:12:44   2259s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/27 19:12:44   2259s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/27 19:12:44   2259s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/27 19:12:44   2259s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/27 19:12:44   2259s] setNanoRouteMode -route_with_si_driven                                                    true
[05/27 19:12:44   2259s] setNanoRouteMode -route_with_timing_driven                                                true
[05/27 19:12:44   2259s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/27 19:12:44   2259s] setDesignMode -process                                                                    22
[05/27 19:12:44   2259s] setExtractRCMode -coupled                                                                 true
[05/27 19:12:44   2259s] setExtractRCMode -coupling_c_th                                                           3
[05/27 19:12:44   2259s] setExtractRCMode -engine                                                                  postRoute
[05/27 19:12:44   2259s] setExtractRCMode -relative_c_th                                                           0.03
[05/27 19:12:44   2259s] setExtractRCMode -total_c_th                                                              5
[05/27 19:12:44   2259s] setDelayCalMode -enable_high_fanout                                                       true
[05/27 19:12:44   2259s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/27 19:12:44   2259s] setDelayCalMode -engine                                                                   aae
[05/27 19:12:44   2259s] setDelayCalMode -ignoreNetLoad                                                            false
[05/27 19:12:44   2259s] setDelayCalMode -SIAware                                                                  true
[05/27 19:12:44   2259s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/27 19:12:44   2259s] setOptMode -opt_view_pruning_hold_views_active_list                                       { view_fast_mission }
[05/27 19:12:44   2259s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/27 19:12:44   2259s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/27 19:12:44   2259s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/27 19:12:44   2259s] setOptMode -opt_drv_margin                                                                0
[05/27 19:12:44   2259s] setOptMode -opt_drv                                                                       true
[05/27 19:12:44   2259s] setOptMode -opt_resize_flip_flops                                                         true
[05/27 19:12:44   2259s] setOptMode -opt_setup_target_slack                                                        0
[05/27 19:12:44   2259s] setSIMode -separate_delta_delay_on_data                                                   true
[05/27 19:12:44   2259s] setPlaceMode -place_detail_check_route                                                    true
[05/27 19:12:44   2259s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/27 19:12:44   2259s] setPlaceMode -place_global_clock_power_driven                                             true
[05/27 19:12:44   2259s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/27 19:12:44   2259s] setPlaceMode -place_global_cong_effort                                                    high
[05/27 19:12:44   2259s] setPlaceMode -place_global_place_io_pins                                                  true
[05/27 19:12:44   2259s] setAnalysisMode -analysisType                                                             onChipVariation
[05/27 19:12:44   2259s] setAnalysisMode -checkType                                                                setup
[05/27 19:12:44   2259s] setAnalysisMode -clkSrcPath                                                               false
[05/27 19:12:44   2259s] setAnalysisMode -clockPropagation                                                         forcedIdeal
[05/27 19:12:44   2259s] setAnalysisMode -cppr                                                                     both
[05/27 19:12:44   2259s] setAnalysisMode -usefulSkew                                                               true
[05/27 19:12:44   2259s] 
[05/27 19:12:44   2259s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/27 19:12:44   2259s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/27 19:12:45   2259s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/27 19:12:45   2259s] 
[05/27 19:12:45   2259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 19:12:45   2259s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 19:12:45   2259s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 19:12:45   2259s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 19:12:45   2259s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 19:12:45   2259s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 19:12:45   2259s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 19:12:45   2259s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 19:12:45   2259s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 19:12:45   2259s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 19:12:45   2259s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 19:12:45   2259s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 19:12:45   2259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 19:12:45   2259s] Summary for sequential cells identification: 
[05/27 19:12:45   2259s]   Identified SBFF number: 299
[05/27 19:12:45   2259s]   Identified MBFF number: 75
[05/27 19:12:45   2259s]   Identified SB Latch number: 22
[05/27 19:12:45   2259s]   Identified MB Latch number: 0
[05/27 19:12:45   2259s]   Not identified SBFF number: 15
[05/27 19:12:45   2259s]   Not identified MBFF number: 0
[05/27 19:12:45   2259s]   Not identified SB Latch number: 0
[05/27 19:12:45   2259s]   Not identified MB Latch number: 0
[05/27 19:12:45   2259s]   Number of sequential cells which are not FFs: 45
[05/27 19:12:45   2259s]  Visiting view : view_slow_mission
[05/27 19:12:45   2259s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 19:12:45   2259s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 19:12:45   2259s]  Visiting view : view_fast_mission
[05/27 19:12:45   2259s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 19:12:45   2259s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 19:12:45   2259s] TLC MultiMap info (StdDelay):
[05/27 19:12:45   2259s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 19:12:45   2259s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 19:12:45   2259s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 19:12:45   2259s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 19:12:45   2259s]  Setting StdDelay to: 6.1ps
[05/27 19:12:45   2259s] 
[05/27 19:12:45   2259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 19:12:45   2259s] Need call spDPlaceInit before registerPrioInstLoc.
[05/27 19:12:45   2259s] OPERPROF: Starting DPlace-Init at level 1, MEM:4406.6M, EPOCH TIME: 1748387565.191471
[05/27 19:12:45   2259s] Processing tracks to init pin-track alignment.
[05/27 19:12:45   2259s] z: 1, totalTracks: 1
[05/27 19:12:45   2259s] z: 3, totalTracks: 1
[05/27 19:12:45   2259s] z: 5, totalTracks: 1
[05/27 19:12:45   2259s] z: 7, totalTracks: 1
[05/27 19:12:45   2259s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/27 19:12:45   2259s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 19:12:45   2259s] Initializing Route Infrastructure for color support ...
[05/27 19:12:45   2259s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4406.6M, EPOCH TIME: 1748387565.192897
[05/27 19:12:45   2259s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.009, MEM:4406.6M, EPOCH TIME: 1748387565.201433
[05/27 19:12:45   2259s] Route Infrastructure Initialized for color support successfully.
[05/27 19:12:45   2259s] Cell TOP LLGs are deleted
[05/27 19:12:45   2259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:45   2259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:45   2259s] # Building TOP llgBox search-tree.
[05/27 19:12:45   2259s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 19:12:45   2259s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4406.6M, EPOCH TIME: 1748387565.218842
[05/27 19:12:45   2259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:45   2259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:45   2259s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4406.6M, EPOCH TIME: 1748387565.219687
[05/27 19:12:45   2259s] Max number of tech site patterns supported in site array is 256.
[05/27 19:12:45   2259s] Core basic site is GF22_DST
[05/27 19:12:45   2259s] Processing tracks to init pin-track alignment.
[05/27 19:12:45   2259s] z: 1, totalTracks: 1
[05/27 19:12:45   2259s] z: 3, totalTracks: 1
[05/27 19:12:45   2259s] z: 5, totalTracks: 1
[05/27 19:12:45   2259s] z: 7, totalTracks: 1
[05/27 19:12:45   2260s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 19:12:45   2260s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 19:12:45   2260s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 19:12:45   2260s] SiteArray: use 430,080 bytes
[05/27 19:12:45   2260s] SiteArray: current memory after site array memory allocation 4406.6M
[05/27 19:12:45   2260s] SiteArray: FP blocked sites are writable
[05/27 19:12:45   2260s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 19:12:45   2260s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4406.6M, EPOCH TIME: 1748387565.411983
[05/27 19:12:45   2260s] Process 27916 wires and vias for routing blockage analysis
[05/27 19:12:45   2260s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.007, MEM:4406.6M, EPOCH TIME: 1748387565.418796
[05/27 19:12:45   2260s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 19:12:45   2260s] Atter site array init, number of instance map data is 0.
[05/27 19:12:45   2260s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.290, REAL:0.284, MEM:4406.6M, EPOCH TIME: 1748387565.503994
[05/27 19:12:45   2260s] 
[05/27 19:12:45   2260s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 19:12:45   2260s] 
[05/27 19:12:45   2260s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:12:45   2260s] OPERPROF:     Starting CMU at level 3, MEM:4406.6M, EPOCH TIME: 1748387565.505210
[05/27 19:12:45   2260s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:4406.6M, EPOCH TIME: 1748387565.509288
[05/27 19:12:45   2260s] 
[05/27 19:12:45   2260s] Bad Lib Cell Checking (CMU) is done! (0)
[05/27 19:12:45   2260s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.290, REAL:0.291, MEM:4406.6M, EPOCH TIME: 1748387565.509662
[05/27 19:12:45   2260s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4406.6M, EPOCH TIME: 1748387565.509744
[05/27 19:12:45   2260s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4406.6M, EPOCH TIME: 1748387565.510225
[05/27 19:12:45   2260s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4406.6MB).
[05/27 19:12:45   2260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.320, MEM:4406.6M, EPOCH TIME: 1748387565.511423
[05/27 19:12:45   2260s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4406.6M, EPOCH TIME: 1748387565.511850
[05/27 19:12:45   2260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:45   2260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:45   2260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:45   2260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:45   2260s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.034, MEM:4402.6M, EPOCH TIME: 1748387565.545430
[05/27 19:12:45   2260s] 
[05/27 19:12:45   2260s] Creating Lib Analyzer ...
[05/27 19:12:46   2260s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/27 19:12:46   2260s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/27 19:12:46   2260s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/27 19:12:46   2260s] 
[05/27 19:12:46   2260s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 19:12:48   2262s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:37:43 mem=4408.6M
[05/27 19:12:48   2263s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:37:43 mem=4408.6M
[05/27 19:12:48   2263s] Creating Lib Analyzer, finished. 
[05/27 19:12:48   2263s] Effort level <high> specified for reg2reg path_group
[05/27 19:12:48   2263s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/27 19:12:48   2263s] **INFO: Using Advanced Metric Collection system.
[05/27 19:12:48   2263s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 3912.9M, totSessionCpu=0:37:43 **
[05/27 19:12:48   2263s] Existing Dirty Nets : 0
[05/27 19:12:48   2263s] New Signature Flow (optDesignCheckOptions) ....
[05/27 19:12:48   2263s] #Taking db snapshot
[05/27 19:12:48   2263s] #Taking db snapshot ... done
[05/27 19:12:48   2263s] OPERPROF: Starting checkPlace at level 1, MEM:4408.6M, EPOCH TIME: 1748387568.686277
[05/27 19:12:48   2263s] Processing tracks to init pin-track alignment.
[05/27 19:12:48   2263s] z: 1, totalTracks: 1
[05/27 19:12:48   2263s] z: 3, totalTracks: 1
[05/27 19:12:48   2263s] z: 5, totalTracks: 1
[05/27 19:12:48   2263s] z: 7, totalTracks: 1
[05/27 19:12:48   2263s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/27 19:12:48   2263s] #spOpts: rpCkHalo=4 
[05/27 19:12:48   2263s] Initializing Route Infrastructure for color support ...
[05/27 19:12:48   2263s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4408.6M, EPOCH TIME: 1748387568.686836
[05/27 19:12:48   2263s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:4408.6M, EPOCH TIME: 1748387568.691642
[05/27 19:12:48   2263s] Route Infrastructure Initialized for color support successfully.
[05/27 19:12:48   2263s] Cell TOP LLGs are deleted
[05/27 19:12:48   2263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:48   2263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:48   2263s] # Building TOP llgBox search-tree.
[05/27 19:12:48   2263s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 19:12:48   2263s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4408.6M, EPOCH TIME: 1748387568.705519
[05/27 19:12:48   2263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:48   2263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:48   2263s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4408.6M, EPOCH TIME: 1748387568.706208
[05/27 19:12:48   2263s] Max number of tech site patterns supported in site array is 256.
[05/27 19:12:48   2263s] Core basic site is GF22_DST
[05/27 19:12:48   2263s] Processing tracks to init pin-track alignment.
[05/27 19:12:48   2263s] z: 1, totalTracks: 1
[05/27 19:12:48   2263s] z: 3, totalTracks: 1
[05/27 19:12:48   2263s] z: 5, totalTracks: 1
[05/27 19:12:48   2263s] z: 7, totalTracks: 1
[05/27 19:12:48   2263s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/27 19:12:48   2263s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 19:12:48   2263s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 19:12:48   2263s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 19:12:48   2263s] SiteArray: use 430,080 bytes
[05/27 19:12:48   2263s] SiteArray: current memory after site array memory allocation 4408.6M
[05/27 19:12:48   2263s] SiteArray: FP blocked sites are writable
[05/27 19:12:48   2263s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/27 19:12:48   2263s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4408.6M, EPOCH TIME: 1748387568.876465
[05/27 19:12:48   2263s] Process 27916 wires and vias for routing blockage analysis
[05/27 19:12:48   2263s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.007, MEM:4408.6M, EPOCH TIME: 1748387568.883282
[05/27 19:12:48   2263s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 19:12:48   2263s] Atter site array init, number of instance map data is 0.
[05/27 19:12:48   2263s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.180, REAL:0.178, MEM:4408.6M, EPOCH TIME: 1748387568.884070
[05/27 19:12:48   2263s] 
[05/27 19:12:48   2263s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 19:12:48   2263s] 
[05/27 19:12:48   2263s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:12:48   2263s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.179, MEM:4408.6M, EPOCH TIME: 1748387568.884955
[05/27 19:12:48   2263s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4408.6M, EPOCH TIME: 1748387568.885355
[05/27 19:12:48   2263s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/27 19:12:48   2263s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4408.6M, EPOCH TIME: 1748387568.886437
[05/27 19:12:48   2263s] Begin checking placement ... (start mem=4408.6M, init mem=4408.6M)
[05/27 19:12:48   2263s] Begin checking exclusive groups violation ...
[05/27 19:12:48   2263s] There are 0 groups to check, max #box is 0, total #box is 0
[05/27 19:12:48   2263s] Finished checking exclusive groups violations. Found 0 Vio.
[05/27 19:12:48   2263s] 
[05/27 19:12:48   2263s] Running CheckPlace using 1 thread in normal mode...
[05/27 19:12:48   2263s] 
[05/27 19:12:48   2263s] ...checkPlace normal is done!
[05/27 19:12:48   2263s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4408.6M, EPOCH TIME: 1748387568.908041
[05/27 19:12:48   2263s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:4408.6M, EPOCH TIME: 1748387568.909450
[05/27 19:12:48   2263s] *info: Placed = 1491          
[05/27 19:12:48   2263s] *info: Unplaced = 0           
[05/27 19:12:48   2263s] Placement Density:36.14%(1299/3594)
[05/27 19:12:48   2263s] Placement Density (including fixed std cells):36.14%(1299/3594)
[05/27 19:12:48   2263s] Cell TOP LLGs are deleted
[05/27 19:12:48   2263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1491).
[05/27 19:12:48   2263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:48   2263s] # Resetting pin-track-align track data.
[05/27 19:12:48   2263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:48   2263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:48   2263s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4408.6M)
[05/27 19:12:48   2263s] OPERPROF: Finished checkPlace at level 1, CPU:0.230, REAL:0.229, MEM:4408.6M, EPOCH TIME: 1748387568.915092
[05/27 19:12:48   2263s] #optDebug: { P: 22 W: 3195 FE: standard PE: none LDR: 1}
[05/27 19:12:48   2263s]  Initial DC engine is -> aae
[05/27 19:12:48   2263s]  
[05/27 19:12:48   2263s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/27 19:12:48   2263s]  
[05/27 19:12:48   2263s]  
[05/27 19:12:48   2263s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/27 19:12:48   2263s]  
[05/27 19:12:48   2263s] Reset EOS DB
[05/27 19:12:48   2263s] Ignoring AAE DB Resetting ...
[05/27 19:12:48   2263s]  Set Options for AAE Based Opt flow 
[05/27 19:12:48   2263s] *** optDesign -postRoute ***
[05/27 19:12:48   2263s] DRC Margin: user margin 0.0; extra margin 0
[05/27 19:12:48   2263s] Setup Target Slack: user slack 0
[05/27 19:12:48   2263s] Hold Target Slack: user slack 0
[05/27 19:12:49   2263s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/27 19:12:49   2263s] Type 'man IMPOPT-3195' for more detail.
[05/27 19:12:49   2263s] Cell TOP LLGs are deleted
[05/27 19:12:49   2263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:49   2263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:49   2263s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4408.6M, EPOCH TIME: 1748387569.175668
[05/27 19:12:49   2263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:49   2263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:49   2263s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4408.6M, EPOCH TIME: 1748387569.176303
[05/27 19:12:49   2263s] Max number of tech site patterns supported in site array is 256.
[05/27 19:12:49   2263s] Core basic site is GF22_DST
[05/27 19:12:49   2263s] After signature check, allow fast init is false, keep pre-filter is true.
[05/27 19:12:49   2263s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/27 19:12:49   2263s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/27 19:12:49   2263s] SiteArray: use 430,080 bytes
[05/27 19:12:49   2263s] SiteArray: current memory after site array memory allocation 4408.6M
[05/27 19:12:49   2263s] SiteArray: FP blocked sites are writable
[05/27 19:12:49   2263s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4408.6M, EPOCH TIME: 1748387569.359396
[05/27 19:12:49   2263s] Process 336 wires and vias for routing blockage analysis
[05/27 19:12:49   2263s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4408.6M, EPOCH TIME: 1748387569.359595
[05/27 19:12:49   2263s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/27 19:12:49   2263s] Atter site array init, number of instance map data is 0.
[05/27 19:12:49   2263s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.261, MEM:4408.6M, EPOCH TIME: 1748387569.437791
[05/27 19:12:49   2263s] 
[05/27 19:12:49   2263s] 
[05/27 19:12:49   2263s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:12:49   2263s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.264, MEM:4408.6M, EPOCH TIME: 1748387569.439198
[05/27 19:12:49   2264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:49   2264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:12:49   2264s] 
[05/27 19:12:49   2264s] TimeStamp Deleting Cell Server Begin ...
[05/27 19:12:49   2264s] Deleting Lib Analyzer.
[05/27 19:12:49   2264s] 
[05/27 19:12:49   2264s] TimeStamp Deleting Cell Server End ...
[05/27 19:12:49   2264s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 19:12:49   2264s] 
[05/27 19:12:49   2264s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 19:12:49   2264s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 19:12:49   2264s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 19:12:49   2264s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 19:12:49   2264s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 19:12:49   2264s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 19:12:49   2264s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 19:12:49   2264s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 19:12:49   2264s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 19:12:49   2264s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 19:12:49   2264s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 19:12:49   2264s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 19:12:49   2264s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 19:12:49   2264s] Summary for sequential cells identification: 
[05/27 19:12:49   2264s]   Identified SBFF number: 299
[05/27 19:12:49   2264s]   Identified MBFF number: 75
[05/27 19:12:49   2264s]   Identified SB Latch number: 22
[05/27 19:12:49   2264s]   Identified MB Latch number: 0
[05/27 19:12:49   2264s]   Not identified SBFF number: 15
[05/27 19:12:49   2264s]   Not identified MBFF number: 0
[05/27 19:12:49   2264s]   Not identified SB Latch number: 0
[05/27 19:12:49   2264s]   Not identified MB Latch number: 0
[05/27 19:12:49   2264s]   Number of sequential cells which are not FFs: 45
[05/27 19:12:49   2264s]  Visiting view : view_slow_mission
[05/27 19:12:49   2264s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 19:12:49   2264s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 19:12:49   2264s]  Visiting view : view_fast_mission
[05/27 19:12:49   2264s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 19:12:49   2264s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 19:12:49   2264s] TLC MultiMap info (StdDelay):
[05/27 19:12:49   2264s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 19:12:49   2264s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 19:12:49   2264s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 19:12:49   2264s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 19:12:49   2264s]  Setting StdDelay to: 6.1ps
[05/27 19:12:49   2264s] 
[05/27 19:12:49   2264s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 19:12:49   2264s] 
[05/27 19:12:49   2264s] TimeStamp Deleting Cell Server Begin ...
[05/27 19:12:49   2264s] 
[05/27 19:12:49   2264s] TimeStamp Deleting Cell Server End ...
[05/27 19:12:49   2264s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:04.7/0:00:05.0 (0.9), totSession cpu/real = 0:37:44.3/1:29:56.5 (0.4), mem = 4408.6M
[05/27 19:12:49   2264s] 
[05/27 19:12:49   2264s] =============================================================================================
[05/27 19:12:49   2264s]  Step TAT Report : InitOpt #1 / optDesign #3                                    23.10-p003_1
[05/27 19:12:49   2264s] =============================================================================================
[05/27 19:12:49   2264s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 19:12:49   2264s] ---------------------------------------------------------------------------------------------
[05/27 19:12:49   2264s] [ CellServerInit         ]      2   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 19:12:49   2264s] [ LibAnalyzerInit        ]      1   0:00:02.8  (  56.4 % )     0:00:02.8 /  0:00:02.8    1.0
[05/27 19:12:49   2264s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:12:49   2264s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:12:49   2264s] [ CheckPlace             ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 19:12:49   2264s] [ DetailPlaceInit        ]      1   0:00:00.3  (   6.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 19:12:49   2264s] [ MISC                   ]          0:00:01.5  (  29.2 % )     0:00:01.5 /  0:00:01.2    0.8
[05/27 19:12:49   2264s] ---------------------------------------------------------------------------------------------
[05/27 19:12:49   2264s]  InitOpt #1 TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:04.7    0.9
[05/27 19:12:49   2264s] ---------------------------------------------------------------------------------------------
[05/27 19:12:49   2264s] 
[05/27 19:12:49   2264s] ** INFO : this run is activating 'postRoute' automaton
[05/27 19:12:49   2264s] **INFO: flowCheckPoint #1 InitialSummary
[05/27 19:12:49   2264s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:12:49   2264s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/27 19:12:49   2264s] #To increase the message display limit, refer to the product command reference manual.
[05/27 19:12:49   2264s] ### Net info: total nets: 1152
[05/27 19:12:49   2264s] ### Net info: dirty nets: 0
[05/27 19:12:49   2264s] ### Net info: marked as disconnected nets: 0
[05/27 19:12:49   2264s] ### Net info: fully routed nets: 1150
[05/27 19:12:49   2264s] ### Net info: trivial (< 2 pins) nets: 2
[05/27 19:12:49   2264s] ### Net info: unrouted nets: 0
[05/27 19:12:49   2264s] ### Net info: re-extraction nets: 0
[05/27 19:12:49   2264s] ### Net info: ignored nets: 0
[05/27 19:12:49   2264s] ### Net info: skip routing nets: 0
[05/27 19:12:49   2264s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:49   2264s] ### import design signature (199): route=95378473 fixed_route=95378473 flt_obj=0 vio=1340153143 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/27 19:12:49   2264s] #Extract in post route mode
[05/27 19:12:49   2264s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/27 19:12:49   2264s] #Fast data preparation for tQuantus.
[05/27 19:12:49   2264s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:49   2264s] #Start routing data preparation on Tue May 27 19:12:49 2025
[05/27 19:12:49   2264s] #
[05/27 19:12:49   2264s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:49   2264s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:49   2264s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/27 19:12:49   2264s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/27 19:12:49   2264s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:12:49   2264s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:12:49   2264s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:12:49   2264s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:12:49   2264s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:12:49   2264s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/27 19:12:49   2264s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/27 19:12:49   2264s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/27 19:12:49   2264s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/27 19:12:49   2264s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/27 19:12:49   2264s] #Regenerating Ggrids automatically.
[05/27 19:12:49   2264s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/27 19:12:49   2264s] #Using automatically generated G-grids.
[05/27 19:12:49   2264s] #Done routing data preparation.
[05/27 19:12:49   2264s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3883.54 (MB), peak = 4109.34 (MB)
[05/27 19:12:49   2264s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:49   2264s] #Start routing data preparation on Tue May 27 19:12:49 2025
[05/27 19:12:49   2264s] #
[05/27 19:12:49   2264s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:49   2264s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:49   2264s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/27 19:12:49   2264s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/27 19:12:49   2264s] #pin_access_rlayer=3(C1)
[05/27 19:12:49   2264s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/27 19:12:49   2264s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/27 19:12:49   2264s] #enable_dpt_layer_shield=F
[05/27 19:12:49   2264s] #has_line_end_grid=F
[05/27 19:12:50   2264s] #Regenerating Ggrids automatically.
[05/27 19:12:50   2264s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/27 19:12:50   2264s] #Using automatically generated G-grids.
[05/27 19:12:51   2265s] #Done routing data preparation.
[05/27 19:12:51   2265s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3891.95 (MB), peak = 4109.34 (MB)
[05/27 19:12:51   2265s] #
[05/27 19:12:51   2265s] #Start tQuantus RC extraction...
[05/27 19:12:51   2265s] #Start building rc corner(s)...
[05/27 19:12:51   2265s] #Number of RC Corner = 2
[05/27 19:12:51   2265s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/27 19:12:51   2265s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/27 19:12:51   2266s] #(i=11, n=11 2000)
[05/27 19:12:51   2266s] #M1 -> M1 (1)
[05/27 19:12:51   2266s] #M2 -> M2 (2)
[05/27 19:12:51   2266s] #C1 -> C1 (3)
[05/27 19:12:51   2266s] #C2 -> C2 (4)
[05/27 19:12:51   2266s] #C3 -> C3 (5)
[05/27 19:12:51   2266s] #C4 -> C4 (6)
[05/27 19:12:51   2266s] #C5 -> C5 (7)
[05/27 19:12:51   2266s] #JA -> JA (8)
[05/27 19:12:51   2266s] #QA -> QA (9)
[05/27 19:12:51   2266s] #QB -> QB (10)
[05/27 19:12:51   2266s] #LB -> LB (11)
[05/27 19:12:52   2266s] #SADV-On
[05/27 19:12:52   2266s] # Corner(s) : 
[05/27 19:12:52   2266s] #rc_fast [25.00] 
[05/27 19:12:52   2266s] #rc_slow [25.00]
[05/27 19:12:54   2268s] # Corner id: 0
[05/27 19:12:54   2268s] # Layout Scale: 1.000000
[05/27 19:12:54   2268s] # Has Metal Fill model: yes
[05/27 19:12:54   2268s] # Temperature was set
[05/27 19:12:54   2268s] # Temperature : 25.000000
[05/27 19:12:54   2268s] # Ref. Temp   : 25.000000
[05/27 19:12:54   2268s] # Corner id: 1
[05/27 19:12:54   2268s] # Layout Scale: 1.000000
[05/27 19:12:54   2268s] # Has Metal Fill model: yes
[05/27 19:12:54   2268s] # Temperature was set
[05/27 19:12:54   2268s] # Temperature : 25.000000
[05/27 19:12:54   2268s] # Ref. Temp   : 25.000000
[05/27 19:12:54   2268s] #total pattern=286 [22, 2124]
[05/27 19:12:54   2268s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/27 19:12:54   2268s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/27 19:12:54   2268s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/27 19:12:54   2268s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/27 19:12:54   2268s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/27 19:12:54   2268s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/27 19:12:54   2268s] #number model r/c [2,2] [22,2124] read
[05/27 19:12:55   2268s] #0 rcmodel(s) requires rebuild
[05/27 19:12:55   2268s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3901.49 (MB), peak = 4109.34 (MB)
[05/27 19:12:55   2268s] #Finish check_net_pin_list step Enter extract
[05/27 19:12:55   2268s] #Start init net ripin tree building
[05/27 19:12:55   2268s] #Finish init net ripin tree building
[05/27 19:12:55   2268s] #Cpu time = 00:00:00
[05/27 19:12:55   2268s] #Elapsed time = 00:00:00
[05/27 19:12:55   2268s] #Increased memory = 0.00 (MB)
[05/27 19:12:55   2268s] #Total memory = 3901.49 (MB)
[05/27 19:12:55   2268s] #Peak memory = 4109.34 (MB)
[05/27 19:12:55   2268s] #begin processing metal fill model file
[05/27 19:12:55   2268s] #end processing metal fill model file
[05/27 19:12:55   2268s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:55   2268s] #Length limit = 200 pitches
[05/27 19:12:55   2268s] #opt mode = 2
[05/27 19:12:55   2268s] #Finish check_net_pin_list step Fix net pin list
[05/27 19:12:55   2268s] #Start generate extraction boxes.
[05/27 19:12:55   2268s] #
[05/27 19:12:55   2268s] #Extract using 30 x 30 Hboxes
[05/27 19:12:55   2268s] #3x3 initial hboxes
[05/27 19:12:55   2268s] #Use area based hbox pruning.
[05/27 19:12:55   2268s] #0/0 hboxes pruned.
[05/27 19:12:55   2268s] #Complete generating extraction boxes.
[05/27 19:12:55   2269s] #Start step Extraction
[05/27 19:12:55   2269s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/27 19:12:55   2269s] #Process 0 special clock nets for rc extraction
[05/27 19:12:55   2269s] #Total 1150 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/27 19:12:56   2269s] #Run Statistics for Extraction:
[05/27 19:12:56   2269s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/27 19:12:56   2269s] #   Increased memory =    26.71 (MB), total memory =  3928.23 (MB), peak memory =  4109.34 (MB)
[05/27 19:12:56   2269s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d
[05/27 19:12:56   2269s] #Finish registering nets and terms for rcdb.
[05/27 19:12:56   2269s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3908.52 (MB), peak = 4109.34 (MB)
[05/27 19:12:56   2269s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:56   2269s] #RC Statistics: 5980 Res, 2841 Ground Cap, 151 XCap (Edge to Edge)
[05/27 19:12:56   2269s] #RC V/H edge ratio: 0.14, Avg V/H Edge Length: 627.68 (2182), Avg L-Edge Length: 2466.32 (3496)
[05/27 19:12:56   2269s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d.
[05/27 19:12:56   2269s] #Start writing RC data.
[05/27 19:12:56   2269s] #Finish writing RC data
[05/27 19:12:56   2269s] #Finish writing rcdb with 7136 nodes, 5986 edges, and 312 xcaps
[05/27 19:12:56   2269s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3904.36 (MB), peak = 4109.34 (MB)
[05/27 19:12:56   2269s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d' ...
[05/27 19:12:56   2269s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d' for reading (mem: 4436.281M)
[05/27 19:12:56   2269s] Reading RCDB with compressed RC data.
[05/27 19:12:56   2269s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d' for content verification (mem: 4436.281M)
[05/27 19:12:56   2269s] Reading RCDB with compressed RC data.
[05/27 19:12:56   2269s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d': 0 access done (mem: 4436.281M)
[05/27 19:12:56   2269s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d': 0 access done (mem: 4436.281M)
[05/27 19:12:56   2269s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4436.281M)
[05/27 19:12:56   2269s] Following multi-corner parasitics specified:
[05/27 19:12:56   2269s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d (rcdb)
[05/27 19:12:56   2269s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d' for reading (mem: 4436.281M)
[05/27 19:12:56   2269s] Reading RCDB with compressed RC data.
[05/27 19:12:56   2269s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d specified
[05/27 19:12:56   2269s] Cell TOP, hinst 
[05/27 19:12:56   2269s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d) for hinst (top) of cell (TOP);
[05/27 19:12:56   2270s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_EaTTxu.rcdb.d': 0 access done (mem: 4436.281M)
[05/27 19:12:56   2270s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4436.281M)
[05/27 19:12:56   2270s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_H5g5ad.rcdb.d/TOP.rcdb.d' for reading (mem: 4436.281M)
[05/27 19:12:56   2270s] Reading RCDB with compressed RC data.
[05/27 19:12:57   2270s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_H5g5ad.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4436.285M)
[05/27 19:12:57   2270s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=4436.285M)
[05/27 19:12:57   2270s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 4436.285M)
[05/27 19:12:57   2270s] #
[05/27 19:12:57   2270s] #Restore RCDB.
[05/27 19:12:57   2270s] #
[05/27 19:12:57   2270s] #Complete tQuantus RC extraction.
[05/27 19:12:57   2270s] #Cpu time = 00:00:05
[05/27 19:12:57   2270s] #Elapsed time = 00:00:06
[05/27 19:12:57   2270s] #Increased memory = 13.20 (MB)
[05/27 19:12:57   2270s] #Total memory = 3905.14 (MB)
[05/27 19:12:57   2270s] #Peak memory = 4109.34 (MB)
[05/27 19:12:57   2270s] #
[05/27 19:12:57   2270s] #0 inserted nodes are removed
[05/27 19:12:57   2270s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/27 19:12:57   2270s] ### export design design signature (201): route=280833873 fixed_route=280833873 flt_obj=0 vio=1340153143 swire=282492057 shield_wire=1 net_attr=1339429479 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/27 19:12:57   2270s] ### import design signature (202): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/27 19:12:57   2270s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:57   2270s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:57   2270s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:57   2270s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:12:57   2270s] #Start Design Signature (0)
[05/27 19:12:57   2270s] #Finish Inst Signature in MT(31641540)
[05/27 19:12:57   2270s] #Finish Net Signature in MT(44417359)
[05/27 19:12:57   2270s] #Finish SNet Signature in MT (101830201)
[05/27 19:12:57   2270s] #Run time and memory report for RC extraction:
[05/27 19:12:57   2270s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/27 19:12:57   2270s] #Run Statistics for snet signature:
[05/27 19:12:57   2270s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:12:57   2270s] #   Increased memory =     0.00 (MB), total memory =  3897.61 (MB), peak memory =  4109.34 (MB)
[05/27 19:12:57   2270s] #Run Statistics for Net Final Signature:
[05/27 19:12:57   2270s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:12:57   2270s] #   Increased memory =     0.00 (MB), total memory =  3897.61 (MB), peak memory =  4109.34 (MB)
[05/27 19:12:57   2270s] #Run Statistics for Net launch:
[05/27 19:12:57   2270s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:12:57   2270s] #   Increased memory =     0.01 (MB), total memory =  3897.61 (MB), peak memory =  4109.34 (MB)
[05/27 19:12:57   2270s] #Run Statistics for Net init_dbsNet_slist:
[05/27 19:12:57   2270s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:12:57   2270s] #   Increased memory =     0.00 (MB), total memory =  3897.60 (MB), peak memory =  4109.34 (MB)
[05/27 19:12:57   2270s] #Run Statistics for net signature:
[05/27 19:12:57   2270s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:12:57   2270s] #   Increased memory =     0.01 (MB), total memory =  3897.61 (MB), peak memory =  4109.34 (MB)
[05/27 19:12:57   2270s] #Run Statistics for inst signature:
[05/27 19:12:57   2270s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:12:57   2270s] #   Increased memory =    -0.76 (MB), total memory =  3897.60 (MB), peak memory =  4109.34 (MB)
[05/27 19:12:57   2270s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_H5g5ad.rcdb.d/TOP.rcdb.d' for reading (mem: 4416.285M)
[05/27 19:12:57   2270s] Reading RCDB with compressed RC data.
[05/27 19:12:57   2270s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4418.3M)
[05/27 19:12:57   2270s] ** INFO: Initializing Glitch Interface
[05/27 19:12:57   2270s] AAE DB initialization (MEM=4458.9 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/27 19:12:57   2270s] ** INFO: Initializing Glitch Cache
[05/27 19:12:57   2270s] Starting delay calculation for Setup views
[05/27 19:12:58   2271s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/27 19:12:58   2271s] AAE_INFO: resetNetProps viewIdx 0 
[05/27 19:12:58   2271s] Starting SI iteration 1 using Infinite Timing Windows
[05/27 19:13:02   2273s] #################################################################################
[05/27 19:13:02   2273s] # Design Stage: PostRoute
[05/27 19:13:02   2273s] # Design Name: TOP
[05/27 19:13:02   2273s] # Design Mode: 22nm
[05/27 19:13:02   2273s] # Analysis Mode: MMMC OCV 
[05/27 19:13:02   2273s] # Parasitics Mode: SPEF/RCDB 
[05/27 19:13:02   2273s] # Signoff Settings: SI On 
[05/27 19:13:02   2273s] #################################################################################
[05/27 19:13:02   2273s] AAE_INFO: 1 threads acquired from CTE.
[05/27 19:13:02   2273s] Setting infinite Tws ...
[05/27 19:13:02   2273s] First Iteration Infinite Tw... 
[05/27 19:13:02   2273s] Calculate early delays in OCV mode...
[05/27 19:13:02   2273s] Calculate late delays in OCV mode...
[05/27 19:13:02   2273s] Topological Sorting (REAL = 0:00:00.0, MEM = 4488.1M, InitMEM = 4488.1M)
[05/27 19:13:02   2273s] Start delay calculation (fullDC) (1 T). (MEM=3383.8)
[05/27 19:13:02   2273s] Start AAE Lib Loading. (MEM=4488.07)
[05/27 19:13:02   2273s] End AAE Lib Loading. (MEM=4708.14 CPU=0:00:00.2 Real=0:00:00.0)
[05/27 19:13:02   2273s] End AAE Lib Interpolated Model. (MEM=4708.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 19:13:03   2273s] Total number of fetched objects 1150
[05/27 19:13:03   2273s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/27 19:13:03   2273s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 19:13:03   2273s] End delay calculation. (MEM=3680.46 CPU=0:00:00.4 REAL=0:00:01.0)
[05/27 19:13:06   2275s] End delay calculation (fullDC). (MEM=3376.49 CPU=0:00:02.4 REAL=0:00:04.0)
[05/27 19:13:06   2275s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_UyM9sY/.AAE_75591/waveform.data...
[05/27 19:13:06   2275s] *** CDM Built up (cpu=0:00:02.6  real=0:00:04.0  mem= 4533.8M) ***
[05/27 19:13:07   2276s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4541.8M)
[05/27 19:13:07   2276s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/27 19:13:07   2276s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4541.8M)
[05/27 19:13:07   2276s] Starting SI iteration 2
[05/27 19:13:07   2276s] Calculate early delays in OCV mode...
[05/27 19:13:07   2276s] Calculate late delays in OCV mode...
[05/27 19:13:07   2276s] Start delay calculation (fullDC) (1 T). (MEM=3955.52)
[05/27 19:13:07   2276s] End AAE Lib Interpolated Model. (MEM=4482.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 19:13:07   2276s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/27 19:13:07   2276s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1150. 
[05/27 19:13:07   2276s] Total number of fetched objects 1150
[05/27 19:13:07   2276s] AAE_INFO-618: Total number of nets in the design is 1152,  0.1 percent of the nets selected for SI analysis
[05/27 19:13:07   2276s] End delay calculation. (MEM=3968.37 CPU=0:00:00.0 REAL=0:00:00.0)
[05/27 19:13:07   2276s] End delay calculation (fullDC). (MEM=3968.37 CPU=0:00:00.0 REAL=0:00:00.0)
[05/27 19:13:07   2276s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4533.1M) ***
[05/27 19:13:07   2276s] 
[05/27 19:13:07   2276s] Creating Lib Analyzer ...
[05/27 19:13:07   2276s] 
[05/27 19:13:07   2276s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/27 19:13:07   2276s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/27 19:13:07   2276s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/27 19:13:07   2276s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/27 19:13:07   2276s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/27 19:13:07   2276s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/27 19:13:07   2276s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/27 19:13:07   2276s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/27 19:13:07   2276s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/27 19:13:07   2276s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/27 19:13:07   2276s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/27 19:13:07   2276s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/27 19:13:07   2276s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/27 19:13:07   2276s] Summary for sequential cells identification: 
[05/27 19:13:07   2276s]   Identified SBFF number: 299
[05/27 19:13:07   2276s]   Identified MBFF number: 75
[05/27 19:13:07   2276s]   Identified SB Latch number: 22
[05/27 19:13:07   2276s]   Identified MB Latch number: 0
[05/27 19:13:07   2276s]   Not identified SBFF number: 15
[05/27 19:13:07   2276s]   Not identified MBFF number: 0
[05/27 19:13:07   2276s]   Not identified SB Latch number: 0
[05/27 19:13:07   2276s]   Not identified MB Latch number: 0
[05/27 19:13:07   2276s]   Number of sequential cells which are not FFs: 45
[05/27 19:13:07   2276s]  Visiting view : view_slow_mission
[05/27 19:13:07   2276s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/27 19:13:07   2276s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/27 19:13:07   2276s]  Visiting view : view_fast_mission
[05/27 19:13:07   2276s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/27 19:13:07   2276s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/27 19:13:07   2276s] TLC MultiMap info (StdDelay):
[05/27 19:13:07   2276s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/27 19:13:07   2276s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/27 19:13:07   2276s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/27 19:13:07   2276s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/27 19:13:07   2276s]  Setting StdDelay to: 6.1ps
[05/27 19:13:07   2276s] 
[05/27 19:13:07   2276s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/27 19:13:08   2277s] Total number of usable buffers from Lib Analyzer: 30 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/27 19:13:08   2277s] Total number of usable inverters from Lib Analyzer: 27 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/27 19:13:08   2277s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/27 19:13:08   2277s] 
[05/27 19:13:08   2277s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 19:13:09   2278s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:37:59 mem=4557.1M
[05/27 19:13:10   2279s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:37:59 mem=4557.1M
[05/27 19:13:10   2279s] Creating Lib Analyzer, finished. 
[05/27 19:13:10   2279s] *** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:13.0 totSessionCpu=0:37:59 mem=4557.1M)
[05/27 19:13:10   2279s] End AAE Lib Interpolated Model. (MEM=4557.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 19:13:10   2279s] ** INFO: Initializing Glitch Interface
[05/27 19:13:10   2279s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4557.1M, EPOCH TIME: 1748387590.271745
[05/27 19:13:10   2279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:10   2279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:10   2279s] 
[05/27 19:13:10   2279s] 
[05/27 19:13:10   2279s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:13:10   2279s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.272, MEM:4557.1M, EPOCH TIME: 1748387590.543570
[05/27 19:13:10   2279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:10   2279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:10   2279s] ** INFO: Initializing Glitch Interface
[05/27 19:13:10   2279s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.530  | 49.725  | 49.530  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -68     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
       (36.146% with Fillers)
------------------------------------------------------------------

[05/27 19:13:10   2279s] **optDesign ... cpu = 0:00:20, real = 0:00:26, mem = 3970.0M, totSessionCpu=0:38:00 **
[05/27 19:13:10   2279s] Begin: Collecting metrics
[05/27 19:13:10   2279s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.530 | 49.530 |   0 |       14.36 | 0:00:00  |        4514 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[05/27 19:13:10   2279s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3970.0M, current mem=3970.0M)

[05/27 19:13:10   2279s] End: Collecting metrics
[05/27 19:13:10   2279s] OPTC: m4 20.0 50.0
[05/27 19:13:10   2279s] OPTC: view 50.0
[05/27 19:13:10   2279s] Setting latch borrow mode to budget during optimization.
[05/27 19:13:11   2280s] **INFO: flowCheckPoint #2 OptimizationPass1
[05/27 19:13:11   2280s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 19:13:11   2280s] Deleting Lib Analyzer.
[05/27 19:13:11   2280s] **INFO: Start fixing DRV (Mem = 4509.18M) ...
[05/27 19:13:11   2280s] Begin: GigaOpt DRV Optimization
[05/27 19:13:11   2280s] Glitch fixing enabled
[05/27 19:13:11   2280s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[05/27 19:13:11   2280s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:38:00.2/1:30:18.1 (0.4), mem = 4509.2M
[05/27 19:13:11   2280s] Info: 1 ideal net excluded from IPO operation.
[05/27 19:13:11   2280s] Info: 1 clock net  excluded from IPO operation.
[05/27 19:13:11   2280s] End AAE Lib Interpolated Model. (MEM=4509.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 19:13:11   2280s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.75591.8
[05/27 19:13:11   2280s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/27 19:13:11   2280s] 
[05/27 19:13:11   2280s] Creating Lib Analyzer ...
[05/27 19:13:11   2280s] Total number of usable buffers from Lib Analyzer: 30 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/27 19:13:11   2280s] Total number of usable inverters from Lib Analyzer: 27 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/27 19:13:11   2280s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/27 19:13:11   2280s] 
[05/27 19:13:11   2280s] {RT rc_slow 0 2 11  {8 0} 1}
[05/27 19:13:13   2282s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:38:02 mem=4513.2M
[05/27 19:13:13   2282s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:38:03 mem=4513.2M
[05/27 19:13:13   2282s] Creating Lib Analyzer, finished. 
[05/27 19:13:13   2282s] #optDebug: Start CG creation (mem=4513.2M)
[05/27 19:13:13   2282s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:13   2282s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:14   2282s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:14   2283s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:14   2283s] ToF 82.9880um
[05/27 19:13:14   2283s] (cpu=0:00:00.9, mem=4680.4M)
[05/27 19:13:14   2283s]  ...processing cgPrt (cpu=0:00:00.9, mem=4680.4M)
[05/27 19:13:14   2283s]  ...processing cgEgp (cpu=0:00:00.9, mem=4680.4M)
[05/27 19:13:14   2283s]  ...processing cgPbk (cpu=0:00:00.9, mem=4680.4M)
[05/27 19:13:14   2283s]  ...processing cgNrb(cpu=0:00:00.9, mem=4680.4M)
[05/27 19:13:14   2283s]  ...processing cgObs (cpu=0:00:00.9, mem=4680.4M)
[05/27 19:13:14   2283s]  ...processing cgCon (cpu=0:00:00.9, mem=4680.4M)
[05/27 19:13:14   2283s]  ...processing cgPdm (cpu=0:00:00.9, mem=4680.4M)
[05/27 19:13:14   2283s] #optDebug: Finish CG creation (cpu=0:00:00.9, mem=4680.4M)
[05/27 19:13:14   2283s] 
[05/27 19:13:14   2283s] Active Setup views: view_slow_mission 
[05/27 19:13:14   2283s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4680.4M, EPOCH TIME: 1748387594.888271
[05/27 19:13:14   2283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:14   2283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:15   2284s] 
[05/27 19:13:15   2284s] 
[05/27 19:13:15   2284s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:13:15   2284s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.253, MEM:4680.4M, EPOCH TIME: 1748387595.141577
[05/27 19:13:15   2284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:15   2284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:15   2284s] [oiPhyDebug] optDemand 1299341520.00, spDemand 516341520.00.
[05/27 19:13:15   2284s] InstCnt mismatch: prevInstCnt = 1129, ttlInstCnt = 1491
[05/27 19:13:15   2284s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1491
[05/27 19:13:15   2284s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[05/27 19:13:15   2284s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:38:04 mem=4680.4M
[05/27 19:13:15   2284s] OPERPROF: Starting DPlace-Init at level 1, MEM:4680.4M, EPOCH TIME: 1748387595.165770
[05/27 19:13:15   2284s] Processing tracks to init pin-track alignment.
[05/27 19:13:15   2284s] z: 1, totalTracks: 1
[05/27 19:13:15   2284s] z: 3, totalTracks: 1
[05/27 19:13:15   2284s] z: 5, totalTracks: 1
[05/27 19:13:15   2284s] z: 7, totalTracks: 1
[05/27 19:13:15   2284s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/27 19:13:15   2284s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 19:13:15   2284s] Initializing Route Infrastructure for color support ...
[05/27 19:13:15   2284s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4680.4M, EPOCH TIME: 1748387595.166137
[05/27 19:13:15   2284s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:4680.4M, EPOCH TIME: 1748387595.172324
[05/27 19:13:15   2284s] Route Infrastructure Initialized for color support successfully.
[05/27 19:13:15   2284s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 19:13:15   2284s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4680.4M, EPOCH TIME: 1748387595.180304
[05/27 19:13:15   2284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:15   2284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:15   2284s] 
[05/27 19:13:15   2284s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 19:13:15   2284s] 
[05/27 19:13:15   2284s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:13:15   2284s] 
[05/27 19:13:15   2284s]  Skipping Bad Lib Cell Checking (CMU) !
[05/27 19:13:15   2284s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.238, MEM:4680.4M, EPOCH TIME: 1748387595.418177
[05/27 19:13:15   2284s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4680.4M, EPOCH TIME: 1748387595.418311
[05/27 19:13:15   2284s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4680.4M, EPOCH TIME: 1748387595.418671
[05/27 19:13:15   2284s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4680.4MB).
[05/27 19:13:15   2284s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.254, MEM:4680.4M, EPOCH TIME: 1748387595.419323
[05/27 19:13:15   2284s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/27 19:13:15   2284s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1491
[05/27 19:13:15   2284s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:38:04 mem=4680.4M
[05/27 19:13:15   2284s] ### Creating RouteCongInterface, started
[05/27 19:13:15   2284s] {MMLU 0 0 1150}
[05/27 19:13:15   2284s] [oiLAM] Zs 11, 12
[05/27 19:13:15   2284s] ### Creating LA Mngr. totSessionCpu=0:38:04 mem=4680.4M
[05/27 19:13:15   2284s] ### Creating LA Mngr, finished. totSessionCpu=0:38:04 mem=4680.4M
[05/27 19:13:15   2284s] ### Creating RouteCongInterface, finished
[05/27 19:13:15   2284s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:15   2284s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:15   2284s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:15   2284s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:15   2284s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:16   2285s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:16   2285s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:16   2285s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/27 19:13:16   2285s] AoF 617.8860um
[05/27 19:13:16   2285s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[05/27 19:13:16   2285s] [GPS-DRV] Optimizer inputs ============================= 
[05/27 19:13:16   2285s] [GPS-DRV] drvFixingStage: Small Scale
[05/27 19:13:16   2285s] [GPS-DRV] costLowerBound: 0.1
[05/27 19:13:16   2285s] [GPS-DRV] setupTNSCost  : 0.3
[05/27 19:13:16   2285s] [GPS-DRV] maxIter       : 10
[05/27 19:13:16   2285s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/27 19:13:16   2285s] [GPS-DRV] Optimizer parameters ============================= 
[05/27 19:13:16   2285s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/27 19:13:16   2285s] [GPS-DRV] maxDensity (design): 0.95
[05/27 19:13:16   2285s] [GPS-DRV] maxLocalDensity: 0.96
[05/27 19:13:16   2285s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/27 19:13:16   2285s] [GPS-DRV] Dflt RT Characteristic Length 405.211um AoF 617.886um x 1
[05/27 19:13:16   2285s] [GPS-DRV] isCPECostingOn: false
[05/27 19:13:16   2285s] [GPS-DRV] MaintainWNS: 1
[05/27 19:13:16   2285s] [GPS-DRV] All active and enabled setup views
[05/27 19:13:16   2285s] [GPS-DRV]     view_slow_mission
[05/27 19:13:16   2285s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[05/27 19:13:16   2285s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[05/27 19:13:16   2285s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/27 19:13:16   2285s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/27 19:13:16   2285s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4680.4M, EPOCH TIME: 1748387596.382222
[05/27 19:13:16   2285s] Found 0 hard placement blockage before merging.
[05/27 19:13:16   2285s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4680.4M, EPOCH TIME: 1748387596.382474
[05/27 19:13:16   2285s] ** INFO: Initializing Glitch Interface
[05/27 19:13:16   2285s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[05/27 19:13:16   2285s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/27 19:13:16   2285s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 19:13:16   2285s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/27 19:13:16   2285s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 19:13:16   2285s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/27 19:13:16   2285s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 19:13:16   2285s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 19:13:16   2285s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|     0|     0|    49.53|     0.00|       0|       0|       0| 36.15%|          |         |
[05/27 19:13:16   2285s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 19:13:16   2285s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|     0|     0|    49.53|     0.00|       0|       0|       0| 36.15%| 0:00:00.0|  4696.4M|
[05/27 19:13:16   2285s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 19:13:16   2285s] Bottom Preferred Layer:
[05/27 19:13:16   2285s]     None
[05/27 19:13:16   2285s] Via Pillar Rule:
[05/27 19:13:16   2285s]     None
[05/27 19:13:16   2285s] Finished writing unified metrics of routing constraints.
[05/27 19:13:16   2285s] 
[05/27 19:13:16   2285s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4696.4M) ***
[05/27 19:13:16   2285s] 
[05/27 19:13:16   2285s] Deleting 0 temporary hard placement blockage(s).
[05/27 19:13:16   2285s] Total-nets :: 1150, Stn-nets :: 0, ratio :: 0 %, Total-len 6090.79, Stn-len 0
[05/27 19:13:16   2285s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1491
[05/27 19:13:16   2285s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4696.4M, EPOCH TIME: 1748387596.452483
[05/27 19:13:16   2285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1491).
[05/27 19:13:16   2285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:16   2285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:16   2285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:16   2285s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:4603.4M, EPOCH TIME: 1748387596.482693
[05/27 19:13:16   2285s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.75591.8
[05/27 19:13:16   2285s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:38:05.4/1:30:23.2 (0.4), mem = 4603.4M
[05/27 19:13:16   2285s] 
[05/27 19:13:16   2285s] =============================================================================================
[05/27 19:13:16   2285s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     23.10-p003_1
[05/27 19:13:16   2285s] =============================================================================================
[05/27 19:13:16   2285s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 19:13:16   2285s] ---------------------------------------------------------------------------------------------
[05/27 19:13:16   2285s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/27 19:13:16   2285s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  45.3 % )     0:00:02.3 /  0:00:02.3    1.0
[05/27 19:13:16   2285s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:13:16   2285s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 19:13:16   2285s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[05/27 19:13:16   2285s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/27 19:13:16   2285s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:13:16   2285s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/27 19:13:16   2285s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/27 19:13:16   2285s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[05/27 19:13:16   2285s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:13:16   2285s] [ DetailPlaceInit        ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 19:13:16   2285s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:13:16   2285s] [ MISC                   ]          0:00:02.5  (  48.1 % )     0:00:02.5 /  0:00:02.5    1.0
[05/27 19:13:16   2285s] ---------------------------------------------------------------------------------------------
[05/27 19:13:16   2285s]  DrvOpt #1 TOTAL                    0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:05.2    1.0
[05/27 19:13:16   2285s] ---------------------------------------------------------------------------------------------
[05/27 19:13:16   2285s] 
[05/27 19:13:16   2285s] drv optimizer changes nothing and skips refinePlace
[05/27 19:13:16   2285s] End: GigaOpt DRV Optimization
[05/27 19:13:16   2285s] **optDesign ... cpu = 0:00:26, real = 0:00:32, mem = 4073.7M, totSessionCpu=0:38:05 **
[05/27 19:13:16   2285s] Begin: Collecting metrics
[05/27 19:13:16   2285s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:00  |        4514 |    0 |   0 |
| drv_eco_fixing  |    49.724 |   49.530 |         0 |        0 |       36.15 | 0:00:05  |        4603 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[05/27 19:13:16   2285s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4073.7M, current mem=4073.7M)

[05/27 19:13:16   2285s] End: Collecting metrics
[05/27 19:13:16   2285s] *info:
[05/27 19:13:16   2285s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 4603.39M).
[05/27 19:13:16   2285s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4603.4M, EPOCH TIME: 1748387596.751059
[05/27 19:13:16   2285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:16   2285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:16   2285s] 
[05/27 19:13:16   2285s] 
[05/27 19:13:16   2285s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:13:16   2285s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.238, MEM:4603.4M, EPOCH TIME: 1748387596.989140
[05/27 19:13:17   2285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:17   2285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:17   2285s] ** INFO: Initializing Glitch Interface
[05/27 19:13:17   2285s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=4603.4M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.530  | 49.725  | 49.530  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -68     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
       (36.146% with Fillers)
------------------------------------------------------------------

[05/27 19:13:17   2285s] **optDesign ... cpu = 0:00:26, real = 0:00:33, mem = 4073.4M, totSessionCpu=0:38:06 **
[05/27 19:13:17   2285s] ** INFO: Initializing Glitch Interface
[05/27 19:13:17   2285s]   DRV Snapshot: (REF)
[05/27 19:13:17   2285s]          Tran DRV: 0 (0)
[05/27 19:13:17   2285s]           Cap DRV: 0 (0)
[05/27 19:13:17   2285s]        Fanout DRV: 0 (0)
[05/27 19:13:17   2285s]            Glitch: 0 (0)
[05/27 19:13:17   2286s]   Timing Snapshot: (REF)
[05/27 19:13:17   2286s]      Weighted WNS: 0.000
[05/27 19:13:17   2286s]       All  PG WNS: 0.000
[05/27 19:13:17   2286s]       High PG WNS: 0.000
[05/27 19:13:17   2286s]       All  PG TNS: 0.000
[05/27 19:13:17   2286s]       High PG TNS: 0.000
[05/27 19:13:17   2286s]       Low  PG TNS: 0.000
[05/27 19:13:17   2286s]    Category Slack: { [L, 49.530] [H, 49.724] }
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s] **INFO: flowCheckPoint #3 OptimizationPreEco
[05/27 19:13:17   2286s] Running postRoute recovery in preEcoRoute mode
[05/27 19:13:17   2286s] **optDesign ... cpu = 0:00:26, real = 0:00:33, mem = 4075.1M, totSessionCpu=0:38:06 **
[05/27 19:13:17   2286s] ** INFO: Initializing Glitch Interface
[05/27 19:13:17   2286s]   DRV Snapshot: (TGT)
[05/27 19:13:17   2286s]          Tran DRV: 0 (0)
[05/27 19:13:17   2286s]           Cap DRV: 0 (0)
[05/27 19:13:17   2286s]        Fanout DRV: 0 (0)
[05/27 19:13:17   2286s]            Glitch: 0 (0)
[05/27 19:13:17   2286s] Checking DRV degradation...
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s] Recovery Manager:
[05/27 19:13:17   2286s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/27 19:13:17   2286s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/27 19:13:17   2286s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/27 19:13:17   2286s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/27 19:13:17   2286s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4603.86M, totSessionCpu=0:38:06).
[05/27 19:13:17   2286s] **optDesign ... cpu = 0:00:27, real = 0:00:33, mem = 4075.2M, totSessionCpu=0:38:06 **
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s] ** INFO: Initializing Glitch Interface
[05/27 19:13:17   2286s]   DRV Snapshot: (REF)
[05/27 19:13:17   2286s]          Tran DRV: 0 (0)
[05/27 19:13:17   2286s]           Cap DRV: 0 (0)
[05/27 19:13:17   2286s]        Fanout DRV: 0 (0)
[05/27 19:13:17   2286s]            Glitch: 0 (0)
[05/27 19:13:17   2286s] Skipping pre eco harden opt
[05/27 19:13:17   2286s] Running refinePlace -preserveRouting true -hardFence false
[05/27 19:13:17   2286s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4662.0M, EPOCH TIME: 1748387597.177690
[05/27 19:13:17   2286s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4662.0M, EPOCH TIME: 1748387597.177808
[05/27 19:13:17   2286s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4662.0M, EPOCH TIME: 1748387597.177934
[05/27 19:13:17   2286s] Processing tracks to init pin-track alignment.
[05/27 19:13:17   2286s] z: 1, totalTracks: 1
[05/27 19:13:17   2286s] z: 3, totalTracks: 1
[05/27 19:13:17   2286s] z: 5, totalTracks: 1
[05/27 19:13:17   2286s] z: 7, totalTracks: 1
[05/27 19:13:17   2286s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/27 19:13:17   2286s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/27 19:13:17   2286s] Initializing Route Infrastructure for color support ...
[05/27 19:13:17   2286s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4662.0M, EPOCH TIME: 1748387597.178255
[05/27 19:13:17   2286s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.004, MEM:4662.0M, EPOCH TIME: 1748387597.182012
[05/27 19:13:17   2286s] Route Infrastructure Initialized for color support successfully.
[05/27 19:13:17   2286s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/27 19:13:17   2286s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4662.0M, EPOCH TIME: 1748387597.190569
[05/27 19:13:17   2286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:17   2286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:17   2286s] Processing tracks to init pin-track alignment.
[05/27 19:13:17   2286s] z: 1, totalTracks: 1
[05/27 19:13:17   2286s] z: 3, totalTracks: 1
[05/27 19:13:17   2286s] z: 5, totalTracks: 1
[05/27 19:13:17   2286s] z: 7, totalTracks: 1
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s]  Skipping Bad Lib Cell Checking (CMU) !
[05/27 19:13:17   2286s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.240, REAL:0.240, MEM:4662.0M, EPOCH TIME: 1748387597.430647
[05/27 19:13:17   2286s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4662.0M, EPOCH TIME: 1748387597.430773
[05/27 19:13:17   2286s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4662.0M, EPOCH TIME: 1748387597.431064
[05/27 19:13:17   2286s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4662.0MB).
[05/27 19:13:17   2286s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.260, REAL:0.254, MEM:4662.0M, EPOCH TIME: 1748387597.431651
[05/27 19:13:17   2286s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.260, REAL:0.254, MEM:4662.0M, EPOCH TIME: 1748387597.431728
[05/27 19:13:17   2286s] TDRefine: refinePlace mode is spiral
[05/27 19:13:17   2286s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.75591.3
[05/27 19:13:17   2286s] OPERPROF:   Starting Refine-Place at level 2, MEM:4662.0M, EPOCH TIME: 1748387597.431899
[05/27 19:13:17   2286s] *** Starting refinePlace (0:38:06 mem=4662.0M) ***
[05/27 19:13:17   2286s] Total net bbox length = 4.261e+03 (2.126e+03 2.135e+03) (ext = 1.423e+02)
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:13:17   2286s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4662.0M, EPOCH TIME: 1748387597.433104
[05/27 19:13:17   2286s] # Found 0 legal fixed insts to color.
[05/27 19:13:17   2286s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4662.0M, EPOCH TIME: 1748387597.433261
[05/27 19:13:17   2286s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4662.0M, EPOCH TIME: 1748387597.433781
[05/27 19:13:17   2286s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/27 19:13:17   2286s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.003, MEM:4662.0M, EPOCH TIME: 1748387597.437149
[05/27 19:13:17   2286s] Set min layer with default ( 2 )
[05/27 19:13:17   2286s] Set max layer with default ( 127 )
[05/27 19:13:17   2286s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 19:13:17   2286s] Min route layer (adjusted) = 2
[05/27 19:13:17   2286s] Max route layer (adjusted) = 11
[05/27 19:13:17   2286s] Set min layer with default ( 2 )
[05/27 19:13:17   2286s] Set max layer with default ( 127 )
[05/27 19:13:17   2286s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 19:13:17   2286s] Min route layer (adjusted) = 2
[05/27 19:13:17   2286s] Max route layer (adjusted) = 11
[05/27 19:13:17   2286s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4662.0M, EPOCH TIME: 1748387597.444752
[05/27 19:13:17   2286s] Starting refinePlace ...
[05/27 19:13:17   2286s] Set min layer with default ( 2 )
[05/27 19:13:17   2286s] Set max layer with default ( 127 )
[05/27 19:13:17   2286s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 19:13:17   2286s] Min route layer (adjusted) = 2
[05/27 19:13:17   2286s] Max route layer (adjusted) = 11
[05/27 19:13:17   2286s] One DDP V2 for no tweak run.
[05/27 19:13:17   2286s] Set min layer with default ( 2 )
[05/27 19:13:17   2286s] Set max layer with default ( 127 )
[05/27 19:13:17   2286s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/27 19:13:17   2286s] Min route layer (adjusted) = 2
[05/27 19:13:17   2286s] Max route layer (adjusted) = 11
[05/27 19:13:17   2286s] DDP initSite1 nrRow 111 nrJob 111
[05/27 19:13:17   2286s] DDP markSite nrRow 111 nrJob 111
[05/27 19:13:17   2286s]   Spread Effort: high, post-route mode, useDDP on.
[05/27 19:13:17   2286s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4662.0MB) @(0:38:06 - 0:38:06).
[05/27 19:13:17   2286s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/27 19:13:17   2286s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 19:13:17   2286s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s]   === Spiral for Logical II: (movable: 1129) ===
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s]   === Spiral for Physical II: (movable: 362) ===
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/27 19:13:17   2286s] 
[05/27 19:13:17   2286s]  Info: 0 filler has been deleted!
[05/27 19:13:17   2286s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/27 19:13:17   2286s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/27 19:13:17   2286s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/27 19:13:17   2286s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4630.0MB) @(0:38:06 - 0:38:07).
[05/27 19:13:17   2286s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/27 19:13:17   2286s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4630.0MB
[05/27 19:13:17   2286s] Statistics of distance of Instance movement in refine placement:
[05/27 19:13:17   2286s]   maximum (X+Y) =         0.00 um
[05/27 19:13:17   2286s]   mean    (X+Y) =         0.00 um
[05/27 19:13:17   2286s] Summary Report:
[05/27 19:13:17   2286s] Instances move: 0 (out of 1129 movable)
[05/27 19:13:17   2286s] Instances flipped: 0
[05/27 19:13:17   2286s] Mean displacement: 0.00 um
[05/27 19:13:17   2286s] Max displacement: 0.00 um 
[05/27 19:13:17   2286s] Physical-only instances move: 0 (out of 362 movable physical-only)
[05/27 19:13:17   2286s] Total instances moved : 0
[05/27 19:13:17   2286s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.240, REAL:0.207, MEM:4630.0M, EPOCH TIME: 1748387597.651719
[05/27 19:13:17   2286s] Total net bbox length = 4.261e+03 (2.126e+03 2.135e+03) (ext = 1.423e+02)
[05/27 19:13:17   2286s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4630.0MB
[05/27 19:13:17   2286s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=4630.0MB) @(0:38:06 - 0:38:07).
[05/27 19:13:17   2286s] *** Finished refinePlace (0:38:07 mem=4630.0M) ***
[05/27 19:13:17   2286s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.75591.3
[05/27 19:13:17   2286s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.250, REAL:0.221, MEM:4630.0M, EPOCH TIME: 1748387597.652888
[05/27 19:13:17   2286s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4630.0M, EPOCH TIME: 1748387597.652978
[05/27 19:13:17   2286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1491).
[05/27 19:13:17   2286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:17   2286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:17   2286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:17   2286s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.030, REAL:0.030, MEM:4572.0M, EPOCH TIME: 1748387597.683414
[05/27 19:13:17   2286s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.540, REAL:0.506, MEM:4572.0M, EPOCH TIME: 1748387597.683531
[05/27 19:13:17   2286s] Begin: Collecting metrics
[05/27 19:13:17   2286s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:00  |        4514 |    0 |   0 |
| drv_eco_fixing    |    49.724 |   49.530 |         0 |        0 |       36.15 | 0:00:05  |        4603 |    0 |   0 |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        4572 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/27 19:13:17   2286s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4073.7M, current mem=4073.4M)

[05/27 19:13:17   2286s] End: Collecting metrics
[05/27 19:13:17   2286s] {MMLU 0 0 1150}
[05/27 19:13:17   2286s] [oiLAM] Zs 11, 12
[05/27 19:13:17   2286s] ### Creating LA Mngr. totSessionCpu=0:38:07 mem=4572.0M
[05/27 19:13:17   2286s] ### Creating LA Mngr, finished. totSessionCpu=0:38:07 mem=4572.0M
[05/27 19:13:17   2286s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4572.0M, EPOCH TIME: 1748387597.959172
[05/27 19:13:17   2286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:17   2286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:18   2287s] 
[05/27 19:13:18   2287s] 
[05/27 19:13:18   2287s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:13:18   2287s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.240, MEM:4572.0M, EPOCH TIME: 1748387598.198977
[05/27 19:13:18   2287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:18   2287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:13:18   2287s] ** INFO: Initializing Glitch Interface
[05/27 19:13:18   2287s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.530  | 49.725  | 49.530  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -68     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
       (36.146% with Fillers)
------------------------------------------------------------------

[05/27 19:13:18   2287s] **optDesign ... cpu = 0:00:28, real = 0:00:34, mem = 4074.1M, totSessionCpu=0:38:07 **
[05/27 19:13:18   2287s] Begin: Collecting metrics
[05/27 19:13:18   2287s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:00  |        4514 |    0 |   0 |
| drv_eco_fixing    |    49.724 |   49.530 |         0 |        0 |       36.15 | 0:00:05  |        4603 |    0 |   0 |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        4572 |      |     |
| pre_route_summary |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:01  |        4588 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[05/27 19:13:18   2287s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4074.1M, current mem=4074.1M)

[05/27 19:13:18   2287s] End: Collecting metrics
[05/27 19:13:18   2287s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[05/27 19:13:18   2287s] ** INFO Cleaning up Glitch Interface
[05/27 19:13:18   2287s] -route_with_eco false                     # bool, default=false
[05/27 19:13:18   2287s] -route_selected_net_only false            # bool, default=false
[05/27 19:13:18   2287s] -route_with_timing_driven true            # bool, default=false, user setting
[05/27 19:13:18   2287s] -route_with_si_driven true                # bool, default=false, user setting
[05/27 19:13:18   2287s] Existing Dirty Nets : 0
[05/27 19:13:18   2287s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/27 19:13:18   2287s] Reset Dirty Nets : 0
[05/27 19:13:18   2287s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:38:07.5/1:30:25.3 (0.4), mem = 4588.2M
[05/27 19:13:18   2287s] 
[05/27 19:13:18   2287s] globalDetailRoute
[05/27 19:13:18   2287s] 
[05/27 19:13:18   2287s] #Start globalDetailRoute on Tue May 27 19:13:18 2025
[05/27 19:13:18   2287s] #
[05/27 19:13:18   2287s] ### Time Record (globalDetailRoute) is installed.
[05/27 19:13:18   2287s] ### Time Record (Pre Callback) is installed.
[05/27 19:13:18   2287s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_H5g5ad.rcdb.d/TOP.rcdb.d': 1149 access done (mem: 4575.180M)
[05/27 19:13:18   2287s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/27 19:13:18   2287s] ### Time Record (Pre Callback) is uninstalled.
[05/27 19:13:18   2287s] ### Time Record (DB Import) is installed.
[05/27 19:13:18   2287s] ### Time Record (Timing Data Generation) is installed.
[05/27 19:13:18   2287s] ### Time Record (Timing Data Generation) is uninstalled.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:13:18   2287s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/27 19:13:18   2287s] #To increase the message display limit, refer to the product command reference manual.
[05/27 19:13:18   2287s] ### Net info: total nets: 1152
[05/27 19:13:18   2287s] ### Net info: dirty nets: 0
[05/27 19:13:18   2287s] ### Net info: marked as disconnected nets: 0
[05/27 19:13:18   2287s] ### Net info: fully routed nets: 1150
[05/27 19:13:18   2287s] ### Net info: trivial (< 2 pins) nets: 2
[05/27 19:13:18   2287s] ### Net info: unrouted nets: 0
[05/27 19:13:18   2287s] ### Net info: re-extraction nets: 0
[05/27 19:13:18   2287s] ### Net info: ignored nets: 0
[05/27 19:13:18   2287s] ### Net info: skip routing nets: 0
[05/27 19:13:18   2287s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:18   2287s] ### import design signature (203): route=1702738127 fixed_route=2147340251 flt_obj=0 vio=1340153143 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/27 19:13:18   2287s] ### Time Record (DB Import) is uninstalled.
[05/27 19:13:18   2287s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/27 19:13:18   2287s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:18   2287s] #Skip comparing routing design signature in db-snapshot flow
[05/27 19:13:18   2287s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:18   2287s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:18   2287s] ### Time Record (Data Preparation) is installed.
[05/27 19:13:18   2287s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:18   2287s] ### Time Record (Data Preparation) is uninstalled.
[05/27 19:13:18   2287s] ### Time Record (Global Routing) is installed.
[05/27 19:13:18   2287s] ### Time Record (Global Routing) is uninstalled.
[05/27 19:13:18   2287s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/27 19:13:18   2287s] #Total number of routable nets = 1150.
[05/27 19:13:18   2287s] #Total number of nets in the design = 1152.
[05/27 19:13:18   2287s] #1150 routable nets have routed wires.
[05/27 19:13:18   2287s] #No nets have been global routed.
[05/27 19:13:18   2287s] ### Time Record (Data Preparation) is installed.
[05/27 19:13:18   2287s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:18   2287s] #Start routing data preparation on Tue May 27 19:13:18 2025
[05/27 19:13:18   2287s] #
[05/27 19:13:18   2287s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:18   2287s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:18   2287s] ### Time Record (Cell Pin Access) is installed.
[05/27 19:13:18   2287s] #Initial pin access analysis.
[05/27 19:13:18   2287s] #Detail pin access analysis.
[05/27 19:13:18   2287s] ### Time Record (Cell Pin Access) is uninstalled.
[05/27 19:13:18   2287s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/27 19:13:18   2287s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/27 19:13:18   2287s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:13:18   2287s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:13:18   2287s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:13:18   2287s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:13:18   2287s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:13:18   2287s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/27 19:13:18   2287s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/27 19:13:18   2287s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/27 19:13:18   2287s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/27 19:13:18   2287s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/27 19:13:18   2287s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/27 19:13:18   2287s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/27 19:13:18   2287s] #pin_access_rlayer=3(C1)
[05/27 19:13:18   2287s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/27 19:13:18   2287s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/27 19:13:18   2287s] #enable_dpt_layer_shield=F
[05/27 19:13:18   2287s] #has_line_end_grid=F
[05/27 19:13:18   2287s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/27 19:13:18   2287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4078.91 (MB), peak = 4109.34 (MB)
[05/27 19:13:18   2287s] #Regenerating Ggrids automatically.
[05/27 19:13:18   2287s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/27 19:13:18   2287s] #Using automatically generated G-grids.
[05/27 19:13:20   2289s] #Done routing data preparation.
[05/27 19:13:20   2289s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4083.67 (MB), peak = 4109.34 (MB)
[05/27 19:13:20   2289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:20   2289s] #Start instance access analysis using 1 thread...
[05/27 19:13:20   2289s] #Set layer M1 to be advanced pin access layer.
[05/27 19:13:20   2289s] ### Time Record (Instance Pin Access) is installed.
[05/27 19:13:20   2289s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/27 19:13:20   2289s] #30 instance pins are hard to access
[05/27 19:13:20   2289s] #Instance access analysis statistics:
[05/27 19:13:20   2289s] #Cpu time = 00:00:00
[05/27 19:13:20   2289s] #Elapsed time = 00:00:00
[05/27 19:13:20   2289s] #Increased memory = 0.00 (MB)
[05/27 19:13:20   2289s] #Total memory = 4083.67 (MB)
[05/27 19:13:20   2289s] #Peak memory = 4287.58 (MB)
[05/27 19:13:20   2289s] ### Time Record (Instance Pin Access) is uninstalled.
[05/27 19:13:20   2289s] #Found 0 nets for post-route si or timing fixing.
[05/27 19:13:20   2289s] #
[05/27 19:13:20   2289s] #Finished routing data preparation on Tue May 27 19:13:20 2025
[05/27 19:13:20   2289s] #
[05/27 19:13:20   2289s] #Cpu time = 00:00:02
[05/27 19:13:20   2289s] #Elapsed time = 00:00:02
[05/27 19:13:20   2289s] #Increased memory = 8.88 (MB)
[05/27 19:13:20   2289s] #Total memory = 4083.68 (MB)
[05/27 19:13:20   2289s] #Peak memory = 4287.58 (MB)
[05/27 19:13:20   2289s] #
[05/27 19:13:20   2289s] ### Time Record (Data Preparation) is uninstalled.
[05/27 19:13:20   2289s] ### Time Record (Global Routing) is installed.
[05/27 19:13:20   2289s] #
[05/27 19:13:20   2289s] #Start global routing on Tue May 27 19:13:20 2025
[05/27 19:13:20   2289s] #
[05/27 19:13:20   2289s] #
[05/27 19:13:20   2289s] #Start global routing initialization on Tue May 27 19:13:20 2025
[05/27 19:13:20   2289s] #
[05/27 19:13:20   2289s] #WARNING (NRGR-22) Design is already detail routed.
[05/27 19:13:20   2289s] ### Time Record (Global Routing) is uninstalled.
[05/27 19:13:20   2289s] ### Time Record (Data Preparation) is installed.
[05/27 19:13:20   2289s] ### Time Record (Data Preparation) is uninstalled.
[05/27 19:13:20   2289s] ### track-assign external-init starts on Tue May 27 19:13:20 2025 with memory = 4083.68 (MB), peak = 4287.58 (MB)
[05/27 19:13:20   2289s] ### Time Record (Track Assignment) is installed.
[05/27 19:13:20   2289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:20   2289s] ### Time Record (Data Preparation) is installed.
[05/27 19:13:20   2289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:20   2289s] ### Time Record (Data Preparation) is uninstalled.
[05/27 19:13:20   2289s] ### Time Record (Track Assignment) is uninstalled.
[05/27 19:13:20   2289s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/27 19:13:20   2289s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/27 19:13:20   2289s] #Cpu time = 00:00:02
[05/27 19:13:20   2289s] #Elapsed time = 00:00:02
[05/27 19:13:20   2289s] #Increased memory = 8.89 (MB)
[05/27 19:13:20   2289s] #Total memory = 4083.68 (MB)
[05/27 19:13:20   2289s] #Peak memory = 4287.58 (MB)
[05/27 19:13:20   2289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:20   2289s] ### Time Record (Detail Routing) is installed.
[05/27 19:13:20   2289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:20   2289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:20   2289s] ### Time Record (Data Preparation) is installed.
[05/27 19:13:20   2289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:13:20   2289s] ### Time Record (Data Preparation) is uninstalled.
[05/27 19:13:20   2289s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/27 19:13:20   2289s] #
[05/27 19:13:20   2289s] #Start Detail Routing..
[05/27 19:13:20   2289s] #start initial detail routing ...
[05/27 19:13:20   2289s] ### Design has 0 dirty nets, has valid drcs
[05/27 19:13:20   2289s] ### Gcell dirty-map stats: routing = 0.00%
[05/27 19:13:20   2289s] #   number of violations = 198
[05/27 19:13:20   2289s] #
[05/27 19:13:20   2289s] #  By Layer and Type:
[05/27 19:13:20   2289s] #
[05/27 19:13:20   2289s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:13:20   2289s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:13:20   2289s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:13:20   2289s] #  M1     |    32|      0|    28|     24|     22|  10|     12|    128|
[05/27 19:13:20   2289s] #  M2     |     6|     12|    28|      8|      0|   2|     14|     70|
[05/27 19:13:20   2289s] #  Totals |    38|     12|    56|     32|     22|  12|     26|    198|
[05/27 19:13:20   2289s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:13:20   2289s] #
[05/27 19:13:20   2289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4086.25 (MB), peak = 4287.58 (MB)
[05/27 19:13:20   2289s] #start 1st optimization iteration ...
[05/27 19:13:24   2293s] ### Gcell dirty-map stats: routing = 8.84%
[05/27 19:13:24   2293s] #   number of violations = 84
[05/27 19:13:24   2293s] #
[05/27 19:13:24   2293s] #  By Layer and Type:
[05/27 19:13:24   2293s] #
[05/27 19:13:24   2293s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:13:24   2293s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 19:13:24   2293s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:13:24   2293s] #  M1     |    17|    14|     14|      5|      6|   4|      2|     62|
[05/27 19:13:24   2293s] #  M2     |     2|    10|      2|      0|      0|   1|      7|     22|
[05/27 19:13:24   2293s] #  Totals |    19|    24|     16|      5|      6|   5|      9|     84|
[05/27 19:13:24   2293s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:13:24   2293s] #
[05/27 19:13:24   2293s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4084.25 (MB), peak = 4287.58 (MB)
[05/27 19:13:24   2293s] #start 2nd optimization iteration ...
[05/27 19:13:31   2300s] ### Gcell dirty-map stats: routing = 11.72%
[05/27 19:13:31   2300s] #   number of violations = 119
[05/27 19:13:31   2300s] #
[05/27 19:13:31   2300s] #  By Layer and Type:
[05/27 19:13:31   2300s] #
[05/27 19:13:31   2300s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:13:31   2300s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:13:31   2300s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:13:31   2300s] #  M1     |    17|      4|    12|     12|      8|  11|      8|     72|
[05/27 19:13:31   2300s] #  M2     |     6|      7|    19|      5|      0|   3|      5|     45|
[05/27 19:13:31   2300s] #  C1     |     0|      0|     0|      0|      0|   0|      2|      2|
[05/27 19:13:31   2300s] #  Totals |    23|     11|    31|     17|      8|  14|     15|    119|
[05/27 19:13:31   2300s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:13:31   2300s] #
[05/27 19:13:31   2300s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4084.84 (MB), peak = 4287.58 (MB)
[05/27 19:13:31   2300s] #start 3rd optimization iteration ...
[05/27 19:13:39   2308s] ### Gcell dirty-map stats: routing = 16.16%
[05/27 19:13:39   2308s] #   number of violations = 100
[05/27 19:13:39   2308s] #
[05/27 19:13:39   2308s] #  By Layer and Type:
[05/27 19:13:39   2308s] #
[05/27 19:13:39   2308s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:13:39   2308s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:13:39   2308s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:13:39   2308s] #  M1     |    15|      3|    13|     13|      9|   6|      7|     66|
[05/27 19:13:39   2308s] #  M2     |     3|      6|    10|      3|      0|   2|     10|     34|
[05/27 19:13:39   2308s] #  Totals |    18|      9|    23|     16|      9|   8|     17|    100|
[05/27 19:13:39   2308s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:13:39   2308s] #
[05/27 19:13:39   2308s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4085.16 (MB), peak = 4287.58 (MB)
[05/27 19:13:39   2308s] #start 4th optimization iteration ...
[05/27 19:13:50   2319s] ### Gcell dirty-map stats: routing = 19.28%
[05/27 19:13:50   2319s] #   number of violations = 109
[05/27 19:13:50   2319s] #
[05/27 19:13:50   2319s] #  By Layer and Type:
[05/27 19:13:50   2319s] #
[05/27 19:13:50   2319s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:13:50   2319s] #  -      | EOLSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:13:50   2319s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:13:50   2319s] #  M1     |      1|    18|    14|     14|      7|  10|      9|     73|
[05/27 19:13:50   2319s] #  M2     |      4|     3|    10|      4|      0|   3|     11|     35|
[05/27 19:13:50   2319s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/27 19:13:50   2319s] #  Totals |      6|    21|    24|     18|      7|  13|     20|    109|
[05/27 19:13:50   2319s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:13:50   2319s] #
[05/27 19:13:50   2319s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4085.02 (MB), peak = 4287.58 (MB)
[05/27 19:13:50   2319s] #start 5th optimization iteration ...
[05/27 19:14:03   2332s] ### Gcell dirty-map stats: routing = 22.84%
[05/27 19:14:03   2332s] #   number of violations = 97
[05/27 19:14:03   2332s] #
[05/27 19:14:03   2332s] #  By Layer and Type:
[05/27 19:14:03   2332s] #
[05/27 19:14:03   2332s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:14:03   2332s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:14:03   2332s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:14:03   2332s] #  M1     |      0|    16|    14|     13|      8|   7|      9|     67|
[05/27 19:14:03   2332s] #  M2     |      5|     3|     9|      2|      0|   4|      7|     30|
[05/27 19:14:03   2332s] #  Totals |      5|    19|    23|     15|      8|  11|     16|     97|
[05/27 19:14:03   2332s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:14:03   2332s] #
[05/27 19:14:03   2332s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4085.25 (MB), peak = 4287.58 (MB)
[05/27 19:14:03   2332s] #start 6th optimization iteration ...
[05/27 19:14:22   2351s] ### Gcell dirty-map stats: routing = 26.68%
[05/27 19:14:22   2351s] #   number of violations = 99
[05/27 19:14:22   2351s] #
[05/27 19:14:22   2351s] #  By Layer and Type:
[05/27 19:14:22   2351s] #
[05/27 19:14:22   2351s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:14:22   2351s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:14:22   2351s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:14:22   2351s] #  M1     |      1|    16|    14|     12|      9|   7|      5|     64|
[05/27 19:14:22   2351s] #  M2     |      5|     4|     8|      2|      0|   3|     12|     34|
[05/27 19:14:22   2351s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 19:14:22   2351s] #  Totals |      6|    20|    22|     14|      9|  10|     18|     99|
[05/27 19:14:22   2351s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:14:22   2351s] #
[05/27 19:14:22   2351s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4149.55 (MB), peak = 4371.27 (MB)
[05/27 19:14:22   2351s] #start 7th optimization iteration ...
[05/27 19:14:28   2357s] ### Gcell dirty-map stats: routing = 26.68%
[05/27 19:14:28   2357s] #   number of violations = 94
[05/27 19:14:28   2357s] #
[05/27 19:14:28   2357s] #  By Layer and Type:
[05/27 19:14:28   2357s] #
[05/27 19:14:28   2357s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:14:28   2357s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 19:14:28   2357s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:14:28   2357s] #  M1     |    18|    13|     14|      4|      8|   5|      4|     66|
[05/27 19:14:28   2357s] #  M2     |     3|     9|      5|      0|      0|   2|      9|     28|
[05/27 19:14:28   2357s] #  Totals |    21|    22|     19|      4|      8|   7|     13|     94|
[05/27 19:14:28   2357s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:14:28   2357s] #
[05/27 19:14:28   2357s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4128.88 (MB), peak = 4371.27 (MB)
[05/27 19:14:28   2357s] #start 8th optimization iteration ...
[05/27 19:14:34   2363s] ### Gcell dirty-map stats: routing = 26.68%
[05/27 19:14:34   2363s] #   number of violations = 112
[05/27 19:14:34   2363s] #
[05/27 19:14:34   2363s] #  By Layer and Type:
[05/27 19:14:34   2363s] #
[05/27 19:14:34   2363s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:14:34   2363s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:14:34   2363s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:14:34   2363s] #  M1     |    18|      1|    16|     12|     14|   8|      4|     73|
[05/27 19:14:34   2363s] #  M2     |     4|      7|    11|      3|      0|   1|     12|     38|
[05/27 19:14:34   2363s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/27 19:14:34   2363s] #  Totals |    22|      8|    27|     15|     14|   9|     17|    112|
[05/27 19:14:34   2363s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:14:34   2363s] #
[05/27 19:14:34   2363s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4123.07 (MB), peak = 4371.27 (MB)
[05/27 19:14:34   2363s] #start 9th optimization iteration ...
[05/27 19:14:42   2371s] ### Gcell dirty-map stats: routing = 26.92%
[05/27 19:14:42   2371s] #   number of violations = 90
[05/27 19:14:42   2371s] #
[05/27 19:14:42   2371s] #  By Layer and Type:
[05/27 19:14:42   2371s] #
[05/27 19:14:42   2371s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:14:42   2371s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:14:42   2371s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:14:42   2371s] #  M1     |    20|      0|    11|     10|      7|   5|      7|     60|
[05/27 19:14:42   2371s] #  M2     |     3|      5|    11|      1|      0|   3|      6|     29|
[05/27 19:14:42   2371s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/27 19:14:42   2371s] #  Totals |    23|      5|    22|     11|      7|   8|     14|     90|
[05/27 19:14:42   2371s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:14:42   2371s] #
[05/27 19:14:42   2371s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4121.24 (MB), peak = 4371.27 (MB)
[05/27 19:14:42   2371s] #start 10th optimization iteration ...
[05/27 19:14:52   2381s] ### Gcell dirty-map stats: routing = 27.08%
[05/27 19:14:52   2381s] #   number of violations = 106
[05/27 19:14:52   2381s] #
[05/27 19:14:52   2381s] #  By Layer and Type:
[05/27 19:14:52   2381s] #
[05/27 19:14:52   2381s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:14:52   2381s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:14:52   2381s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:14:52   2381s] #  M1     |    18|      0|    14|     13|     11|   8|      6|     70|
[05/27 19:14:52   2381s] #  M2     |     4|      8|    10|      1|      0|   2|      9|     34|
[05/27 19:14:52   2381s] #  C1     |     0|      0|     0|      0|      0|   0|      2|      2|
[05/27 19:14:52   2381s] #  Totals |    22|      8|    24|     14|     11|  10|     17|    106|
[05/27 19:14:52   2381s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:14:52   2381s] #
[05/27 19:14:52   2381s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4126.77 (MB), peak = 4371.85 (MB)
[05/27 19:14:52   2381s] #start 11th optimization iteration ...
[05/27 19:15:06   2396s] ### Gcell dirty-map stats: routing = 27.12%
[05/27 19:15:06   2396s] #   number of violations = 87
[05/27 19:15:06   2396s] #
[05/27 19:15:06   2396s] #  By Layer and Type:
[05/27 19:15:06   2396s] #
[05/27 19:15:06   2396s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:06   2396s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 19:15:06   2396s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:06   2396s] #  M1     |    21|    13|     12|      4|      5|   6|      6|     67|
[05/27 19:15:06   2396s] #  M2     |     3|     9|      0|      0|      0|   3|      4|     19|
[05/27 19:15:06   2396s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 19:15:06   2396s] #  Totals |    24|    22|     12|      4|      5|   9|     11|     87|
[05/27 19:15:06   2396s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:06   2396s] #
[05/27 19:15:06   2396s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4164.91 (MB), peak = 4371.85 (MB)
[05/27 19:15:06   2396s] #start 12th optimization iteration ...
[05/27 19:15:25   2414s] ### Gcell dirty-map stats: routing = 27.20%
[05/27 19:15:25   2414s] #   number of violations = 96
[05/27 19:15:25   2414s] #
[05/27 19:15:25   2414s] #  By Layer and Type:
[05/27 19:15:25   2414s] #
[05/27 19:15:25   2414s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:15:25   2414s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:15:25   2414s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:15:25   2414s] #  M1     |      0|    20|    12|     10|      9|   7|      7|     65|
[05/27 19:15:25   2414s] #  M2     |      3|     3|    11|      2|      0|   3|      8|     30|
[05/27 19:15:25   2414s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 19:15:25   2414s] #  Totals |      3|    23|    23|     12|      9|  10|     16|     96|
[05/27 19:15:25   2414s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:15:25   2414s] #
[05/27 19:15:25   2414s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 4161.45 (MB), peak = 4416.45 (MB)
[05/27 19:15:25   2414s] #start 13th optimization iteration ...
[05/27 19:15:30   2419s] ### Gcell dirty-map stats: routing = 27.20%
[05/27 19:15:30   2419s] #   number of violations = 80
[05/27 19:15:30   2419s] #
[05/27 19:15:30   2419s] #  By Layer and Type:
[05/27 19:15:30   2419s] #
[05/27 19:15:30   2419s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:30   2419s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 19:15:30   2419s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:30   2419s] #  M1     |    19|    11|     10|      5|      5|   5|      2|     57|
[05/27 19:15:30   2419s] #  M2     |     1|    10|      1|      0|      0|   3|      7|     22|
[05/27 19:15:30   2419s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 19:15:30   2419s] #  Totals |    20|    21|     11|      5|      5|   8|     10|     80|
[05/27 19:15:30   2419s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:30   2419s] #
[05/27 19:15:30   2419s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4151.65 (MB), peak = 4416.45 (MB)
[05/27 19:15:30   2419s] #start 14th optimization iteration ...
[05/27 19:15:36   2426s] ### Gcell dirty-map stats: routing = 27.24%
[05/27 19:15:36   2426s] #   number of violations = 91
[05/27 19:15:36   2426s] #
[05/27 19:15:36   2426s] #  By Layer and Type:
[05/27 19:15:36   2426s] #
[05/27 19:15:36   2426s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:36   2426s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 19:15:36   2426s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:36   2426s] #  M1     |    17|    15|     13|      3|      6|   6|      3|     63|
[05/27 19:15:36   2426s] #  M2     |     3|     9|      2|      1|      0|   3|      9|     27|
[05/27 19:15:36   2426s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 19:15:36   2426s] #  Totals |    20|    24|     15|      4|      6|   9|     13|     91|
[05/27 19:15:36   2426s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:36   2426s] #
[05/27 19:15:36   2426s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4142.93 (MB), peak = 4416.45 (MB)
[05/27 19:15:36   2426s] #start 15th optimization iteration ...
[05/27 19:15:44   2433s] ### Gcell dirty-map stats: routing = 27.24%
[05/27 19:15:44   2433s] #   number of violations = 89
[05/27 19:15:44   2433s] #
[05/27 19:15:44   2433s] #  By Layer and Type:
[05/27 19:15:44   2433s] #
[05/27 19:15:44   2433s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:44   2433s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:15:44   2433s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:44   2433s] #  M1     |    18|    12|     11|      3|      7|   6|      3|     60|
[05/27 19:15:44   2433s] #  M2     |     3|    13|      2|      0|      0|   2|      7|     27|
[05/27 19:15:44   2433s] #  C1     |     0|     0|      0|      0|      0|   0|      2|      2|
[05/27 19:15:44   2433s] #  Totals |    21|    25|     13|      3|      7|   8|     12|     89|
[05/27 19:15:44   2433s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:15:44   2433s] #
[05/27 19:15:44   2433s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4133.09 (MB), peak = 4416.45 (MB)
[05/27 19:15:44   2433s] #start 16th optimization iteration ...
[05/27 19:15:54   2444s] ### Gcell dirty-map stats: routing = 27.28%
[05/27 19:15:54   2444s] #   number of violations = 104
[05/27 19:15:54   2444s] #
[05/27 19:15:54   2444s] #  By Layer and Type:
[05/27 19:15:54   2444s] #
[05/27 19:15:54   2444s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:15:54   2444s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:15:54   2444s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:15:54   2444s] #  M1     |    18|      1|    14|     12|     11|   7|      9|     72|
[05/27 19:15:54   2444s] #  M2     |     3|      5|    12|      2|      0|   2|      6|     30|
[05/27 19:15:54   2444s] #  C1     |     0|      0|     0|      0|      0|   0|      2|      2|
[05/27 19:15:54   2444s] #  Totals |    21|      6|    26|     14|     11|   9|     17|    104|
[05/27 19:15:54   2444s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:15:54   2444s] #
[05/27 19:15:54   2444s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4131.85 (MB), peak = 4416.45 (MB)
[05/27 19:15:54   2444s] #start 17th optimization iteration ...
[05/27 19:16:08   2458s] ### Gcell dirty-map stats: routing = 27.60%
[05/27 19:16:08   2458s] #   number of violations = 85
[05/27 19:16:08   2458s] #
[05/27 19:16:08   2458s] #  By Layer and Type:
[05/27 19:16:08   2458s] #
[05/27 19:16:08   2458s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:16:08   2458s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:16:08   2458s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:16:08   2458s] #  M1     |    17|      0|    14|     12|      8|   5|      6|     62|
[05/27 19:16:08   2458s] #  M2     |     3|      4|    11|      1|      0|   0|      4|     23|
[05/27 19:16:08   2458s] #  Totals |    20|      4|    25|     13|      8|   5|     10|     85|
[05/27 19:16:08   2458s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:16:08   2458s] #
[05/27 19:16:08   2458s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4158.98 (MB), peak = 4457.44 (MB)
[05/27 19:16:08   2458s] #start 18th optimization iteration ...
[05/27 19:16:25   2474s] ### Gcell dirty-map stats: routing = 27.60%
[05/27 19:16:25   2474s] #   number of violations = 79
[05/27 19:16:25   2474s] #
[05/27 19:16:25   2474s] #  By Layer and Type:
[05/27 19:16:25   2474s] #
[05/27 19:16:25   2474s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:16:25   2474s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:16:25   2474s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:16:25   2474s] #  M1     |    19|    13|     11|      3|      5|   4|      3|     58|
[05/27 19:16:25   2474s] #  M2     |     4|     8|      2|      0|      0|   0|      7|     21|
[05/27 19:16:25   2474s] #  Totals |    23|    21|     13|      3|      5|   4|     10|     79|
[05/27 19:16:25   2474s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:16:25   2474s] #
[05/27 19:16:25   2474s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4161.10 (MB), peak = 4457.44 (MB)
[05/27 19:16:25   2474s] #start 19th optimization iteration ...
[05/27 19:16:30   2479s] ### Gcell dirty-map stats: routing = 27.60%
[05/27 19:16:30   2479s] #   number of violations = 83
[05/27 19:16:30   2479s] #
[05/27 19:16:30   2479s] #  By Layer and Type:
[05/27 19:16:30   2479s] #
[05/27 19:16:30   2479s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:16:30   2479s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 19:16:30   2479s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:16:30   2479s] #  M1     |    17|    14|     12|      3|      6|   4|      3|     59|
[05/27 19:16:30   2479s] #  M2     |     4|    10|      2|      0|      0|   1|      7|     24|
[05/27 19:16:30   2479s] #  Totals |    21|    24|     14|      3|      6|   5|     10|     83|
[05/27 19:16:30   2479s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:16:30   2479s] #
[05/27 19:16:30   2479s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4148.13 (MB), peak = 4457.44 (MB)
[05/27 19:16:30   2479s] #start 20th optimization iteration ...
[05/27 19:16:35   2485s] ### Gcell dirty-map stats: routing = 27.60%
[05/27 19:16:35   2485s] #   number of violations = 79
[05/27 19:16:35   2485s] #
[05/27 19:16:35   2485s] #  By Layer and Type:
[05/27 19:16:35   2485s] #
[05/27 19:16:35   2485s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:16:35   2485s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:16:35   2485s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:16:35   2485s] #  M1     |    16|    15|     13|      3|      6|   4|      2|     59|
[05/27 19:16:35   2485s] #  M2     |     3|    10|      2|      0|      0|   0|      5|     20|
[05/27 19:16:35   2485s] #  Totals |    19|    25|     15|      3|      6|   4|      7|     79|
[05/27 19:16:35   2485s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:16:35   2485s] #
[05/27 19:16:35   2485s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4135.02 (MB), peak = 4457.44 (MB)
[05/27 19:16:35   2485s] #start 21th optimization iteration ...
[05/27 19:16:44   2493s] ### Gcell dirty-map stats: routing = 27.60%
[05/27 19:16:44   2493s] #   number of violations = 90
[05/27 19:16:44   2493s] #
[05/27 19:16:44   2493s] #  By Layer and Type:
[05/27 19:16:44   2493s] #
[05/27 19:16:44   2493s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:16:44   2493s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:16:44   2493s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:16:44   2493s] #  M1     |      3|    17|    15|     11|      7|   6|      7|     66|
[05/27 19:16:44   2493s] #  M2     |      1|     5|    10|      1|      2|   0|      5|     24|
[05/27 19:16:44   2493s] #  Totals |      4|    22|    25|     12|      9|   6|     12|     90|
[05/27 19:16:44   2493s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:16:44   2493s] #
[05/27 19:16:44   2493s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4130.09 (MB), peak = 4457.44 (MB)
[05/27 19:16:44   2493s] #start 22th optimization iteration ...
[05/27 19:16:55   2505s] ### Gcell dirty-map stats: routing = 27.60%
[05/27 19:16:55   2505s] #   number of violations = 95
[05/27 19:16:55   2505s] #
[05/27 19:16:55   2505s] #  By Layer and Type:
[05/27 19:16:55   2505s] #
[05/27 19:16:55   2505s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:16:55   2505s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:16:55   2505s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:16:55   2505s] #  M1     |    17|      0|    16|     14|      8|   6|      9|     70|
[05/27 19:16:55   2505s] #  M2     |     7|      7|     7|      1|      0|   0|      3|     25|
[05/27 19:16:55   2505s] #  Totals |    24|      7|    23|     15|      8|   6|     12|     95|
[05/27 19:16:55   2505s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:16:55   2505s] #
[05/27 19:16:55   2505s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4126.25 (MB), peak = 4457.44 (MB)
[05/27 19:16:55   2505s] #start 23th optimization iteration ...
[05/27 19:17:09   2518s] ### Gcell dirty-map stats: routing = 27.60%
[05/27 19:17:09   2518s] #   number of violations = 95
[05/27 19:17:09   2518s] #
[05/27 19:17:09   2518s] #  By Layer and Type:
[05/27 19:17:09   2518s] #
[05/27 19:17:09   2518s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:17:09   2518s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:17:09   2518s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:17:09   2518s] #  M1     |    22|      0|    14|     13|      7|   5|      8|     69|
[05/27 19:17:09   2518s] #  M2     |     5|      6|     6|      1|      0|   1|      7|     26|
[05/27 19:17:09   2518s] #  Totals |    27|      6|    20|     14|      7|   6|     15|     95|
[05/27 19:17:09   2518s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:17:09   2518s] #
[05/27 19:17:09   2518s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4126.45 (MB), peak = 4457.44 (MB)
[05/27 19:17:09   2518s] #start 24th optimization iteration ...
[05/27 19:17:26   2536s] ### Gcell dirty-map stats: routing = 27.80%
[05/27 19:17:26   2536s] #   number of violations = 110
[05/27 19:17:26   2536s] #
[05/27 19:17:26   2536s] #  By Layer and Type:
[05/27 19:17:26   2536s] #
[05/27 19:17:26   2536s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:17:26   2536s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:17:26   2536s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:17:26   2536s] #  M1     |    19|      0|    13|     11|     14|   6|      8|     71|
[05/27 19:17:26   2536s] #  M2     |     5|      7|     8|      3|      0|   0|     15|     38|
[05/27 19:17:26   2536s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/27 19:17:26   2536s] #  Totals |    24|      7|    21|     14|     14|   6|     24|    110|
[05/27 19:17:26   2536s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:17:26   2536s] #
[05/27 19:17:26   2536s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4143.07 (MB), peak = 4457.44 (MB)
[05/27 19:17:26   2536s] #start 25th optimization iteration ...
[05/27 19:17:33   2542s] ### Gcell dirty-map stats: routing = 27.80%
[05/27 19:17:33   2542s] #   number of violations = 90
[05/27 19:17:33   2542s] #
[05/27 19:17:33   2542s] #  By Layer and Type:
[05/27 19:17:33   2542s] #
[05/27 19:17:33   2542s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:17:33   2542s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:17:33   2542s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:17:33   2542s] #  M1     |    20|    15|     14|      6|      8|   6|      1|     70|
[05/27 19:17:33   2542s] #  M2     |     7|     5|      2|      0|      0|   0|      6|     20|
[05/27 19:17:33   2542s] #  Totals |    27|    20|     16|      6|      8|   6|      7|     90|
[05/27 19:17:33   2542s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:17:33   2542s] #
[05/27 19:17:33   2542s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4142.62 (MB), peak = 4457.44 (MB)
[05/27 19:17:33   2542s] #start 26th optimization iteration ...
[05/27 19:17:40   2550s] ### Gcell dirty-map stats: routing = 27.80%
[05/27 19:17:40   2550s] #   number of violations = 101
[05/27 19:17:40   2550s] #
[05/27 19:17:40   2550s] #  By Layer and Type:
[05/27 19:17:40   2550s] #
[05/27 19:17:40   2550s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:17:40   2550s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:17:40   2550s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:17:40   2550s] #  M1     |    19|    14|     13|      6|      7|   6|      4|     69|
[05/27 19:17:40   2550s] #  M2     |     8|    12|      4|      0|      0|   0|      8|     32|
[05/27 19:17:40   2550s] #  Totals |    27|    26|     17|      6|      7|   6|     12|    101|
[05/27 19:17:40   2550s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:17:40   2550s] #
[05/27 19:17:40   2550s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4142.57 (MB), peak = 4457.44 (MB)
[05/27 19:17:40   2550s] #start 27th optimization iteration ...
[05/27 19:17:51   2560s] ### Gcell dirty-map stats: routing = 27.80%
[05/27 19:17:51   2560s] #   number of violations = 95
[05/27 19:17:51   2560s] #
[05/27 19:17:51   2560s] #  By Layer and Type:
[05/27 19:17:51   2560s] #
[05/27 19:17:51   2560s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:17:51   2560s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/27 19:17:51   2560s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:17:51   2560s] #  M1     |    18|      1|    15|     14|      6|      6|      5|     65|
[05/27 19:17:51   2560s] #  M2     |     7|      4|    12|      3|      0|      0|      4|     30|
[05/27 19:17:51   2560s] #  Totals |    25|      5|    27|     17|      6|      6|      9|     95|
[05/27 19:17:51   2560s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:17:51   2560s] #
[05/27 19:17:51   2560s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4138.61 (MB), peak = 4457.44 (MB)
[05/27 19:17:51   2560s] #start 28th optimization iteration ...
[05/27 19:18:03   2573s] ### Gcell dirty-map stats: routing = 27.80%
[05/27 19:18:03   2573s] #   number of violations = 102
[05/27 19:18:03   2573s] #
[05/27 19:18:03   2573s] #  By Layer and Type:
[05/27 19:18:03   2573s] #
[05/27 19:18:03   2573s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:18:03   2573s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:18:03   2573s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:18:03   2573s] #  M1     |    19|      3|    15|     14|      9|   7|      9|     76|
[05/27 19:18:03   2573s] #  M2     |     5|      3|     9|      2|      0|   1|      6|     26|
[05/27 19:18:03   2573s] #  Totals |    24|      6|    24|     16|      9|   8|     15|    102|
[05/27 19:18:03   2573s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:18:03   2573s] #
[05/27 19:18:03   2573s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4135.95 (MB), peak = 4457.44 (MB)
[05/27 19:18:03   2573s] #start 29th optimization iteration ...
[05/27 19:18:16   2586s] ### Gcell dirty-map stats: routing = 27.80%
[05/27 19:18:16   2586s] #   number of violations = 95
[05/27 19:18:16   2586s] #
[05/27 19:18:16   2586s] #  By Layer and Type:
[05/27 19:18:16   2586s] #
[05/27 19:18:16   2586s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:16   2586s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:18:16   2586s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:16   2586s] #  M1     |    17|    17|     15|      5|      8|   4|      3|     69|
[05/27 19:18:16   2586s] #  M2     |     5|     8|      3|      0|      0|   1|      9|     26|
[05/27 19:18:16   2586s] #  Totals |    22|    25|     18|      5|      8|   5|     12|     95|
[05/27 19:18:16   2586s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:16   2586s] #
[05/27 19:18:16   2586s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4135.90 (MB), peak = 4457.44 (MB)
[05/27 19:18:16   2586s] #start 30th optimization iteration ...
[05/27 19:18:31   2601s] ### Gcell dirty-map stats: routing = 27.80%
[05/27 19:18:31   2601s] #   number of violations = 91
[05/27 19:18:31   2601s] #
[05/27 19:18:31   2601s] #  By Layer and Type:
[05/27 19:18:31   2601s] #
[05/27 19:18:31   2601s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:31   2601s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:18:31   2601s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:31   2601s] #  M1     |    17|    17|     15|      5|      7|   3|      3|     67|
[05/27 19:18:31   2601s] #  M2     |     5|     6|      2|      0|      0|   1|     10|     24|
[05/27 19:18:31   2601s] #  Totals |    22|    23|     17|      5|      7|   4|     13|     91|
[05/27 19:18:31   2601s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:31   2601s] #
[05/27 19:18:31   2601s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4133.21 (MB), peak = 4457.44 (MB)
[05/27 19:18:31   2601s] #start 31th optimization iteration ...
[05/27 19:18:42   2612s] ### Gcell dirty-map stats: routing = 27.80%
[05/27 19:18:42   2612s] #   number of violations = 93
[05/27 19:18:42   2612s] #
[05/27 19:18:42   2612s] #  By Layer and Type:
[05/27 19:18:42   2612s] #
[05/27 19:18:42   2612s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:42   2612s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:18:42   2612s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:42   2612s] #  M1     |    19|    16|     14|      5|      9|   5|      3|     71|
[05/27 19:18:42   2612s] #  M2     |     5|     6|      1|      0|      0|   0|     10|     22|
[05/27 19:18:42   2612s] #  Totals |    24|    22|     15|      5|      9|   5|     13|     93|
[05/27 19:18:42   2612s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:42   2612s] #
[05/27 19:18:42   2612s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4131.66 (MB), peak = 4457.44 (MB)
[05/27 19:18:42   2612s] #start 32th optimization iteration ...
[05/27 19:18:53   2623s] ### Gcell dirty-map stats: routing = 27.80%
[05/27 19:18:53   2623s] #   number of violations = 79
[05/27 19:18:53   2623s] #
[05/27 19:18:53   2623s] #  By Layer and Type:
[05/27 19:18:53   2623s] #
[05/27 19:18:53   2623s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:53   2623s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:18:53   2623s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:53   2623s] #  M1     |    18|    16|     14|      5|      3|   3|      2|     61|
[05/27 19:18:53   2623s] #  M2     |     5|     7|      0|      0|      0|   1|      5|     18|
[05/27 19:18:53   2623s] #  Totals |    23|    23|     14|      5|      3|   4|      7|     79|
[05/27 19:18:53   2623s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:18:53   2623s] #
[05/27 19:18:53   2623s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4128.99 (MB), peak = 4457.44 (MB)
[05/27 19:18:53   2623s] #start 33th optimization iteration ...
[05/27 19:19:07   2637s] ### Gcell dirty-map stats: routing = 29.32%
[05/27 19:19:07   2637s] #   number of violations = 93
[05/27 19:19:07   2637s] #
[05/27 19:19:07   2637s] #  By Layer and Type:
[05/27 19:19:07   2637s] #
[05/27 19:19:07   2637s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:19:07   2637s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:19:07   2637s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:19:07   2637s] #  M1     |    17|    17|     15|      5|     10|   6|      3|     73|
[05/27 19:19:07   2637s] #  M2     |     6|     7|      2|      0|      0|   1|      4|     20|
[05/27 19:19:07   2637s] #  Totals |    23|    24|     17|      5|     10|   7|      7|     93|
[05/27 19:19:07   2637s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:19:07   2637s] #
[05/27 19:19:07   2637s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4128.25 (MB), peak = 4457.44 (MB)
[05/27 19:19:07   2637s] #start 34th optimization iteration ...
[05/27 19:19:22   2652s] ### Gcell dirty-map stats: routing = 29.52%
[05/27 19:19:22   2652s] #   number of violations = 78
[05/27 19:19:22   2652s] #
[05/27 19:19:22   2652s] #  By Layer and Type:
[05/27 19:19:22   2652s] #
[05/27 19:19:22   2652s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:19:22   2652s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:19:22   2652s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:19:22   2652s] #  M1     |    17|    17|     15|      5|      4|   3|      2|     63|
[05/27 19:19:22   2652s] #  M2     |     5|     5|      0|      0|      0|   0|      5|     15|
[05/27 19:19:22   2652s] #  Totals |    22|    22|     15|      5|      4|   3|      7|     78|
[05/27 19:19:22   2652s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:19:22   2652s] #
[05/27 19:19:22   2652s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4126.46 (MB), peak = 4457.44 (MB)
[05/27 19:19:22   2652s] #start 35th optimization iteration ...
[05/27 19:19:37   2667s] ### Gcell dirty-map stats: routing = 29.52%
[05/27 19:19:37   2667s] #   number of violations = 84
[05/27 19:19:37   2667s] #
[05/27 19:19:37   2667s] #  By Layer and Type:
[05/27 19:19:37   2667s] #
[05/27 19:19:37   2667s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:19:37   2667s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/27 19:19:37   2667s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:19:37   2667s] #  M1     |      1|      1|    18|    15|     13|      4|      8|     60|
[05/27 19:19:37   2667s] #  M2     |      6|      3|     4|     5|      2|      0|      4|     24|
[05/27 19:19:37   2667s] #  Totals |      7|      4|    22|    20|     15|      4|     12|     84|
[05/27 19:19:37   2667s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:19:37   2667s] #
[05/27 19:19:37   2667s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4130.65 (MB), peak = 4457.44 (MB)
[05/27 19:19:37   2667s] #start 36th optimization iteration ...
[05/27 19:19:57   2687s] ### Gcell dirty-map stats: routing = 31.80%
[05/27 19:19:57   2687s] #   number of violations = 88
[05/27 19:19:57   2687s] #
[05/27 19:19:57   2687s] #  By Layer and Type:
[05/27 19:19:57   2687s] #
[05/27 19:19:57   2687s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:19:57   2687s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/27 19:19:57   2687s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:19:57   2687s] #  M1     |    20|      0|    15|     13|      5|      6|      4|     63|
[05/27 19:19:57   2687s] #  M2     |     5|      3|     8|      4|      0|      0|      5|     25|
[05/27 19:19:57   2687s] #  Totals |    25|      3|    23|     17|      5|      6|      9|     88|
[05/27 19:19:57   2687s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:19:57   2687s] #
[05/27 19:19:57   2687s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4130.57 (MB), peak = 4457.44 (MB)
[05/27 19:19:57   2687s] #start 37th optimization iteration ...
[05/27 19:20:15   2705s] ### Gcell dirty-map stats: routing = 32.00%
[05/27 19:20:15   2705s] #   number of violations = 92
[05/27 19:20:15   2705s] #
[05/27 19:20:15   2705s] #  By Layer and Type:
[05/27 19:20:15   2705s] #
[05/27 19:20:15   2705s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:20:15   2705s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/27 19:20:15   2705s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:20:15   2705s] #  M1     |    16|      0|    18|     16|      5|      6|      7|     68|
[05/27 19:20:15   2705s] #  M2     |     5|      3|     8|      3|      0|      0|      5|     24|
[05/27 19:20:15   2705s] #  Totals |    21|      3|    26|     19|      5|      6|     12|     92|
[05/27 19:20:15   2705s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:20:15   2705s] #
[05/27 19:20:15   2705s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 4130.46 (MB), peak = 4457.44 (MB)
[05/27 19:20:15   2705s] #start 38th optimization iteration ...
[05/27 19:20:34   2724s] ### Gcell dirty-map stats: routing = 32.12%
[05/27 19:20:34   2724s] #   number of violations = 88
[05/27 19:20:34   2724s] #
[05/27 19:20:34   2724s] #  By Layer and Type:
[05/27 19:20:34   2724s] #
[05/27 19:20:34   2724s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:20:34   2724s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:20:34   2724s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:20:34   2724s] #  M1     |    18|    15|     13|      4|      6|   3|      5|     64|
[05/27 19:20:34   2724s] #  M2     |     4|     8|      4|      0|      0|   1|      7|     24|
[05/27 19:20:34   2724s] #  Totals |    22|    23|     17|      4|      6|   4|     12|     88|
[05/27 19:20:34   2724s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:20:34   2724s] #
[05/27 19:20:34   2724s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4129.12 (MB), peak = 4457.44 (MB)
[05/27 19:20:34   2724s] #start 39th optimization iteration ...
[05/27 19:20:58   2749s] ### Gcell dirty-map stats: routing = 34.36%
[05/27 19:20:58   2749s] #   number of violations = 95
[05/27 19:20:58   2749s] #
[05/27 19:20:58   2749s] #  By Layer and Type:
[05/27 19:20:58   2749s] #
[05/27 19:20:58   2749s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:20:58   2749s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| C2MCon| Others| Totals|
[05/27 19:20:58   2749s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:20:58   2749s] #  M1     |    19|      0|    16|     11|      5|     10|      7|     68|
[05/27 19:20:58   2749s] #  M2     |     4|      4|     9|      5|      0|      0|      5|     27|
[05/27 19:20:58   2749s] #  Totals |    23|      4|    25|     16|      5|     10|     12|     95|
[05/27 19:20:58   2749s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:20:58   2749s] #
[05/27 19:20:58   2749s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 4129.59 (MB), peak = 4457.44 (MB)
[05/27 19:20:58   2749s] #start 40th optimization iteration ...
[05/27 19:21:21   2771s] ### Gcell dirty-map stats: routing = 34.36%
[05/27 19:21:21   2771s] #   number of violations = 91
[05/27 19:21:21   2771s] #
[05/27 19:21:21   2771s] #  By Layer and Type:
[05/27 19:21:21   2771s] #
[05/27 19:21:21   2771s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:21:21   2771s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| C2MCon| Others| Totals|
[05/27 19:21:21   2771s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:21:21   2771s] #  M1     |    19|      0|    14|     11|      7|      9|      6|     66|
[05/27 19:21:21   2771s] #  M2     |     3|      5|     6|      3|      0|      0|      8|     25|
[05/27 19:21:21   2771s] #  Totals |    22|      5|    20|     14|      7|      9|     14|     91|
[05/27 19:21:21   2771s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:21:21   2771s] #
[05/27 19:21:21   2771s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 4130.54 (MB), peak = 4457.44 (MB)
[05/27 19:21:21   2771s] #start 41th optimization iteration ...
[05/27 19:21:34   2784s] ### Gcell dirty-map stats: routing = 34.40%
[05/27 19:21:34   2784s] #   number of violations = 75
[05/27 19:21:34   2784s] #
[05/27 19:21:34   2784s] #  By Layer and Type:
[05/27 19:21:34   2784s] #
[05/27 19:21:34   2784s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:21:34   2784s] #  -      | Short| Color| EOLCol| CutSpc| CShort| C2MCon| Others| Totals|
[05/27 19:21:34   2784s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:21:34   2784s] #  M1     |    18|    17|     13|      5|      4|      2|      1|     60|
[05/27 19:21:34   2784s] #  M2     |     5|     5|      2|      0|      0|      0|      3|     15|
[05/27 19:21:34   2784s] #  Totals |    23|    22|     15|      5|      4|      2|      4|     75|
[05/27 19:21:34   2784s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:21:34   2784s] #
[05/27 19:21:34   2784s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4130.86 (MB), peak = 4457.44 (MB)
[05/27 19:21:34   2784s] #start 42th optimization iteration ...
[05/27 19:21:50   2800s] ### Gcell dirty-map stats: routing = 34.40%
[05/27 19:21:50   2800s] #   number of violations = 81
[05/27 19:21:50   2800s] #
[05/27 19:21:50   2800s] #  By Layer and Type:
[05/27 19:21:50   2800s] #
[05/27 19:21:50   2800s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:21:50   2800s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Others| Totals|
[05/27 19:21:50   2800s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:21:50   2800s] #  M1     |    19|      0|    14|     13|      2|      5|      3|     56|
[05/27 19:21:50   2800s] #  M2     |     6|      2|    10|      3|      0|      0|      4|     25|
[05/27 19:21:50   2800s] #  Totals |    25|      2|    24|     16|      2|      5|      7|     81|
[05/27 19:21:50   2800s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:21:50   2800s] #
[05/27 19:21:50   2800s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4130.88 (MB), peak = 4457.44 (MB)
[05/27 19:21:50   2800s] #start 43th optimization iteration ...
[05/27 19:22:00   2811s] ### Gcell dirty-map stats: routing = 34.40%
[05/27 19:22:00   2811s] #   number of violations = 85
[05/27 19:22:00   2811s] #
[05/27 19:22:00   2811s] #  By Layer and Type:
[05/27 19:22:00   2811s] #
[05/27 19:22:00   2811s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:22:00   2811s] #  -      | Short| Color| EOLCol| CutSpc| CShort| C2MCon| Others| Totals|
[05/27 19:22:00   2811s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:22:00   2811s] #  M1     |    18|    16|     12|      5|      3|      7|      3|     64|
[05/27 19:22:00   2811s] #  M2     |     4|     5|      1|      0|      0|      0|     11|     21|
[05/27 19:22:00   2811s] #  Totals |    22|    21|     13|      5|      3|      7|     14|     85|
[05/27 19:22:00   2811s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:22:00   2811s] #
[05/27 19:22:00   2811s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4130.43 (MB), peak = 4457.44 (MB)
[05/27 19:22:00   2811s] #start 44th optimization iteration ...
[05/27 19:22:12   2823s] ### Gcell dirty-map stats: routing = 34.40%
[05/27 19:22:12   2823s] #   number of violations = 75
[05/27 19:22:12   2823s] #
[05/27 19:22:12   2823s] #  By Layer and Type:
[05/27 19:22:12   2823s] #
[05/27 19:22:12   2823s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:22:12   2823s] #  -      | Short| Color| EOLCol| CutSpc| CShort| C2MCon| Others| Totals|
[05/27 19:22:12   2823s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:22:12   2823s] #  M1     |    17|    15|     13|      5|      3|      4|      2|     59|
[05/27 19:22:12   2823s] #  M2     |     3|     6|      0|      0|      0|      0|      7|     16|
[05/27 19:22:12   2823s] #  Totals |    20|    21|     13|      5|      3|      4|      9|     75|
[05/27 19:22:12   2823s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:22:12   2823s] #
[05/27 19:22:12   2823s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4130.48 (MB), peak = 4457.44 (MB)
[05/27 19:22:12   2823s] #start 45th optimization iteration ...
[05/27 19:22:31   2841s] ### Gcell dirty-map stats: routing = 34.40%
[05/27 19:22:31   2841s] #   number of violations = 78
[05/27 19:22:31   2841s] #
[05/27 19:22:31   2841s] #  By Layer and Type:
[05/27 19:22:31   2841s] #
[05/27 19:22:31   2841s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:22:31   2841s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 19:22:31   2841s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:22:31   2841s] #  M1     |    19|    14|     11|      5|      3|   3|      2|     57|
[05/27 19:22:31   2841s] #  M2     |     3|     7|      3|      0|      0|   2|      5|     20|
[05/27 19:22:31   2841s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 19:22:31   2841s] #  Totals |    22|    21|     14|      5|      3|   5|      8|     78|
[05/27 19:22:31   2841s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:22:31   2841s] #
[05/27 19:22:31   2841s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4125.86 (MB), peak = 4457.44 (MB)
[05/27 19:22:31   2841s] #start 46th optimization iteration ...
[05/27 19:22:43   2854s] ### Gcell dirty-map stats: routing = 34.40%
[05/27 19:22:43   2854s] #   number of violations = 92
[05/27 19:22:43   2854s] #
[05/27 19:22:43   2854s] #  By Layer and Type:
[05/27 19:22:43   2854s] #
[05/27 19:22:43   2854s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:22:43   2854s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/27 19:22:43   2854s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:22:43   2854s] #  M1     |    16|      1|    17|     15|      4|      7|      8|     68|
[05/27 19:22:43   2854s] #  M2     |     4|      4|     6|      3|      0|      0|      7|     24|
[05/27 19:22:43   2854s] #  Totals |    20|      5|    23|     18|      4|      7|     15|     92|
[05/27 19:22:43   2854s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:22:43   2854s] #
[05/27 19:22:43   2854s] #cpu time = 00:00:13, elapsed time = 00:00:12, memory = 4125.30 (MB), peak = 4457.44 (MB)
[05/27 19:22:43   2854s] #start 47th optimization iteration ...
[05/27 19:22:57   2867s] ### Gcell dirty-map stats: routing = 34.40%
[05/27 19:22:57   2867s] #   number of violations = 84
[05/27 19:22:57   2867s] #
[05/27 19:22:57   2867s] #  By Layer and Type:
[05/27 19:22:57   2867s] #
[05/27 19:22:57   2867s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:22:57   2867s] #  -      | Short| Color| EOLCol| CutSpc| CShort| C2MCon| Others| Totals|
[05/27 19:22:57   2867s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:22:57   2867s] #  M1     |    17|    16|     15|      3|      5|      5|      2|     63|
[05/27 19:22:57   2867s] #  M2     |     5|     5|      3|      0|      0|      0|      8|     21|
[05/27 19:22:57   2867s] #  Totals |    22|    21|     18|      3|      5|      5|     10|     84|
[05/27 19:22:57   2867s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:22:57   2867s] #
[05/27 19:22:57   2868s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4125.08 (MB), peak = 4457.44 (MB)
[05/27 19:22:57   2868s] #start 48th optimization iteration ...
[05/27 19:23:13   2884s] ### Gcell dirty-map stats: routing = 34.40%
[05/27 19:23:13   2884s] #   number of violations = 77
[05/27 19:23:13   2884s] #
[05/27 19:23:13   2884s] #  By Layer and Type:
[05/27 19:23:13   2884s] #
[05/27 19:23:13   2884s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:23:13   2884s] #  -      | Short| Color| EOLCol| CutSpc| CShort| C2MCon| Others| Totals|
[05/27 19:23:13   2884s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:23:13   2884s] #  M1     |    17|    18|     16|      3|      4|      3|      2|     63|
[05/27 19:23:13   2884s] #  M2     |     4|     3|      1|      0|      0|      0|      6|     14|
[05/27 19:23:13   2884s] #  Totals |    21|    21|     17|      3|      4|      3|      8|     77|
[05/27 19:23:13   2884s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:23:13   2884s] #
[05/27 19:23:13   2884s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4130.75 (MB), peak = 4457.44 (MB)
[05/27 19:23:13   2884s] #start 49th optimization iteration ...
[05/27 19:23:23   2894s] ### Gcell dirty-map stats: routing = 34.40%
[05/27 19:23:23   2894s] #   number of violations = 76
[05/27 19:23:23   2894s] #
[05/27 19:23:23   2894s] #  By Layer and Type:
[05/27 19:23:23   2894s] #
[05/27 19:23:23   2894s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:23:23   2894s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/27 19:23:23   2894s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:23:23   2894s] #  M1     |      0|      0|    17|    16|     15|      5|      6|     59|
[05/27 19:23:23   2894s] #  M2     |      3|      2|     5|     3|      1|      0|      2|     16|
[05/27 19:23:23   2894s] #  C1     |      0|      1|     0|     0|      0|      0|      0|      1|
[05/27 19:23:23   2894s] #  Totals |      3|      3|    22|    19|     16|      5|      8|     76|
[05/27 19:23:23   2894s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:23:23   2894s] #
[05/27 19:23:23   2894s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4130.26 (MB), peak = 4457.44 (MB)
[05/27 19:23:23   2894s] #start 50th optimization iteration ...
[05/27 19:23:33   2904s] ### Gcell dirty-map stats: routing = 34.44%
[05/27 19:23:33   2904s] #   number of violations = 72
[05/27 19:23:33   2904s] #
[05/27 19:23:33   2904s] #  By Layer and Type:
[05/27 19:23:33   2904s] #
[05/27 19:23:33   2904s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:23:33   2904s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/27 19:23:33   2904s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:23:33   2904s] #  M1     |      0|      0|    16|    17|     15|      4|      3|     55|
[05/27 19:23:33   2904s] #  M2     |      3|      2|     5|     4|      1|      0|      1|     16|
[05/27 19:23:33   2904s] #  C1     |      0|      1|     0|     0|      0|      0|      0|      1|
[05/27 19:23:33   2904s] #  Totals |      3|      3|    21|    21|     16|      4|      4|     72|
[05/27 19:23:33   2904s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:23:33   2904s] #
[05/27 19:23:34   2904s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4129.35 (MB), peak = 4457.44 (MB)
[05/27 19:23:34   2904s] #start 51th optimization iteration ...
[05/27 19:23:44   2915s] ### Gcell dirty-map stats: routing = 34.44%
[05/27 19:23:44   2915s] #   number of violations = 73
[05/27 19:23:44   2915s] #
[05/27 19:23:44   2915s] #  By Layer and Type:
[05/27 19:23:44   2915s] #
[05/27 19:23:44   2915s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:23:44   2915s] #  -      | Short| Color| EOLCol| CutSpc| CShort| C2MCon| Others| Totals|
[05/27 19:23:44   2915s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:23:44   2915s] #  M1     |    18|    15|     13|      3|      4|      3|      2|     58|
[05/27 19:23:44   2915s] #  M2     |     4|     4|      1|      0|      0|      0|      6|     15|
[05/27 19:23:44   2915s] #  Totals |    22|    19|     14|      3|      4|      3|      8|     73|
[05/27 19:23:44   2915s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:23:44   2915s] #
[05/27 19:23:44   2915s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4126.08 (MB), peak = 4457.44 (MB)
[05/27 19:23:44   2915s] #start 52th optimization iteration ...
[05/27 19:23:56   2927s] ### Gcell dirty-map stats: routing = 34.44%
[05/27 19:23:56   2927s] #   number of violations = 80
[05/27 19:23:56   2927s] #
[05/27 19:23:56   2927s] #  By Layer and Type:
[05/27 19:23:56   2927s] #
[05/27 19:23:56   2927s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:23:56   2927s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 19:23:56   2927s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:23:56   2927s] #  M1     |      0|    16|    17|     16|      5|   3|      7|     64|
[05/27 19:23:56   2927s] #  M2     |      4|     5|     1|      0|      0|   3|      2|     15|
[05/27 19:23:56   2927s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 19:23:56   2927s] #  Totals |      4|    21|    18|     16|      5|   6|     10|     80|
[05/27 19:23:56   2927s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:23:56   2927s] #
[05/27 19:23:56   2927s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4120.54 (MB), peak = 4457.44 (MB)
[05/27 19:23:56   2927s] #start 53th optimization iteration ...
[05/27 19:24:10   2940s] ### Gcell dirty-map stats: routing = 34.44%
[05/27 19:24:10   2940s] #   number of violations = 82
[05/27 19:24:10   2940s] #
[05/27 19:24:10   2940s] #  By Layer and Type:
[05/27 19:24:10   2940s] #
[05/27 19:24:10   2940s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:24:10   2940s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/27 19:24:10   2940s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:24:10   2940s] #  M1     |    17|    16|     14|      5|      7|   5|      3|     67|
[05/27 19:24:10   2940s] #  M2     |     3|     2|      0|      0|      0|   1|      8|     14|
[05/27 19:24:10   2940s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/27 19:24:10   2940s] #  Totals |    20|    18|     14|      5|      7|   6|     12|     82|
[05/27 19:24:10   2940s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:24:10   2940s] #
[05/27 19:24:10   2940s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4119.57 (MB), peak = 4457.44 (MB)
[05/27 19:24:10   2940s] #start 54th optimization iteration ...
[05/27 19:24:26   2957s] ### Gcell dirty-map stats: routing = 34.44%
[05/27 19:24:26   2957s] #   number of violations = 74
[05/27 19:24:26   2957s] #
[05/27 19:24:26   2957s] #  By Layer and Type:
[05/27 19:24:26   2957s] #
[05/27 19:24:26   2957s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 19:24:26   2957s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Others| Totals|
[05/27 19:24:26   2957s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 19:24:26   2957s] #  M1     |      0|    19|    14|     13|      4|      4|      4|     58|
[05/27 19:24:26   2957s] #  M2     |      4|     4|     2|      1|      0|      0|      4|     15|
[05/27 19:24:26   2957s] #  C1     |      0|     0|     0|      0|      0|      0|      1|      1|
[05/27 19:24:26   2957s] #  Totals |      4|    23|    16|     14|      4|      4|      9|     74|
[05/27 19:24:26   2957s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 19:24:26   2957s] #
[05/27 19:24:26   2957s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4119.55 (MB), peak = 4457.44 (MB)
[05/27 19:24:26   2957s] #start 55th optimization iteration ...
[05/27 19:24:36   2967s] ### Gcell dirty-map stats: routing = 34.44%
[05/27 19:24:36   2967s] #   number of violations = 78
[05/27 19:24:36   2967s] #
[05/27 19:24:36   2967s] #  By Layer and Type:
[05/27 19:24:36   2967s] #
[05/27 19:24:36   2967s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:24:36   2967s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 19:24:36   2967s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:24:36   2967s] #  M1     |      0|    18|    14|     13|      4|   3|      5|     57|
[05/27 19:24:36   2967s] #  M2     |      4|     4|     5|      2|      0|   2|      3|     20|
[05/27 19:24:36   2967s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 19:24:36   2967s] #  Totals |      4|    22|    19|     15|      4|   5|      9|     78|
[05/27 19:24:36   2967s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:24:36   2967s] #
[05/27 19:24:36   2967s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4119.16 (MB), peak = 4457.44 (MB)
[05/27 19:24:36   2967s] #start 56th optimization iteration ...
[05/27 19:24:46   2977s] ### Gcell dirty-map stats: routing = 34.44%
[05/27 19:24:46   2977s] #   number of violations = 87
[05/27 19:24:46   2977s] #
[05/27 19:24:46   2977s] #  By Layer and Type:
[05/27 19:24:46   2977s] #
[05/27 19:24:46   2977s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:24:46   2977s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/27 19:24:46   2977s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:24:46   2977s] #  M1     |      3|      1|    24|    10|      8|      5|      8|     59|
[05/27 19:24:46   2977s] #  M2     |      7|      2|     6|     5|      4|      0|      1|     25|
[05/27 19:24:46   2977s] #  C1     |      1|      2|     0|     0|      0|      0|      0|      3|
[05/27 19:24:46   2977s] #  Totals |     11|      5|    30|    15|     12|      5|      9|     87|
[05/27 19:24:46   2977s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:24:46   2977s] #
[05/27 19:24:46   2977s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4120.07 (MB), peak = 4457.44 (MB)
[05/27 19:24:46   2977s] #start 57th optimization iteration ...
[05/27 19:24:55   2986s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:24:55   2986s] #   number of violations = 81
[05/27 19:24:55   2986s] #
[05/27 19:24:55   2986s] #  By Layer and Type:
[05/27 19:24:55   2986s] #
[05/27 19:24:55   2986s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:24:55   2986s] #  -      | Short| Color| EOLCol| CutSpc| CShort| C2MCon| Others| Totals|
[05/27 19:24:55   2986s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:24:55   2986s] #  M1     |    17|    18|     16|      4|      5|      4|      2|     66|
[05/27 19:24:55   2986s] #  M2     |     5|     3|      1|      0|      0|      0|      6|     15|
[05/27 19:24:55   2986s] #  Totals |    22|    21|     17|      4|      5|      4|      8|     81|
[05/27 19:24:55   2986s] #---------+------+------+-------+-------+-------+-------+-------+-------+
[05/27 19:36:57   2988s] #
[05/27 19:36:57   2988s] #cpu time = 00:00:11, elapsed time = 00:12:11, memory = 4120.40 (MB), peak = 4457.44 (MB)
[05/27 19:36:57   2988s] #start 58th optimization iteration ...
[05/27 19:37:08   2999s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:37:08   2999s] #   number of violations = 74
[05/27 19:37:08   2999s] #
[05/27 19:37:08   2999s] #  By Layer and Type:
[05/27 19:37:08   2999s] #
[05/27 19:37:08   2999s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:37:08   2999s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/27 19:37:08   2999s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:37:08   2999s] #  M1     |      0|    17|    16|     14|      4|   3|      6|     60|
[05/27 19:37:08   2999s] #  M2     |      4|     3|     3|      0|      0|   1|      3|     14|
[05/27 19:37:08   2999s] #  Totals |      4|    20|    19|     14|      4|   4|      9|     74|
[05/27 19:37:08   2999s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:37:08   2999s] #
[05/27 19:37:08   3000s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4120.68 (MB), peak = 4457.44 (MB)
[05/27 19:37:08   3000s] #start 59th optimization iteration ...
[05/27 19:37:20   3011s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:37:20   3011s] #   number of violations = 80
[05/27 19:37:20   3011s] #
[05/27 19:37:20   3011s] #  By Layer and Type:
[05/27 19:37:20   3011s] #
[05/27 19:37:20   3011s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:37:20   3011s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:37:20   3011s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:37:20   3011s] #  M1     |    17|    16|     15|      5|      4|   4|      2|     63|
[05/27 19:37:20   3011s] #  M2     |     6|     3|      0|      0|      0|   3|      5|     17|
[05/27 19:37:20   3011s] #  Totals |    23|    19|     15|      5|      4|   7|      7|     80|
[05/27 19:37:20   3011s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:37:20   3011s] #
[05/27 19:37:20   3011s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4118.29 (MB), peak = 4457.44 (MB)
[05/27 19:37:20   3011s] #start 60th optimization iteration ...
[05/27 19:37:34   3026s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:37:34   3026s] #   number of violations = 75
[05/27 19:37:34   3026s] #
[05/27 19:37:34   3026s] #  By Layer and Type:
[05/27 19:37:34   3026s] #
[05/27 19:37:34   3026s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:37:34   3026s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:37:34   3026s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:37:34   3026s] #  M1     |    18|    15|     14|      5|      3|   3|      2|     60|
[05/27 19:37:34   3026s] #  M2     |     6|     2|      0|      0|      0|   2|      5|     15|
[05/27 19:37:34   3026s] #  Totals |    24|    17|     14|      5|      3|   5|      7|     75|
[05/27 19:37:34   3026s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:37:34   3026s] #
[05/27 19:37:35   3026s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4118.23 (MB), peak = 4457.44 (MB)
[05/27 19:37:35   3026s] #start 61th optimization iteration ...
[05/27 19:37:43   3034s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:37:43   3034s] #   number of violations = 98
[05/27 19:37:43   3034s] #
[05/27 19:37:43   3034s] #  By Layer and Type:
[05/27 19:37:43   3034s] #
[05/27 19:37:43   3034s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:37:43   3034s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:37:43   3034s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:37:43   3034s] #  M1     |    19|      6|    14|     11|      6|   6|     11|     73|
[05/27 19:37:43   3034s] #  M2     |     6|      4|     7|      3|      0|   0|      5|     25|
[05/27 19:37:43   3034s] #  Totals |    25|     10|    21|     14|      6|   6|     16|     98|
[05/27 19:37:43   3034s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:37:43   3034s] #
[05/27 19:37:43   3034s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4116.93 (MB), peak = 4457.44 (MB)
[05/27 19:37:43   3034s] #start 62th optimization iteration ...
[05/27 19:37:51   3042s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:37:51   3042s] #   number of violations = 91
[05/27 19:37:51   3042s] #
[05/27 19:37:51   3042s] #  By Layer and Type:
[05/27 19:37:51   3042s] #
[05/27 19:37:51   3042s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:37:51   3042s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| C2MCon| Others| Totals|
[05/27 19:37:51   3042s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:37:51   3042s] #  M1     |      1|      1|    19|    15|     14|      7|     14|     71|
[05/27 19:37:51   3042s] #  M2     |      3|      3|     5|     5|      3|      0|      1|     20|
[05/27 19:37:51   3042s] #  Totals |      4|      4|    24|    20|     17|      7|     15|     91|
[05/27 19:37:51   3042s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:37:51   3042s] #
[05/27 19:37:51   3042s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4117.46 (MB), peak = 4457.44 (MB)
[05/27 19:37:51   3042s] #start 63th optimization iteration ...
[05/27 19:38:01   3053s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:38:01   3053s] #   number of violations = 81
[05/27 19:38:01   3053s] #
[05/27 19:38:01   3053s] #  By Layer and Type:
[05/27 19:38:01   3053s] #
[05/27 19:38:01   3053s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:38:01   3053s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:38:01   3053s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:38:01   3053s] #  M1     |    16|    16|     15|      5|      4|   3|      3|     62|
[05/27 19:38:01   3053s] #  M2     |     5|     4|      1|      0|      0|   2|      7|     19|
[05/27 19:38:01   3053s] #  Totals |    21|    20|     16|      5|      4|   5|     10|     81|
[05/27 19:38:01   3053s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:38:01   3053s] #
[05/27 19:38:01   3053s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4117.16 (MB), peak = 4457.44 (MB)
[05/27 19:38:01   3053s] #start 64th optimization iteration ...
[05/27 19:38:12   3063s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:38:12   3063s] #   number of violations = 85
[05/27 19:38:12   3063s] #
[05/27 19:38:12   3063s] #  By Layer and Type:
[05/27 19:38:12   3063s] #
[05/27 19:38:12   3063s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:38:12   3063s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:38:12   3063s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:38:12   3063s] #  M1     |    16|    16|     14|      4|      7|   3|      6|     66|
[05/27 19:38:12   3063s] #  M2     |     4|     6|      3|      0|      0|   1|      5|     19|
[05/27 19:38:12   3063s] #  Totals |    20|    22|     17|      4|      7|   4|     11|     85|
[05/27 19:38:12   3063s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:38:12   3063s] #
[05/27 19:38:12   3063s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4117.46 (MB), peak = 4457.44 (MB)
[05/27 19:38:12   3063s] #start 65th optimization iteration ...
[05/27 19:38:24   3075s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:38:24   3075s] #   number of violations = 84
[05/27 19:38:24   3075s] #
[05/27 19:38:24   3075s] #  By Layer and Type:
[05/27 19:38:24   3075s] #
[05/27 19:38:24   3075s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:38:24   3075s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/27 19:38:24   3075s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:38:24   3075s] #  M1     |    16|    16|     14|      4|      4|   2|      5|     61|
[05/27 19:38:24   3075s] #  M2     |     4|     5|      3|      0|      0|   2|      9|     23|
[05/27 19:38:24   3075s] #  Totals |    20|    21|     17|      4|      4|   4|     14|     84|
[05/27 19:38:24   3075s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/27 19:38:24   3075s] #
[05/27 19:38:24   3075s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4129.77 (MB), peak = 4457.44 (MB)
[05/27 19:38:24   3075s] #start 66th optimization iteration ...
[05/27 19:38:39   3090s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:38:39   3090s] #   number of violations = 88
[05/27 19:38:39   3090s] #
[05/27 19:38:39   3090s] #  By Layer and Type:
[05/27 19:38:39   3090s] #
[05/27 19:38:39   3090s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:38:39   3090s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:38:39   3090s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:38:39   3090s] #  M1     |    18|      0|    14|     13|      5|   3|      8|     61|
[05/27 19:38:39   3090s] #  M2     |     5|      5|     6|      2|      0|   1|      8|     27|
[05/27 19:38:39   3090s] #  Totals |    23|      5|    20|     15|      5|   4|     16|     88|
[05/27 19:38:39   3090s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/27 19:38:39   3090s] #
[05/27 19:38:39   3090s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4141.84 (MB), peak = 4457.44 (MB)
[05/27 19:38:39   3090s] #start 67th optimization iteration ...
[05/27 19:38:49   3101s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:38:49   3101s] #   number of violations = 90
[05/27 19:38:49   3101s] #
[05/27 19:38:49   3101s] #  By Layer and Type:
[05/27 19:38:49   3101s] #
[05/27 19:38:49   3101s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:38:49   3101s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| C2MCon| Others| Totals|
[05/27 19:38:49   3101s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:38:49   3101s] #  M1     |      0|      0|    17|    15|     13|      7|     11|     63|
[05/27 19:38:49   3101s] #  M2     |      6|      4|     3|     5|      3|      0|      5|     26|
[05/27 19:38:49   3101s] #  C1     |      0|      1|     0|     0|      0|      0|      0|      1|
[05/27 19:38:49   3101s] #  Totals |      6|      5|    20|    20|     16|      7|     16|     90|
[05/27 19:38:49   3101s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:38:49   3101s] #
[05/27 19:38:49   3101s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4141.33 (MB), peak = 4457.44 (MB)
[05/27 19:38:49   3101s] #start 68th optimization iteration ...
[05/27 19:39:00   3111s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:39:00   3111s] #   number of violations = 89
[05/27 19:39:00   3111s] #
[05/27 19:39:00   3111s] #  By Layer and Type:
[05/27 19:39:00   3111s] #
[05/27 19:39:00   3111s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:39:00   3111s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/27 19:39:00   3111s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:39:00   3111s] #  M1     |      1|    18|    15|     15|      5|   3|     10|     67|
[05/27 19:39:00   3111s] #  M2     |      4|     4|     6|      0|      0|   1|      7|     22|
[05/27 19:39:00   3111s] #  Totals |      5|    22|    21|     15|      5|   4|     17|     89|
[05/27 19:39:00   3111s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:39:00   3111s] #
[05/27 19:39:00   3111s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4139.44 (MB), peak = 4457.44 (MB)
[05/27 19:39:00   3111s] #start 69th optimization iteration ...
[05/27 19:39:10   3122s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:39:10   3122s] #   number of violations = 97
[05/27 19:39:10   3122s] #
[05/27 19:39:10   3122s] #  By Layer and Type:
[05/27 19:39:10   3122s] #
[05/27 19:39:10   3122s] #---------+-------+------+-------+------+-------+-------+-------+-------+
[05/27 19:39:10   3122s] #  -      | MetSpc| Short| MinStp| Color| EOLCol| C2MCon| Others| Totals|
[05/27 19:39:10   3122s] #---------+-------+------+-------+------+-------+-------+-------+-------+
[05/27 19:39:10   3122s] #  M1     |      0|    17|      0|    15|     13|      9|     11|     65|
[05/27 19:39:10   3122s] #  M2     |      6|     3|      7|     6|      2|      0|      8|     32|
[05/27 19:39:10   3122s] #  Totals |      6|    20|      7|    21|     15|      9|     19|     97|
[05/27 19:39:10   3122s] #---------+-------+------+-------+------+-------+-------+-------+-------+
[05/27 19:39:10   3122s] #
[05/27 19:39:10   3122s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4133.83 (MB), peak = 4457.44 (MB)
[05/27 19:39:10   3122s] #start 70th optimization iteration ...
[05/27 19:39:21   3133s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:39:21   3133s] #   number of violations = 77
[05/27 19:39:21   3133s] #
[05/27 19:39:21   3133s] #  By Layer and Type:
[05/27 19:39:21   3133s] #
[05/27 19:39:21   3133s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:39:21   3133s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 19:39:21   3133s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:39:21   3133s] #  M1     |      0|    18|    15|     14|      4|   2|      6|     59|
[05/27 19:39:21   3133s] #  M2     |      4|     5|     2|      0|      0|   2|      4|     17|
[05/27 19:39:21   3133s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/27 19:39:21   3133s] #  Totals |      4|    23|    17|     14|      4|   4|     11|     77|
[05/27 19:39:21   3133s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:39:21   3133s] #
[05/27 19:39:21   3133s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4128.82 (MB), peak = 4457.44 (MB)
[05/27 19:39:21   3133s] #start 71th optimization iteration ...
[05/27 19:39:35   3146s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:39:35   3146s] #   number of violations = 84
[05/27 19:39:35   3146s] #
[05/27 19:39:35   3146s] #  By Layer and Type:
[05/27 19:39:35   3146s] #
[05/27 19:39:35   3146s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:39:35   3146s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| Others| Totals|
[05/27 19:39:35   3146s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:39:35   3146s] #  M1     |      5|      3|    20|    14|     14|      4|      6|     66|
[05/27 19:39:35   3146s] #  M2     |      5|      1|     6|     3|      1|      0|      2|     18|
[05/27 19:39:35   3146s] #  Totals |     10|      4|    26|    17|     15|      4|      8|     84|
[05/27 19:39:35   3146s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/27 19:39:35   3146s] #
[05/27 19:39:35   3146s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4157.15 (MB), peak = 4457.44 (MB)
[05/27 19:39:35   3146s] #start 72th optimization iteration ...
[05/27 19:39:50   3161s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:39:50   3161s] #   number of violations = 94
[05/27 19:39:50   3161s] #
[05/27 19:39:50   3161s] #  By Layer and Type:
[05/27 19:39:50   3161s] #
[05/27 19:39:50   3161s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:39:50   3161s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/27 19:39:50   3161s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:39:50   3161s] #  M1     |    18|      1|    15|     14|      4|      9|      8|     69|
[05/27 19:39:50   3161s] #  M2     |     4|      4|     6|      4|      0|      0|      7|     25|
[05/27 19:39:50   3161s] #  Totals |    22|      5|    21|     18|      4|      9|     15|     94|
[05/27 19:39:50   3161s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/27 19:39:50   3161s] #
[05/27 19:39:50   3161s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4153.11 (MB), peak = 4457.44 (MB)
[05/27 19:39:50   3161s] #start 73th optimization iteration ...
[05/27 19:40:00   3172s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:40:00   3172s] #   number of violations = 77
[05/27 19:40:00   3172s] #
[05/27 19:40:00   3172s] #  By Layer and Type:
[05/27 19:40:00   3172s] #
[05/27 19:40:00   3172s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 19:40:00   3172s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Others| Totals|
[05/27 19:40:00   3172s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 19:40:00   3172s] #  M1     |      1|    20|    13|     11|      4|      3|      7|     59|
[05/27 19:40:00   3172s] #  M2     |      3|     3|     6|      2|      0|      0|      2|     16|
[05/27 19:40:00   3172s] #  C1     |      0|     0|     0|      0|      0|      0|      2|      2|
[05/27 19:40:00   3172s] #  Totals |      4|    23|    19|     13|      4|      3|     11|     77|
[05/27 19:40:00   3172s] #---------+-------+------+------+-------+-------+-------+-------+-------+
[05/27 19:40:00   3172s] #
[05/27 19:40:00   3172s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4148.67 (MB), peak = 4457.44 (MB)
[05/27 19:40:00   3172s] #start 74th optimization iteration ...
[05/27 19:40:10   3182s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:40:10   3182s] #   number of violations = 78
[05/27 19:40:10   3182s] #
[05/27 19:40:10   3182s] #  By Layer and Type:
[05/27 19:40:10   3182s] #
[05/27 19:40:10   3182s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:10   3182s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/27 19:40:10   3182s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:10   3182s] #  M1     |      0|    17|    17|     13|      3|   2|      6|     58|
[05/27 19:40:10   3182s] #  M2     |      4|     4|     3|      0|      0|   3|      6|     20|
[05/27 19:40:10   3182s] #  Totals |      4|    21|    20|     13|      3|   5|     12|     78|
[05/27 19:40:10   3182s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:10   3182s] #
[05/27 19:40:10   3182s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4142.10 (MB), peak = 4457.44 (MB)
[05/27 19:40:10   3182s] #start 75th optimization iteration ...
[05/27 19:40:20   3192s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:40:20   3192s] #   number of violations = 76
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #  By Layer and Type:
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:20   3192s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 19:40:20   3192s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:20   3192s] #  M1     |      0|    18|    15|     13|      4|   3|      4|     57|
[05/27 19:40:20   3192s] #  M2     |      2|     4|     7|      0|      0|   3|      1|     17|
[05/27 19:40:20   3192s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/27 19:40:20   3192s] #  Totals |      3|    22|    22|     13|      4|   6|      6|     76|
[05/27 19:40:20   3192s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4133.56 (MB), peak = 4457.44 (MB)
[05/27 19:40:20   3192s] #Complete Detail Routing.
[05/27 19:40:20   3192s] #Total wire length = 6082 um.
[05/27 19:40:20   3192s] #Total half perimeter of net bounding box = 4695 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER M1 = 115 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER M2 = 1284 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C1 = 1772 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C2 = 1839 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C3 = 1064 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C4 = 9 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C5 = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER JA = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER QA = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER QB = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER LB = 0 um.
[05/27 19:40:20   3192s] #Total number of vias = 9704
[05/27 19:40:20   3192s] #Total number of multi-cut vias = 6769 ( 69.8%)
[05/27 19:40:20   3192s] #Total number of single cut vias = 2935 ( 30.2%)
[05/27 19:40:20   3192s] #Up-Via Summary (total 9704):
[05/27 19:40:20   3192s] #                   single-cut          multi-cut      Total
[05/27 19:40:20   3192s] #-----------------------------------------------------------
[05/27 19:40:20   3192s] # M1               870 ( 58.4%)       619 ( 41.6%)       1489
[05/27 19:40:20   3192s] # M2              1286 ( 31.6%)      2781 ( 68.4%)       4067
[05/27 19:40:20   3192s] # C1               604 ( 21.3%)      2226 ( 78.7%)       2830
[05/27 19:40:20   3192s] # C2               166 ( 12.7%)      1138 ( 87.3%)       1304
[05/27 19:40:20   3192s] # C3                 9 ( 64.3%)         5 ( 35.7%)         14
[05/27 19:40:20   3192s] #-----------------------------------------------------------
[05/27 19:40:20   3192s] #                 2935 ( 30.2%)      6769 ( 69.8%)       9704 
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #Total number of DRC violations = 76
[05/27 19:40:20   3192s] ### Time Record (Detail Routing) is uninstalled.
[05/27 19:40:20   3192s] #Cpu time = 00:15:03
[05/27 19:40:20   3192s] #Elapsed time = 00:27:00
[05/27 19:40:20   3192s] #Increased memory = 49.07 (MB)
[05/27 19:40:20   3192s] #Total memory = 4132.75 (MB)
[05/27 19:40:20   3192s] #Peak memory = 4457.44 (MB)
[05/27 19:40:20   3192s] ### Time Record (Antenna Fixing) is installed.
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #start routing for process antenna violation fix ...
[05/27 19:40:20   3192s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:20   3192s] ### Time Record (Data Preparation) is installed.
[05/27 19:40:20   3192s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:20   3192s] ### Time Record (Data Preparation) is uninstalled.
[05/27 19:40:20   3192s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/27 19:40:20   3192s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #  By Layer and Type:
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:20   3192s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 19:40:20   3192s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:20   3192s] #  M1     |      0|    18|    15|     13|      4|   3|      4|     57|
[05/27 19:40:20   3192s] #  M2     |      2|     4|     7|      0|      0|   3|      1|     17|
[05/27 19:40:20   3192s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/27 19:40:20   3192s] #  Totals |      3|    22|    22|     13|      4|   6|      6|     76|
[05/27 19:40:20   3192s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4130.19 (MB), peak = 4457.44 (MB)
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #Total wire length = 6082 um.
[05/27 19:40:20   3192s] #Total half perimeter of net bounding box = 4695 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER M1 = 115 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER M2 = 1284 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C1 = 1772 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C2 = 1839 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C3 = 1064 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C4 = 9 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C5 = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER JA = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER QA = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER QB = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER LB = 0 um.
[05/27 19:40:20   3192s] #Total number of vias = 9704
[05/27 19:40:20   3192s] #Total number of multi-cut vias = 6769 ( 69.8%)
[05/27 19:40:20   3192s] #Total number of single cut vias = 2935 ( 30.2%)
[05/27 19:40:20   3192s] #Up-Via Summary (total 9704):
[05/27 19:40:20   3192s] #                   single-cut          multi-cut      Total
[05/27 19:40:20   3192s] #-----------------------------------------------------------
[05/27 19:40:20   3192s] # M1               870 ( 58.4%)       619 ( 41.6%)       1489
[05/27 19:40:20   3192s] # M2              1286 ( 31.6%)      2781 ( 68.4%)       4067
[05/27 19:40:20   3192s] # C1               604 ( 21.3%)      2226 ( 78.7%)       2830
[05/27 19:40:20   3192s] # C2               166 ( 12.7%)      1138 ( 87.3%)       1304
[05/27 19:40:20   3192s] # C3                 9 ( 64.3%)         5 ( 35.7%)         14
[05/27 19:40:20   3192s] #-----------------------------------------------------------
[05/27 19:40:20   3192s] #                 2935 ( 30.2%)      6769 ( 69.8%)       9704 
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #Total number of DRC violations = 76
[05/27 19:40:20   3192s] #Total number of process antenna violations = 0
[05/27 19:40:20   3192s] #Total number of net violated process antenna rule = 0
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #Total wire length = 6082 um.
[05/27 19:40:20   3192s] #Total half perimeter of net bounding box = 4695 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER M1 = 115 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER M2 = 1284 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C1 = 1772 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C2 = 1839 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C3 = 1064 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C4 = 9 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER C5 = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER JA = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER QA = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER QB = 0 um.
[05/27 19:40:20   3192s] #Total wire length on LAYER LB = 0 um.
[05/27 19:40:20   3192s] #Total number of vias = 9704
[05/27 19:40:20   3192s] #Total number of multi-cut vias = 6769 ( 69.8%)
[05/27 19:40:20   3192s] #Total number of single cut vias = 2935 ( 30.2%)
[05/27 19:40:20   3192s] #Up-Via Summary (total 9704):
[05/27 19:40:20   3192s] #                   single-cut          multi-cut      Total
[05/27 19:40:20   3192s] #-----------------------------------------------------------
[05/27 19:40:20   3192s] # M1               870 ( 58.4%)       619 ( 41.6%)       1489
[05/27 19:40:20   3192s] # M2              1286 ( 31.6%)      2781 ( 68.4%)       4067
[05/27 19:40:20   3192s] # C1               604 ( 21.3%)      2226 ( 78.7%)       2830
[05/27 19:40:20   3192s] # C2               166 ( 12.7%)      1138 ( 87.3%)       1304
[05/27 19:40:20   3192s] # C3                 9 ( 64.3%)         5 ( 35.7%)         14
[05/27 19:40:20   3192s] #-----------------------------------------------------------
[05/27 19:40:20   3192s] #                 2935 ( 30.2%)      6769 ( 69.8%)       9704 
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #Total number of DRC violations = 76
[05/27 19:40:20   3192s] #Total number of process antenna violations = 0
[05/27 19:40:20   3192s] #Total number of net violated process antenna rule = 0
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] ### Gcell dirty-map stats: routing = 34.48%
[05/27 19:40:20   3192s] ### Time Record (Antenna Fixing) is uninstalled.
[05/27 19:40:20   3192s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:20   3192s] ### Time Record (Data Preparation) is installed.
[05/27 19:40:20   3192s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:20   3192s] ### Time Record (Data Preparation) is uninstalled.
[05/27 19:40:20   3192s] ### Time Record (Post Route Wire Spreading) is installed.
[05/27 19:40:20   3192s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #Start Post Route wire spreading..
[05/27 19:40:20   3192s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/27 19:40:20   3192s] #To increase the message display limit, refer to the product command reference manual.
[05/27 19:40:20   3192s] ### Time Record (Data Preparation) is installed.
[05/27 19:40:20   3192s] ### Time Record (Data Preparation) is uninstalled.
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #Start data preparation for wire spreading...
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #Data preparation is done on Tue May 27 19:40:20 2025
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] ### track-assign engine-init starts on Tue May 27 19:40:20 2025 with memory = 4130.82 (MB), peak = 4457.44 (MB)
[05/27 19:40:20   3192s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB
[05/27 19:40:20   3192s] #
[05/27 19:40:20   3192s] #Start Post Route Wire Spread.
[05/27 19:40:21   3192s] #Done with 17 horizontal wires in 3 hboxes and 15 vertical wires in 3 hboxes.
[05/27 19:40:21   3192s] #Complete Post Route Wire Spread.
[05/27 19:40:21   3192s] #
[05/27 19:40:21   3192s] #Total wire length = 6085 um.
[05/27 19:40:21   3192s] #Total half perimeter of net bounding box = 4695 um.
[05/27 19:40:21   3192s] #Total wire length on LAYER M1 = 115 um.
[05/27 19:40:21   3192s] #Total wire length on LAYER M2 = 1284 um.
[05/27 19:40:21   3192s] #Total wire length on LAYER C1 = 1772 um.
[05/27 19:40:21   3192s] #Total wire length on LAYER C2 = 1841 um.
[05/27 19:40:21   3192s] #Total wire length on LAYER C3 = 1065 um.
[05/27 19:40:21   3192s] #Total wire length on LAYER C4 = 9 um.
[05/27 19:40:21   3192s] #Total wire length on LAYER C5 = 0 um.
[05/27 19:40:21   3192s] #Total wire length on LAYER JA = 0 um.
[05/27 19:40:21   3192s] #Total wire length on LAYER QA = 0 um.
[05/27 19:40:21   3192s] #Total wire length on LAYER QB = 0 um.
[05/27 19:40:21   3192s] #Total wire length on LAYER LB = 0 um.
[05/27 19:40:21   3192s] #Total number of vias = 9704
[05/27 19:40:21   3192s] #Total number of multi-cut vias = 6769 ( 69.8%)
[05/27 19:40:21   3192s] #Total number of single cut vias = 2935 ( 30.2%)
[05/27 19:40:21   3192s] #Up-Via Summary (total 9704):
[05/27 19:40:21   3192s] #                   single-cut          multi-cut      Total
[05/27 19:40:21   3192s] #-----------------------------------------------------------
[05/27 19:40:21   3192s] # M1               870 ( 58.4%)       619 ( 41.6%)       1489
[05/27 19:40:21   3192s] # M2              1286 ( 31.6%)      2781 ( 68.4%)       4067
[05/27 19:40:21   3192s] # C1               604 ( 21.3%)      2226 ( 78.7%)       2830
[05/27 19:40:21   3192s] # C2               166 ( 12.7%)      1138 ( 87.3%)       1304
[05/27 19:40:21   3192s] # C3                 9 ( 64.3%)         5 ( 35.7%)         14
[05/27 19:40:21   3192s] #-----------------------------------------------------------
[05/27 19:40:21   3192s] #                 2935 ( 30.2%)      6769 ( 69.8%)       9704 
[05/27 19:40:21   3192s] #
[05/27 19:40:21   3193s] #   number of violations = 76
[05/27 19:40:21   3193s] #
[05/27 19:40:21   3193s] #  By Layer and Type:
[05/27 19:40:21   3193s] #
[05/27 19:40:21   3193s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:21   3193s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/27 19:40:21   3193s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:21   3193s] #  M1     |      0|    18|    15|     13|      4|   3|      4|     57|
[05/27 19:40:21   3193s] #  M2     |      2|     4|     7|      0|      0|   3|      1|     17|
[05/27 19:40:21   3193s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/27 19:40:21   3193s] #  Totals |      3|    22|    22|     13|      4|   6|      6|     76|
[05/27 19:40:21   3193s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/27 19:40:21   3193s] #
[05/27 19:40:21   3193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4129.20 (MB), peak = 4457.44 (MB)
[05/27 19:40:21   3193s] #CELL_VIEW TOP,init has 76 DRC violations
[05/27 19:40:21   3193s] #Total number of DRC violations = 76
[05/27 19:40:21   3193s] #Total number of process antenna violations = 0
[05/27 19:40:21   3193s] #Total number of net violated process antenna rule = 0
[05/27 19:40:21   3193s] #Post Route wire spread is done.
[05/27 19:40:21   3193s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/27 19:40:21   3193s] #Total wire length = 6085 um.
[05/27 19:40:21   3193s] #Total half perimeter of net bounding box = 4695 um.
[05/27 19:40:21   3193s] #Total wire length on LAYER M1 = 115 um.
[05/27 19:40:21   3193s] #Total wire length on LAYER M2 = 1284 um.
[05/27 19:40:21   3193s] #Total wire length on LAYER C1 = 1772 um.
[05/27 19:40:21   3193s] #Total wire length on LAYER C2 = 1841 um.
[05/27 19:40:21   3193s] #Total wire length on LAYER C3 = 1065 um.
[05/27 19:40:21   3193s] #Total wire length on LAYER C4 = 9 um.
[05/27 19:40:21   3193s] #Total wire length on LAYER C5 = 0 um.
[05/27 19:40:21   3193s] #Total wire length on LAYER JA = 0 um.
[05/27 19:40:21   3193s] #Total wire length on LAYER QA = 0 um.
[05/27 19:40:21   3193s] #Total wire length on LAYER QB = 0 um.
[05/27 19:40:21   3193s] #Total wire length on LAYER LB = 0 um.
[05/27 19:40:21   3193s] #Total number of vias = 9704
[05/27 19:40:21   3193s] #Total number of multi-cut vias = 6769 ( 69.8%)
[05/27 19:40:21   3193s] #Total number of single cut vias = 2935 ( 30.2%)
[05/27 19:40:21   3193s] #Up-Via Summary (total 9704):
[05/27 19:40:21   3193s] #                   single-cut          multi-cut      Total
[05/27 19:40:21   3193s] #-----------------------------------------------------------
[05/27 19:40:21   3193s] # M1               870 ( 58.4%)       619 ( 41.6%)       1489
[05/27 19:40:21   3193s] # M2              1286 ( 31.6%)      2781 ( 68.4%)       4067
[05/27 19:40:21   3193s] # C1               604 ( 21.3%)      2226 ( 78.7%)       2830
[05/27 19:40:21   3193s] # C2               166 ( 12.7%)      1138 ( 87.3%)       1304
[05/27 19:40:21   3193s] # C3                 9 ( 64.3%)         5 ( 35.7%)         14
[05/27 19:40:21   3193s] #-----------------------------------------------------------
[05/27 19:40:21   3193s] #                 2935 ( 30.2%)      6769 ( 69.8%)       9704 
[05/27 19:40:21   3193s] #
[05/27 19:40:21   3193s] #detailRoute Statistics:
[05/27 19:40:21   3193s] #Cpu time = 00:15:04
[05/27 19:40:21   3193s] #Elapsed time = 00:27:01
[05/27 19:40:21   3193s] #Increased memory = 45.52 (MB)
[05/27 19:40:21   3193s] #Total memory = 4129.20 (MB)
[05/27 19:40:21   3193s] #Peak memory = 4457.44 (MB)
[05/27 19:40:21   3193s] ### global_detail_route design signature (369): route=369307953 flt_obj=0 vio=460678298 shield_wire=1
[05/27 19:40:21   3193s] ### Time Record (DB Export) is installed.
[05/27 19:40:21   3193s] ### export design design signature (370): route=369307953 fixed_route=2147340251 flt_obj=0 vio=460678298 swire=282492057 shield_wire=1 net_attr=2083419378 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/27 19:40:21   3193s] ### Time Record (DB Export) is uninstalled.
[05/27 19:40:21   3193s] ### Time Record (Post Callback) is installed.
[05/27 19:40:21   3193s] ### Time Record (Post Callback) is uninstalled.
[05/27 19:40:21   3193s] #
[05/27 19:40:21   3193s] #globalDetailRoute statistics:
[05/27 19:40:21   3193s] #Cpu time = 00:15:06
[05/27 19:40:21   3193s] #Elapsed time = 00:27:03
[05/27 19:40:21   3193s] #Increased memory = -5.04 (MB)
[05/27 19:40:21   3193s] #Total memory = 4069.07 (MB)
[05/27 19:40:21   3193s] #Peak memory = 4457.44 (MB)
[05/27 19:40:21   3193s] #Number of warnings = 44
[05/27 19:40:21   3193s] #Total number of warnings = 170
[05/27 19:40:21   3193s] #Number of fails = 0
[05/27 19:40:21   3193s] #Total number of fails = 0
[05/27 19:40:21   3193s] #Complete globalDetailRoute on Tue May 27 19:40:21 2025
[05/27 19:40:21   3193s] #
[05/27 19:40:21   3193s] ### import design signature (371): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/27 19:40:21   3193s] ### Time Record (globalDetailRoute) is uninstalled.
[05/27 19:40:21   3193s] #
[05/27 19:40:21   3193s] #  Scalability Statistics
[05/27 19:40:21   3193s] #
[05/27 19:40:21   3193s] #----------------------------+---------+-------------+------------+
[05/27 19:40:21   3193s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[05/27 19:40:21   3193s] #----------------------------+---------+-------------+------------+
[05/27 19:40:21   3193s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/27 19:40:21   3193s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/27 19:40:21   3193s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[05/27 19:40:21   3193s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[05/27 19:40:21   3193s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/27 19:40:21   3193s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[05/27 19:40:21   3193s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/27 19:40:21   3193s] #  Data Preparation          | 00:00:02|     00:00:02|         1.0|
[05/27 19:40:21   3193s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[05/27 19:40:21   3193s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[05/27 19:40:21   3193s] #  Detail Routing            | 00:15:03|     00:27:00|         0.6|
[05/27 19:40:21   3193s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[05/27 19:40:21   3193s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[05/27 19:40:21   3193s] #  Entire Command            | 00:15:06|     00:27:03|         0.6|
[05/27 19:40:21   3193s] #----------------------------+---------+-------------+------------+
[05/27 19:40:21   3193s] #
[05/27 19:40:21   3193s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:15:05.9/0:27:03.1 (0.6), totSession cpu/real = 0:53:13.4/1:57:28.4 (0.5), mem = 4571.8M
[05/27 19:40:21   3193s] 
[05/27 19:40:21   3193s] =============================================================================================
[05/27 19:40:21   3193s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   23.10-p003_1
[05/27 19:40:21   3193s] =============================================================================================
[05/27 19:40:21   3193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 19:40:21   3193s] ---------------------------------------------------------------------------------------------
[05/27 19:40:21   3193s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:40:21   3193s] [ DetailRoute            ]      1   0:27:00.1  (  99.8 % )     0:27:00.1 /  0:15:02.9    0.6
[05/27 19:40:21   3193s] [ MISC                   ]          0:00:03.0  (   0.2 % )     0:00:03.0 /  0:00:03.0    1.0
[05/27 19:40:21   3193s] ---------------------------------------------------------------------------------------------
[05/27 19:40:21   3193s]  EcoRoute #1 TOTAL                  0:27:03.1  ( 100.0 % )     0:27:03.1 /  0:15:05.9    0.6
[05/27 19:40:21   3193s] ---------------------------------------------------------------------------------------------
[05/27 19:40:21   3193s] 
[05/27 19:40:21   3193s] **optDesign ... cpu = 0:15:34, real = 0:27:37, mem = 4057.3M, totSessionCpu=0:53:13 **
[05/27 19:40:21   3193s] New Signature Flow (restoreNanoRouteOptions) ....
[05/27 19:40:21   3193s] Begin: Collecting metrics
[05/27 19:40:21   3193s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:00  |        4514 |    0 |   0 |
| drv_eco_fixing    |    49.724 |   49.530 |         0 |        0 |       36.15 | 0:00:05  |        4603 |    0 |   0 |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        4572 |      |     |
| pre_route_summary |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:01  |        4588 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:27:03  |        4554 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/27 19:40:21   3193s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4297.2M, current mem=4057.3M)

[05/27 19:40:21   3193s] End: Collecting metrics
[05/27 19:40:21   3193s] **INFO: flowCheckPoint #5 PostEcoSummary
[05/27 19:40:21   3193s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/27 19:40:21   3193s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/27 19:40:21   3193s] eee: pegSigSF=1.070000
[05/27 19:40:21   3193s] Initializing multi-corner resistance tables ...
[05/27 19:40:22   3193s] eee: Grid unit RC data computation started
[05/27 19:40:22   3193s] eee: Grid unit RC data computation completed
[05/27 19:40:22   3193s] eee: l=1 avDens=0.006696 usedTrk=52.682222 availTrk=7867.241379 sigTrk=52.682222
[05/27 19:40:22   3193s] eee: l=2 avDens=0.042059 usedTrk=249.832408 availTrk=5940.000000 sigTrk=249.832408
[05/27 19:40:22   3193s] eee: l=3 avDens=0.105155 usedTrk=328.083519 availTrk=3120.000000 sigTrk=328.083519
[05/27 19:40:22   3193s] eee: l=4 avDens=0.109258 usedTrk=340.885557 availTrk=3120.000000 sigTrk=340.885557
[05/27 19:40:22   3193s] eee: l=5 avDens=0.067096 usedTrk=197.261667 availTrk=2940.000000 sigTrk=197.261667
[05/27 19:40:22   3193s] eee: l=6 avDens=0.003403 usedTrk=1.633333 availTrk=480.000000 sigTrk=1.633333
[05/27 19:40:22   3193s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 19:40:22   3193s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 19:40:22   3193s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 19:40:22   3193s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 19:40:22   3193s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/27 19:40:22   3193s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/27 19:40:22   3193s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.246426 uaWl=1.000000 uaWlH=0.462600 aWlH=0.000000 lMod=0 pMax=0.877000 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/27 19:40:22   3193s] eee: NetCapCache creation started. (Current Mem: 4569.766M) 
[05/27 19:40:22   3193s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4569.766M) 
[05/27 19:40:22   3193s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/27 19:40:22   3193s] eee: Metal Layers Info:
[05/27 19:40:22   3193s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 19:40:22   3193s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/27 19:40:22   3193s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 19:40:22   3193s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/27 19:40:22   3193s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/27 19:40:22   3193s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/27 19:40:22   3193s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/27 19:40:22   3193s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/27 19:40:22   3193s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/27 19:40:22   3193s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/27 19:40:22   3193s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/27 19:40:22   3193s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/27 19:40:22   3193s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/27 19:40:22   3193s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/27 19:40:22   3193s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/27 19:40:22   3193s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/27 19:40:22   3193s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/27 19:40:22   3193s] #To increase the message display limit, refer to the product command reference manual.
[05/27 19:40:22   3193s] ### Net info: total nets: 1152
[05/27 19:40:22   3193s] ### Net info: dirty nets: 0
[05/27 19:40:22   3193s] ### Net info: marked as disconnected nets: 0
[05/27 19:40:22   3193s] ### Net info: fully routed nets: 1150
[05/27 19:40:22   3193s] ### Net info: trivial (< 2 pins) nets: 2
[05/27 19:40:22   3193s] ### Net info: unrouted nets: 0
[05/27 19:40:22   3193s] ### Net info: re-extraction nets: 0
[05/27 19:40:22   3193s] ### Net info: ignored nets: 0
[05/27 19:40:22   3193s] ### Net info: skip routing nets: 0
[05/27 19:40:22   3193s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:22   3193s] ### import design signature (372): route=2052752213 fixed_route=2052752213 flt_obj=0 vio=1315907718 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/27 19:40:22   3193s] #Extract in post route mode
[05/27 19:40:22   3193s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/27 19:40:22   3193s] #Fast data preparation for tQuantus.
[05/27 19:40:22   3193s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:22   3193s] #Start routing data preparation on Tue May 27 19:40:22 2025
[05/27 19:40:22   3193s] #
[05/27 19:40:22   3193s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:22   3193s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:22   3193s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/27 19:40:22   3193s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/27 19:40:22   3193s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:40:22   3193s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:40:22   3193s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:40:22   3193s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:40:22   3193s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/27 19:40:22   3193s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/27 19:40:22   3193s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/27 19:40:22   3193s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/27 19:40:22   3193s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/27 19:40:22   3193s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/27 19:40:22   3193s] #Regenerating Ggrids automatically.
[05/27 19:40:22   3193s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/27 19:40:22   3193s] #Using automatically generated G-grids.
[05/27 19:40:22   3193s] #Done routing data preparation.
[05/27 19:40:22   3193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4059.34 (MB), peak = 4457.44 (MB)
[05/27 19:40:22   3193s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:22   3193s] #Start routing data preparation on Tue May 27 19:40:22 2025
[05/27 19:40:22   3193s] #
[05/27 19:40:22   3193s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:22   3193s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:22   3193s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/27 19:40:22   3193s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/27 19:40:22   3193s] #pin_access_rlayer=3(C1)
[05/27 19:40:22   3193s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/27 19:40:22   3193s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/27 19:40:22   3193s] #enable_dpt_layer_shield=F
[05/27 19:40:22   3193s] #has_line_end_grid=F
[05/27 19:40:22   3193s] #Regenerating Ggrids automatically.
[05/27 19:40:22   3193s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/27 19:40:22   3193s] #Using automatically generated G-grids.
[05/27 19:40:23   3195s] #Done routing data preparation.
[05/27 19:40:23   3195s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4067.75 (MB), peak = 4457.44 (MB)
[05/27 19:40:23   3195s] #
[05/27 19:40:23   3195s] #Start tQuantus RC extraction...
[05/27 19:40:23   3195s] #Start building rc corner(s)...
[05/27 19:40:23   3195s] #Number of RC Corner = 2
[05/27 19:40:23   3195s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/27 19:40:23   3195s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/27 19:40:23   3195s] #(i=11, n=11 2000)
[05/27 19:40:23   3195s] #M1 -> M1 (1)
[05/27 19:40:23   3195s] #M2 -> M2 (2)
[05/27 19:40:23   3195s] #C1 -> C1 (3)
[05/27 19:40:23   3195s] #C2 -> C2 (4)
[05/27 19:40:23   3195s] #C3 -> C3 (5)
[05/27 19:40:23   3195s] #C4 -> C4 (6)
[05/27 19:40:23   3195s] #C5 -> C5 (7)
[05/27 19:40:23   3195s] #JA -> JA (8)
[05/27 19:40:23   3195s] #QA -> QA (9)
[05/27 19:40:23   3195s] #QB -> QB (10)
[05/27 19:40:23   3195s] #LB -> LB (11)
[05/27 19:40:25   3196s] #SADV-On
[05/27 19:40:25   3196s] # Corner(s) : 
[05/27 19:40:25   3196s] #rc_fast [25.00] 
[05/27 19:40:25   3196s] #rc_slow [25.00]
[05/27 19:40:27   3197s] # Corner id: 0
[05/27 19:40:27   3197s] # Layout Scale: 1.000000
[05/27 19:40:27   3197s] # Has Metal Fill model: yes
[05/27 19:40:27   3197s] # Temperature was set
[05/27 19:40:27   3197s] # Temperature : 25.000000
[05/27 19:40:27   3197s] # Ref. Temp   : 25.000000
[05/27 19:40:27   3197s] # Corner id: 1
[05/27 19:40:27   3197s] # Layout Scale: 1.000000
[05/27 19:40:27   3197s] # Has Metal Fill model: yes
[05/27 19:40:27   3197s] # Temperature was set
[05/27 19:40:27   3197s] # Temperature : 25.000000
[05/27 19:40:27   3197s] # Ref. Temp   : 25.000000
[05/27 19:40:27   3197s] #total pattern=286 [22, 2124]
[05/27 19:40:27   3197s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/27 19:40:27   3197s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/27 19:40:27   3197s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/27 19:40:27   3197s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/27 19:40:27   3197s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/27 19:40:27   3197s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/27 19:40:27   3197s] #number model r/c [2,2] [22,2124] read
[05/27 19:40:27   3198s] #0 rcmodel(s) requires rebuild
[05/27 19:40:27   3198s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 4076.10 (MB), peak = 4457.44 (MB)
[05/27 19:40:27   3198s] #Finish check_net_pin_list step Enter extract
[05/27 19:40:27   3198s] #Start init net ripin tree building
[05/27 19:40:27   3198s] #Finish init net ripin tree building
[05/27 19:40:27   3198s] #Cpu time = 00:00:00
[05/27 19:40:27   3198s] #Elapsed time = 00:00:00
[05/27 19:40:27   3198s] #Increased memory = 0.00 (MB)
[05/27 19:40:27   3198s] #Total memory = 4076.10 (MB)
[05/27 19:40:27   3198s] #Peak memory = 4457.44 (MB)
[05/27 19:40:27   3198s] #begin processing metal fill model file
[05/27 19:40:27   3198s] #end processing metal fill model file
[05/27 19:40:27   3198s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:27   3198s] #Length limit = 200 pitches
[05/27 19:40:27   3198s] #opt mode = 2
[05/27 19:40:27   3198s] #Finish check_net_pin_list step Fix net pin list
[05/27 19:40:27   3198s] #Start generate extraction boxes.
[05/27 19:40:27   3198s] #
[05/27 19:40:27   3198s] #Extract using 30 x 30 Hboxes
[05/27 19:40:27   3198s] #3x3 initial hboxes
[05/27 19:40:27   3198s] #Use area based hbox pruning.
[05/27 19:40:27   3198s] #0/0 hboxes pruned.
[05/27 19:40:27   3198s] #Complete generating extraction boxes.
[05/27 19:40:27   3198s] #Start step Extraction
[05/27 19:40:27   3198s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/27 19:40:27   3198s] #Process 0 special clock nets for rc extraction
[05/27 19:40:27   3198s] #Total 1150 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/27 19:40:28   3199s] #Run Statistics for Extraction:
[05/27 19:40:28   3199s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/27 19:40:28   3199s] #   Increased memory =    23.62 (MB), total memory =  4099.74 (MB), peak memory =  4457.44 (MB)
[05/27 19:40:28   3199s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d
[05/27 19:40:28   3199s] #Finish registering nets and terms for rcdb.
[05/27 19:40:28   3199s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4083.60 (MB), peak = 4457.44 (MB)
[05/27 19:40:28   3199s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:28   3199s] #RC Statistics: 5967 Res, 2828 Ground Cap, 163 XCap (Edge to Edge)
[05/27 19:40:28   3199s] #RC V/H edge ratio: 0.14, Avg V/H Edge Length: 628.77 (2164), Avg L-Edge Length: 2463.58 (3491)
[05/27 19:40:28   3199s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d.
[05/27 19:40:28   3199s] #Start writing RC data.
[05/27 19:40:28   3199s] #Finish writing RC data
[05/27 19:40:28   3199s] #Finish writing rcdb with 7123 nodes, 5973 edges, and 338 xcaps
[05/27 19:40:28   3199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4079.39 (MB), peak = 4457.44 (MB)
[05/27 19:40:28   3199s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d' ...
[05/27 19:40:28   3199s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d' for reading (mem: 4599.398M)
[05/27 19:40:28   3199s] Reading RCDB with compressed RC data.
[05/27 19:40:28   3199s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d' for content verification (mem: 4599.398M)
[05/27 19:40:28   3199s] Reading RCDB with compressed RC data.
[05/27 19:40:28   3199s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d': 0 access done (mem: 4599.398M)
[05/27 19:40:28   3199s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d': 0 access done (mem: 4599.398M)
[05/27 19:40:29   3199s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4599.398M)
[05/27 19:40:29   3199s] Following multi-corner parasitics specified:
[05/27 19:40:29   3199s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d (rcdb)
[05/27 19:40:29   3199s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d' for reading (mem: 4599.398M)
[05/27 19:40:29   3199s] Reading RCDB with compressed RC data.
[05/27 19:40:29   3199s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d specified
[05/27 19:40:29   3199s] Cell TOP, hinst 
[05/27 19:40:29   3199s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d) for hinst (top) of cell (TOP);
[05/27 19:40:29   3199s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_3UYuuO.rcdb.d': 0 access done (mem: 4599.398M)
[05/27 19:40:29   3199s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4599.398M)
[05/27 19:40:29   3199s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_0zqBMT.rcdb.d/TOP.rcdb.d' for reading (mem: 4599.398M)
[05/27 19:40:29   3199s] Reading RCDB with compressed RC data.
[05/27 19:40:29   3199s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_0zqBMT.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4599.402M)
[05/27 19:40:29   3199s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=4599.402M)
[05/27 19:40:29   3199s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4599.402M)
[05/27 19:40:29   3199s] #
[05/27 19:40:29   3199s] #Restore RCDB.
[05/27 19:40:29   3199s] #
[05/27 19:40:29   3199s] #Complete tQuantus RC extraction.
[05/27 19:40:29   3199s] #Cpu time = 00:00:05
[05/27 19:40:29   3199s] #Elapsed time = 00:00:06
[05/27 19:40:29   3199s] #Increased memory = 12.36 (MB)
[05/27 19:40:29   3199s] #Total memory = 4080.11 (MB)
[05/27 19:40:29   3199s] #Peak memory = 4457.44 (MB)
[05/27 19:40:29   3199s] #
[05/27 19:40:29   3199s] #0 inserted nodes are removed
[05/27 19:40:29   3199s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/27 19:40:29   3200s] ### export design design signature (374): route=161513477 fixed_route=161513477 flt_obj=0 vio=1315907718 swire=282492057 shield_wire=1 net_attr=1339429479 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/27 19:40:30   3200s] ### import design signature (375): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/27 19:40:30   3200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:30   3200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:30   3200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:30   3200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/27 19:40:30   3200s] #Start Design Signature (0)
[05/27 19:40:30   3200s] #Finish Inst Signature in MT(31641540)
[05/27 19:40:30   3200s] #Finish Net Signature in MT(83205645)
[05/27 19:40:30   3200s] #Finish SNet Signature in MT (140618487)
[05/27 19:40:30   3200s] #Run time and memory report for RC extraction:
[05/27 19:40:30   3200s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/27 19:40:30   3200s] #Run Statistics for snet signature:
[05/27 19:40:30   3200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:40:30   3200s] #   Increased memory =     0.00 (MB), total memory =  4049.10 (MB), peak memory =  4457.44 (MB)
[05/27 19:40:30   3200s] #Run Statistics for Net Final Signature:
[05/27 19:40:30   3200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:40:30   3200s] #   Increased memory =     0.00 (MB), total memory =  4049.10 (MB), peak memory =  4457.44 (MB)
[05/27 19:40:30   3200s] #Run Statistics for Net launch:
[05/27 19:40:30   3200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:40:30   3200s] #   Increased memory =     0.00 (MB), total memory =  4049.10 (MB), peak memory =  4457.44 (MB)
[05/27 19:40:30   3200s] #Run Statistics for Net init_dbsNet_slist:
[05/27 19:40:30   3200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:40:30   3200s] #   Increased memory =     0.00 (MB), total memory =  4049.10 (MB), peak memory =  4457.44 (MB)
[05/27 19:40:30   3200s] #Run Statistics for net signature:
[05/27 19:40:30   3200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:40:30   3200s] #   Increased memory =     0.00 (MB), total memory =  4049.10 (MB), peak memory =  4457.44 (MB)
[05/27 19:40:30   3200s] #Run Statistics for inst signature:
[05/27 19:40:30   3200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/27 19:40:30   3200s] #   Increased memory =    -0.03 (MB), total memory =  4049.10 (MB), peak memory =  4457.44 (MB)
[05/27 19:40:30   3200s] **optDesign ... cpu = 0:15:41, real = 0:27:46, mem = 4049.1M, totSessionCpu=0:53:20 **
[05/27 19:40:30   3200s] Starting delay calculation for Setup views
[05/27 19:40:30   3200s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/27 19:40:30   3200s] AAE_INFO: resetNetProps viewIdx 0 
[05/27 19:40:30   3200s] Starting SI iteration 1 using Infinite Timing Windows
[05/27 19:40:34   3202s] #################################################################################
[05/27 19:40:34   3202s] # Design Stage: PostRoute
[05/27 19:40:34   3202s] # Design Name: TOP
[05/27 19:40:34   3202s] # Design Mode: 22nm
[05/27 19:40:34   3202s] # Analysis Mode: MMMC OCV 
[05/27 19:40:34   3202s] # Parasitics Mode: SPEF/RCDB 
[05/27 19:40:34   3202s] # Signoff Settings: SI On 
[05/27 19:40:34   3202s] #################################################################################
[05/27 19:40:34   3202s] AAE_INFO: 1 threads acquired from CTE.
[05/27 19:40:34   3202s] Setting infinite Tws ...
[05/27 19:40:34   3202s] First Iteration Infinite Tw... 
[05/27 19:40:34   3202s] Calculate early delays in OCV mode...
[05/27 19:40:34   3202s] Calculate late delays in OCV mode...
[05/27 19:40:34   3202s] Topological Sorting (REAL = 0:00:00.0, MEM = 4603.6M, InitMEM = 4603.6M)
[05/27 19:40:34   3202s] Start delay calculation (fullDC) (1 T). (MEM=3533.96)
[05/27 19:40:34   3202s] End AAE Lib Interpolated Model. (MEM=4603.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 19:40:34   3202s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_0zqBMT.rcdb.d/TOP.rcdb.d' for reading (mem: 4603.566M)
[05/27 19:40:34   3202s] Reading RCDB with compressed RC data.
[05/27 19:40:34   3202s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4603.6M)
[05/27 19:40:34   3202s] Total number of fetched objects 1150
[05/27 19:40:34   3202s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/27 19:40:34   3202s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 19:40:34   3202s] End delay calculation. (MEM=3544.16 CPU=0:00:00.4 REAL=0:00:00.0)
[05/27 19:40:34   3202s] End delay calculation (fullDC). (MEM=3544.16 CPU=0:00:00.5 REAL=0:00:00.0)
[05/27 19:40:34   3202s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_UyM9sY/.AAE_75591/waveform.data...
[05/27 19:40:34   3202s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 4629.2M) ***
[05/27 19:40:35   3203s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4637.2M)
[05/27 19:40:35   3203s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/27 19:40:35   3203s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4637.2M)
[05/27 19:40:35   3203s] Starting SI iteration 2
[05/27 19:40:35   3203s] Calculate early delays in OCV mode...
[05/27 19:40:35   3203s] Calculate late delays in OCV mode...
[05/27 19:40:35   3203s] Start delay calculation (fullDC) (1 T). (MEM=3549.81)
[05/27 19:40:35   3203s] End AAE Lib Interpolated Model. (MEM=4579.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 19:40:35   3203s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/27 19:40:35   3203s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1150. 
[05/27 19:40:35   3203s] Total number of fetched objects 1150
[05/27 19:40:35   3203s] AAE_INFO-618: Total number of nets in the design is 1152,  0.1 percent of the nets selected for SI analysis
[05/27 19:40:35   3203s] End delay calculation. (MEM=3551.83 CPU=0:00:00.0 REAL=0:00:00.0)
[05/27 19:40:35   3203s] End delay calculation (fullDC). (MEM=3551.83 CPU=0:00:00.1 REAL=0:00:00.0)
[05/27 19:40:35   3203s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4629.5M) ***
[05/27 19:40:35   3203s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:05.0 totSessionCpu=0:53:24 mem=4637.5M)
[05/27 19:40:35   3203s] End AAE Lib Interpolated Model. (MEM=4637.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 19:40:35   3203s] ** INFO: Initializing Glitch Interface
[05/27 19:40:35   3203s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4637.5M, EPOCH TIME: 1748389235.656668
[05/27 19:40:35   3203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:40:35   3203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:40:35   3203s] 
[05/27 19:40:35   3203s] 
[05/27 19:40:35   3203s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:40:35   3203s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.260, MEM:4637.5M, EPOCH TIME: 1748389235.916350
[05/27 19:40:35   3203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:40:35   3203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:40:35   3203s] ** INFO: Initializing Glitch Interface
[05/27 19:40:35   3203s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.530  | 49.725  | 49.530  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -68     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
       (36.146% with Fillers)
------------------------------------------------------------------

[05/27 19:40:36   3203s] **optDesign ... cpu = 0:15:44, real = 0:27:52, mem = 3542.9M, totSessionCpu=0:53:24 **
[05/27 19:40:36   3203s] Begin: Collecting metrics
[05/27 19:40:36   3204s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:00  |        4514 |    0 |   0 |
| drv_eco_fixing     |    49.724 |   49.530 |         0 |        0 |       36.15 | 0:00:05  |        4603 |    0 |   0 |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        4572 |      |     |
| pre_route_summary  |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:01  |        4588 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:27:03  |        4554 |      |     |
| post_route_summary |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:06  |        4604 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[05/27 19:40:36   3204s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4057.3M, current mem=3542.9M)

[05/27 19:40:36   3204s] End: Collecting metrics
[05/27 19:40:36   3204s] Executing marking Critical Nets1
[05/27 19:40:36   3204s] ** INFO: Initializing Glitch Interface
[05/27 19:40:36   3204s] ** INFO: Initializing Glitch Cache
[05/27 19:40:36   3204s] **INFO: flowCheckPoint #6 OptimizationRecovery
[05/27 19:40:36   3204s] ** INFO Cleaning up Glitch Interface
[05/27 19:40:36   3204s] Latch borrow mode reset to max_borrow
[05/27 19:40:36   3204s] **INFO: flowCheckPoint #7 FinalSummary
[05/27 19:40:36   3204s] OPTC: user 20.0
[05/27 19:40:36   3204s] Reported timing to dir ./timingReports
[05/27 19:40:36   3204s] **optDesign ... cpu = 0:15:45, real = 0:27:52, mem = 3542.7M, totSessionCpu=0:53:24 **
[05/27 19:40:36   3204s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4595.8M, EPOCH TIME: 1748389236.682824
[05/27 19:40:36   3204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:40:36   3204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:40:36   3204s] 
[05/27 19:40:36   3204s] 
[05/27 19:40:36   3204s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/27 19:40:36   3204s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.252, MEM:4595.8M, EPOCH TIME: 1748389236.935242
[05/27 19:40:36   3204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:40:36   3204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:40:37   3205s] ** INFO: Initializing Glitch Interface
[05/27 19:40:38   3205s] ** INFO: Initializing Glitch Interface
[05/27 19:40:39   3205s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.530  | 49.725  | 49.530  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -68     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
       (36.146% with Fillers)
------------------------------------------------------------------

[05/27 19:40:39   3205s] Begin: Collecting metrics
[05/27 19:40:39   3205s] **INFO: Starting Blocking QThread with 1 CPU
[05/27 19:40:39   3205s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/27 19:40:39      0s] *** QThread MetricCollect [begin] (optDesign #3) : mem = 0.1M
[05/27 19:40:39      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3543.0M, current mem=3106.2M)
[05/27 19:40:40      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3138.9M, current mem=3133.2M)
[05/27 19:40:40      0s] *** QThread MetricCollect [finish] (optDesign #3) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), mem = 0.1M
[05/27 19:40:40      0s] 
[05/27 19:40:40      0s] =============================================================================================
[05/27 19:40:40      0s]  Step TAT Report : QThreadWorker #1 / optDesign #3                              23.10-p003_1
[05/27 19:40:40      0s] =============================================================================================
[05/27 19:40:40      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 19:40:40      0s] ---------------------------------------------------------------------------------------------
[05/27 19:40:40      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/27 19:40:40      0s] ---------------------------------------------------------------------------------------------
[05/27 19:40:40      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/27 19:40:40      0s] ---------------------------------------------------------------------------------------------
[05/27 19:40:40      0s] 

[05/27 19:40:40   3205s]  
_______________________________________________________________________
[05/27 19:40:40   3205s]  ---------------------------------------------------------------------------------------------------------------------- 
[05/27 19:40:40   3205s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[05/27 19:40:40   3205s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[05/27 19:40:40   3205s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[05/27 19:40:40   3205s] | initial_summary    |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:00  |        4514 |    0 |   0 |
[05/27 19:40:40   3205s] | drv_eco_fixing     |    49.724 |   49.530 |         0 |        0 |       36.15 | 0:00:05  |        4603 |    0 |   0 |
[05/27 19:40:40   3205s] | route_type_fixing  |           |          |           |          |             | 0:00:00  |        4572 |      |     |
[05/27 19:40:40   3205s] | pre_route_summary  |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:01  |        4588 |    0 |   0 |
[05/27 19:40:40   3205s] | eco_route          |           |          |           |          |             | 0:27:03  |        4554 |      |     |
[05/27 19:40:40   3205s] | post_route_summary |    49.530 |   49.530 |           |        0 |       14.36 | 0:00:06  |        4604 |    0 |   0 |
[05/27 19:40:40   3205s] | final_summary      |    49.725 |   49.530 |           |        0 |       14.36 | 0:00:04  |        4604 |    0 |   0 |
[05/27 19:40:40   3205s]  ---------------------------------------------------------------------------------------------------------------------- 
[05/27 19:40:40   3205s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3543.0M, current mem=3543.0M)

[05/27 19:40:40   3205s] End: Collecting metrics
[05/27 19:40:40   3205s] **optDesign ... cpu = 0:15:46, real = 0:27:56, mem = 3543.0M, totSessionCpu=0:53:26 **
[05/27 19:40:40   3205s]  ReSet Options after AAE Based Opt flow 
[05/27 19:40:40   3205s] 
[05/27 19:40:40   3205s] TimeStamp Deleting Cell Server Begin ...
[05/27 19:40:40   3205s] Deleting Lib Analyzer.
[05/27 19:40:40   3205s] 
[05/27 19:40:40   3205s] TimeStamp Deleting Cell Server End ...
[05/27 19:40:40   3205s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/27 19:40:40   3205s] Type 'man IMPOPT-3195' for more detail.
[05/27 19:40:40   3205s] *** Finished optDesign ***
[05/27 19:40:40   3205s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/27 19:40:40   3205s] UM:*                                                                   final
[05/27 19:40:40   3206s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/27 19:40:40   3206s] UM:*                                                                   opt_design_drv_postroute
[05/27 19:40:40   3206s] Info: Summary of CRR changes:
[05/27 19:40:40   3206s]       - Timing transform commits:       0
[05/27 19:40:40   3206s] 
[05/27 19:40:40   3206s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:15:47 real=  0:27:57)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:13.2 real=0:00:16.1)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:09.3 real=0:00:13.6)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.4 real=0:00:06.4)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:15:06 real=  0:27:03)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.0 real=0:00:06.2)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.4)
[05/27 19:40:40   3206s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/27 19:40:40   3206s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 19:40:40   3206s] Info: Destroy the CCOpt slew target map.
[05/27 19:40:40   3206s] 
[05/27 19:40:40   3206s] *** Summary of all messages that are not suppressed in this session:
[05/27 19:40:40   3206s] Severity  ID               Count  Summary                                  
[05/27 19:40:40   3206s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/27 19:40:40   3206s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/27 19:40:40   3206s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/27 19:40:40   3206s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/27 19:40:40   3206s] WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
[05/27 19:40:40   3206s] *** Message Summary: 67 warning(s), 0 error(s)
[05/27 19:40:40   3206s] 
[05/27 19:40:40   3206s] clean pInstBBox. size 0
[05/27 19:40:41   3206s] Cell TOP LLGs are deleted
[05/27 19:40:41   3206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:40:41   3206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/27 19:40:41   3206s] Info: pop threads available for lower-level modules during optimization.
[05/27 19:40:41   3206s] *** optDesign #3 [finish] () : cpu/real = 0:15:46.6/0:27:56.3 (0.6), totSession cpu/real = 0:53:26.1/1:57:47.8 (0.5), mem = 4596.1M
[05/27 19:40:41   3206s] 
[05/27 19:40:41   3206s] =============================================================================================
[05/27 19:40:41   3206s]  Final TAT Report : optDesign #3                                                23.10-p003_1
[05/27 19:40:41   3206s] =============================================================================================
[05/27 19:40:41   3206s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 19:40:41   3206s] ---------------------------------------------------------------------------------------------
[05/27 19:40:41   3206s] [ InitOpt                ]      1   0:00:04.8  (   0.3 % )     0:00:05.0 /  0:00:04.7    0.9
[05/27 19:40:41   3206s] [ DrvOpt                 ]      1   0:00:05.2  (   0.3 % )     0:00:05.2 /  0:00:05.2    1.0
[05/27 19:40:41   3206s] [ ViewPruning            ]      5   0:00:02.5  (   0.1 % )     0:00:02.5 /  0:00:02.5    1.0
[05/27 19:40:41   3206s] [ OptSummaryReport       ]      5   0:00:01.5  (   0.1 % )     0:00:04.4 /  0:00:02.2    0.5
[05/27 19:40:41   3206s] [ MetricReport           ]      7   0:00:02.4  (   0.1 % )     0:00:02.4 /  0:00:01.8    0.8
[05/27 19:40:41   3206s] [ DrvReport              ]      8   0:00:02.4  (   0.1 % )     0:00:02.4 /  0:00:00.4    0.2
[05/27 19:40:41   3206s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:40:41   3206s] [ CheckPlace             ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 19:40:41   3206s] [ RefinePlace            ]      1   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:00.6    1.1
[05/27 19:40:41   3206s] [ EcoRoute               ]      1   0:27:03.1  (  96.8 % )     0:27:03.1 /  0:15:05.9    0.6
[05/27 19:40:41   3206s] [ ExtractRC              ]      2   0:00:16.0  (   1.0 % )     0:00:16.0 /  0:00:13.2    0.8
[05/27 19:40:41   3206s] [ UpdateTimingGraph      ]     11   0:00:10.0  (   0.6 % )     0:00:18.5 /  0:00:12.1    0.7
[05/27 19:40:41   3206s] [ FullDelayCalc          ]      4   0:00:05.4  (   0.3 % )     0:00:05.4 /  0:00:03.4    0.6
[05/27 19:40:41   3206s] [ TimingUpdate           ]     15   0:00:01.0  (   0.1 % )     0:00:01.0 /  0:00:00.7    0.8
[05/27 19:40:41   3206s] [ TimingReport           ]      5   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 19:40:41   3206s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 19:40:41   3206s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 19:40:41   3206s] [ MISC                   ]          0:00:01.1  (   0.1 % )     0:00:01.1 /  0:00:00.9    0.9
[05/27 19:40:41   3206s] ---------------------------------------------------------------------------------------------
[05/27 19:40:41   3206s]  optDesign #3 TOTAL                 0:27:56.3  ( 100.0 % )     0:27:56.3 /  0:15:46.6    0.6
[05/27 19:40:41   3206s] ---------------------------------------------------------------------------------------------
[05/27 19:40:41   3206s] 
[05/27 19:40:41   3206s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 08:45:35  12431s] <CMD> verify_drc
[05/28 08:45:35  12431s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 08:45:35  12431s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 08:45:35  12431s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 08:45:35  12431s]  *** Starting Verify DRC (MEM: 4596.1) ***
[05/28 08:45:35  12431s] 
[05/28 08:45:35  12431s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 08:45:35  12431s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 08:45:35  12431s]   VERIFY DRC ...... Starting Verification
[05/28 08:45:35  12431s]   VERIFY DRC ...... Initializing
[05/28 08:45:35  12431s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 08:45:35  12431s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 08:45:35  12431s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 08:45:35  12431s]   VERIFY DRC ...... Using new threading
[05/28 08:45:35  12431s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 08:45:35  12431s]   VERIFY DRC ...... Sub-Area : 1 complete 17 Viols.
[05/28 08:45:35  12431s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 08:45:35  12431s]   VERIFY DRC ...... Sub-Area : 2 complete 11 Viols.
[05/28 08:45:35  12431s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 08:45:35  12432s]   VERIFY DRC ...... Sub-Area : 3 complete 35 Viols.
[05/28 08:45:35  12432s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 08:45:36  12432s]   VERIFY DRC ...... Sub-Area : 4 complete 15 Viols.
[05/28 08:45:36  12432s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 08:45:36  12432s]   VERIFY DRC ...... Using new threading
[05/28 08:45:36  12432s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 08:45:36  12432s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 08:45:36  12432s] 
[05/28 08:45:36  12432s]   Verification Complete : 78 Viols.
[05/28 08:45:36  12432s] 
[05/28 08:45:36  12432s]  Violation Summary By Layer and Type:
[05/28 08:45:36  12432s] 
[05/28 08:45:36  12432s] 	          Color    Short   EOLCol      Enc   CShort   MetSpc   CutSpc   Others   Totals
[05/28 08:45:36  12432s] 	M1           15       18       13        0        0        0        0        0       46
[05/28 08:45:36  12432s] 	V1            0        0        0        3        4        0        3        1       11
[05/28 08:45:36  12432s] 	M2            9        4        0        0        0        2        0        1       16
[05/28 08:45:36  12432s] 	AY            0        0        0        3        0        0        0        0        3
[05/28 08:45:36  12432s] 	C1            0        0        0        0        0        1        0        1        2
[05/28 08:45:36  12432s] 	Totals       24       22       13        6        4        3        3        3       78
[05/28 08:45:36  12432s] 
[05/28 08:45:36  12432s]  *** End Verify DRC (CPU TIME: 0:00:00.8  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 08:45:36  12432s] 
[05/28 08:45:36  12432s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 08:45:44  12434s] <CMD> zoomBox 1.60900 12.28900 57.97200 58.45300
[05/28 08:45:45  12434s] <CMD> zoomBox -52.57700 -17.57700 123.24700 126.43100
[05/28 08:45:46  12434s] <CMD> zoomBox -14.45800 3.43200 77.32400 78.60600
[05/28 08:45:49  12435s] <CMD> zoomBox -6.42900 23.78000 28.18800 52.13300
[05/28 08:45:50  12435s] <CMD> zoomBox -1.68200 35.02100 6.33700 41.58900
[05/28 08:45:51  12436s] <CMD> zoomBox -0.47200 37.46300 3.08700 40.37800
[05/28 08:45:52  12436s] <CMD> zoomBox -0.21700 38.64600 0.92500 39.58100
[05/28 08:45:54  12436s] <CMD> zoomBox -0.54100 37.15400 3.65000 40.58700
[05/28 08:45:58  12437s] <CMD> zoomBox -0.15400 37.80400 2.87500 40.28500
[05/28 08:45:58  12437s] <CMD> zoomBox -0.00300 38.05800 2.57200 40.16700
[05/28 08:46:07  12439s] <CMD> zoomBox -0.15700 37.85400 2.87300 40.33600
[05/28 08:46:13  12441s] <CMD> zoomBox -1.39600 30.02800 16.71000 44.85800
[05/28 08:46:17  12442s] <CMD> zoomBox -11.72100 23.37800 29.08800 56.80300
[05/28 08:46:25  12444s] invalid command name "check_connectivity"
[05/28 08:46:43  12447s] <CMD> checkNetlist
[05/28 08:46:43  12447s] Creating directory checkNetlist.
[05/28 08:46:43  12447s] ############################################################################
[05/28 08:46:43  12447s] # Innovus Netlist Design Rule Check
[05/28 08:46:43  12447s] # Wed May 28 08:46:43 2025
############################################################################
[05/28 08:46:43  12447s] Design: TOP
[05/28 08:46:43  12447s] 
[05/28 08:46:43  12447s] ------ Design Summary:
[05/28 08:46:43  12447s] Total Standard Cell Number   (cells) : 1491
[05/28 08:46:43  12447s] Total Block Cell Number      (cells) : 0
[05/28 08:46:43  12447s] Total I/O Pad Cell Number    (cells) : 0
[05/28 08:46:43  12447s] Total Standard Cell Area     ( um^2) : 1299.34
[05/28 08:46:43  12447s] Total Block Cell Area        ( um^2) : 0.00
[05/28 08:46:43  12447s] Total I/O Pad Cell Area      ( um^2) : 0.00
[05/28 08:46:43  12447s] 
[05/28 08:46:43  12447s] ------ Design Statistics:
[05/28 08:46:43  12447s] 
[05/28 08:46:43  12447s] Number of Instances            : 1491
[05/28 08:46:43  12447s] Number of Non-uniquified Insts : 1477
[05/28 08:46:43  12447s] Number of Nets                 : 1152
[05/28 08:46:43  12447s] Average number of Pins per Net : 3.73
[05/28 08:46:43  12447s] Maximum number of Pins in Net  : 225
[05/28 08:46:43  12447s] 
[05/28 08:46:43  12447s] ------ I/O Port summary
[05/28 08:46:43  12447s] 
[05/28 08:46:43  12447s] Number of Primary I/O Ports    : 12
[05/28 08:46:43  12447s] Number of Input Ports          : 8
[05/28 08:46:43  12447s] Number of Output Ports         : 4
[05/28 08:46:43  12447s] Number of Bidirectional Ports  : 0
[05/28 08:46:43  12447s] Number of Power/Ground Ports   : 0
[05/28 08:46:43  12447s] Number of Floating Ports                     *: 0
[05/28 08:46:43  12447s] Number of Ports Connected to Multiple Pads   *: 0
[05/28 08:46:43  12447s] Number of Ports Connected to Core Instances   : 12
[05/28 08:46:43  12447s] **WARN: (IMPREPO-202):	There are 12 Ports connected to core instances.
[05/28 08:46:43  12447s] 
[05/28 08:46:43  12447s] ------ Design Rule Checking:
[05/28 08:46:43  12447s] 
[05/28 08:46:43  12447s] Number of Output Pins connect to Power/Ground *: 0
[05/28 08:46:43  12447s] Number of Insts with Input Pins tied together ?: 18
[05/28 08:46:43  12447s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[05/28 08:46:43  12447s] Number of Input/InOut Floating Pins            : 0
[05/28 08:46:43  12447s] Number of Output Floating Pins                 : 0
[05/28 08:46:43  12447s] Number of Output Term Marked TieHi/Lo         *: 0
[05/28 08:46:43  12447s] 
[05/28 08:46:43  12447s] **WARN: (IMPREPO-216):	There are 18 Instances with input pins tied together.
[05/28 08:46:43  12447s] Number of nets with tri-state drivers          : 0
[05/28 08:46:43  12447s] Number of nets with parallel drivers           : 0
[05/28 08:46:43  12447s] Number of nets with multiple drivers           : 0
[05/28 08:46:43  12447s] Number of nets with no driver (No FanIn)       : 0
[05/28 08:46:43  12447s] Number of Output Floating nets (No FanOut)     : 0
[05/28 08:46:43  12447s] Number of High Fanout nets (>50)               : 4
[05/28 08:46:43  12447s] **WARN: (IMPREPO-227):	There are 4 High Fanout nets (>50).
[05/28 08:46:43  12447s] **WARN: (IMPREPO-231):	Input netlist has a cell 'UDB116SVT24_DCAP_ECOCT_16' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[05/28 08:46:43  12447s] **WARN: (IMPREPO-231):	Input netlist has a cell 'UDB116SVT24_DCAP_ECOCT_8' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[05/28 08:46:43  12447s] 
[05/28 08:46:43  12447s] # Number of cells of input netlist marked dont_use = 2.
[05/28 08:46:43  12447s] 
[05/28 08:46:43  12447s] Report saved in file checkNetlist/TOP.main.htm.ascii
[05/28 08:46:55  12450s] <CMD> verifyConnectivity -type all -geomConnect -error 1000 -warning 50
[05/28 08:46:55  12450s] VERIFY_CONNECTIVITY use new engine.
[05/28 08:46:55  12450s] 
[05/28 08:46:55  12450s] ******** Start: VERIFY CONNECTIVITY ********
[05/28 08:46:55  12450s] Start Time: Wed May 28 08:46:55 2025
[05/28 08:46:55  12450s] 
[05/28 08:46:55  12450s] Design Name: TOP
[05/28 08:46:55  12450s] Database Units: 1000
[05/28 08:46:55  12450s] Design Boundary: (0.0000, 0.0000) (67.8600, 68.0000)
[05/28 08:46:55  12450s] Error Limit = 1000; Warning Limit = 50
[05/28 08:46:55  12450s] Check all nets
[05/28 08:46:55  12450s] 
[05/28 08:46:55  12450s] Begin Summary 
[05/28 08:46:55  12450s]   Found no problems or warnings.
[05/28 08:46:55  12450s] End Summary
[05/28 08:46:55  12450s] 
[05/28 08:46:55  12450s] End Time: Wed May 28 08:46:55 2025
[05/28 08:46:55  12450s] Time Elapsed: 0:00:00.0
[05/28 08:46:55  12450s] 
[05/28 08:46:55  12450s] ******** End: VERIFY CONNECTIVITY ********
[05/28 08:46:55  12450s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/28 08:46:55  12450s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[05/28 08:46:55  12450s] 
[05/28 08:46:55  12450s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 08:54:15  12538s] <CMD> verify_drc
[05/28 08:54:15  12538s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 08:54:15  12538s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 08:54:15  12538s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 08:54:15  12538s]  *** Starting Verify DRC (MEM: 4852.1) ***
[05/28 08:54:15  12538s] 
[05/28 08:54:15  12538s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 08:54:15  12538s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 08:54:15  12538s]   VERIFY DRC ...... Starting Verification
[05/28 08:54:15  12538s]   VERIFY DRC ...... Initializing
[05/28 08:54:15  12538s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 08:54:15  12538s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 08:54:15  12538s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 08:54:15  12538s]   VERIFY DRC ...... Using new threading
[05/28 08:54:15  12538s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 08:54:15  12538s]   VERIFY DRC ...... Sub-Area : 1 complete 17 Viols.
[05/28 08:54:15  12538s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 08:54:15  12538s]   VERIFY DRC ...... Sub-Area : 2 complete 11 Viols.
[05/28 08:54:15  12538s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 08:54:16  12538s]   VERIFY DRC ...... Sub-Area : 3 complete 35 Viols.
[05/28 08:54:16  12538s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 08:54:16  12539s]   VERIFY DRC ...... Sub-Area : 4 complete 15 Viols.
[05/28 08:54:16  12539s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 08:54:16  12539s]   VERIFY DRC ...... Using new threading
[05/28 08:54:16  12539s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 08:54:16  12539s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 08:54:16  12539s] 
[05/28 08:54:16  12539s]   Verification Complete : 78 Viols.
[05/28 08:54:16  12539s] 
[05/28 08:54:16  12539s]  Violation Summary By Layer and Type:
[05/28 08:54:16  12539s] 
[05/28 08:54:16  12539s] 	          Color    Short   EOLCol      Enc   CShort   MetSpc   CutSpc   Others   Totals
[05/28 08:54:16  12539s] 	M1           15       18       13        0        0        0        0        0       46
[05/28 08:54:16  12539s] 	V1            0        0        0        3        4        0        3        1       11
[05/28 08:54:16  12539s] 	M2            9        4        0        0        0        2        0        1       16
[05/28 08:54:16  12539s] 	AY            0        0        0        3        0        0        0        0        3
[05/28 08:54:16  12539s] 	C1            0        0        0        0        0        1        0        1        2
[05/28 08:54:16  12539s] 	Totals       24       22       13        6        4        3        3        3       78
[05/28 08:54:16  12539s] 
[05/28 08:54:16  12539s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 0.0M) ***
[05/28 08:54:16  12539s] 
[05/28 08:54:16  12539s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 08:54:56  12546s] <CMD> reportCongestion
[05/28 08:54:56  12546s] **ERROR: (IMPSP-9110):	Missing mandatory options for this command. Use -hotspot or -overflow to report hotspot score or congestion map distribution table.
invalid command name "reportCongestoin"
[05/28 08:55:16  12550s] <CMD> reportCongestion -hotspot
[05/28 08:55:16  12550s] OPERPROF: Starting HotSpotCal at level 1, MEM:4852.1M, EPOCH TIME: 1748436916.347693
[05/28 08:55:16  12550s] [hotspot] +------------+---------------+---------------+
[05/28 08:55:16  12550s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 08:55:16  12550s] [hotspot] +------------+---------------+---------------+
[05/28 08:55:16  12550s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 08:55:16  12550s] [hotspot] +------------+---------------+---------------+
[05/28 08:55:16  12550s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 08:55:16  12550s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 08:55:16  12550s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:4852.1M, EPOCH TIME: 1748436916.350951
[05/28 08:58:15  12586s] <CMD> setNanoRouteMode -route_detail_end_iteration 20
[05/28 08:58:32  12590s] <CMD> optDesign -postRoute -drv -effort high
[05/28 08:58:32  12590s] 
[05/28 08:58:32  12590s] Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute]
[05/28 08:58:32  12590s]                  [-outDir <directoryName>] [-postCTS] [-postRoute] [-preCTS] [-prefix <fileNamePrefix>]
[05/28 08:58:32  12590s]                  [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup] [-targeted] [-timingDebugReport]
[05/28 08:58:32  12590s]                  [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]
[05/28 08:58:32  12590s] 
[05/28 08:58:32  12590s] **ERROR: (IMPTCM-48):	"-effort" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.

[05/28 09:00:41  12616s] <CMD> pan 6.60700 32.81700
[05/28 09:00:42  12616s] <CMD> pan 3.69200 26.16100
[05/28 09:00:42  12616s] <CMD> zoomBox -5.36000 12.83500 51.12400 59.09800
[05/28 09:00:43  12616s] <CMD> zoomBox -7.87600 7.62600 58.57600 62.05300
[05/28 09:00:43  12617s] <CMD> zoomBox -3.24800 10.93700 53.23600 57.20000
[05/28 09:00:43  12617s] <CMD> zoomBox 0.68500 13.75100 48.69700 53.07500
[05/28 09:00:44  12617s] <CMD> zoomBox 4.02900 16.14300 44.83900 49.56800
[05/28 09:00:44  12617s] <CMD> zoomBox 9.30000 19.93100 38.78600 44.08100
[05/28 09:00:45  12617s] <CMD> zoomBox 4.04200 16.27600 44.85400 49.70300
[05/28 09:00:46  12617s] <CMD> zoomBox -7.86500 8.01300 58.59100 62.44400
[05/28 09:00:46  12617s] <CMD> zoomBox -13.31100 4.24300 64.87400 68.28000
[05/28 09:00:49  12619s] <CMD> pan 12.47300 12.52800
[05/28 09:00:54  12620s] <CMD> zoomBox -12.33600 -1.24300 79.64700 74.09500
[05/28 09:00:55  12620s] <CMD> zoomBox -41.77700 -2.23100 85.53500 102.04400
[05/28 09:00:55  12620s] <CMD> zoomBox -0.83900 -0.88600 77.34700 63.15200
[05/28 09:00:56  12620s] <CMD> zoomBox 16.90700 -0.02400 73.39700 46.24400
[05/28 09:00:56  12621s] <CMD> zoomBox 23.72600 0.70200 71.74300 40.03000
[05/28 09:00:57  12621s] <CMD> zoomBox 42.19600 2.66800 67.26200 23.19800
[05/28 09:00:57  12621s] <CMD> zoomBox 47.79400 3.26400 65.90400 18.09700
[05/28 09:00:58  12621s] <CMD> zoomBox 49.73800 3.46500 65.13100 16.07300
[05/28 09:00:59  12621s] <CMD> zoomBox 36.19900 1.97000 70.89500 30.38800
[05/28 09:00:59  12622s] <CMD> zoomBox 29.42300 2.97100 70.24200 36.40400
[05/28 09:00:59  12622s] <CMD> pan -17.05600 -28.34700
[05/28 09:01:00  12622s] <CMD> zoomBox 22.17200 8.52100 51.66400 32.67600
[05/28 09:01:00  12622s] <CMD> zoomBox 24.55800 9.76900 49.62600 30.30100
[05/28 09:01:00  12622s] <CMD> zoomBox 26.92600 10.75800 48.23400 28.21000
[05/28 09:01:01  12622s] <CMD> zoomBox 28.94600 11.61300 47.05800 26.44800
[05/28 09:01:01  12622s] <CMD> zoomBox 32.12800 12.96500 45.21500 23.68400
[05/28 09:01:01  12623s] <CMD> zoomBox 35.34900 14.33900 43.38600 20.92200
[05/28 09:01:01  12623s] <CMD> zoomBox 36.79000 14.95500 42.59800 19.71200
[05/28 09:01:02  12623s] <CMD> zoomBox 38.87800 15.84600 41.45600 17.95800
[05/28 09:01:03  12623s] <CMD> zoomBox 39.80500 16.24300 40.95000 17.18100
[05/28 09:01:03  12623s] <CMD> zoomBox 39.91600 16.29000 40.89000 17.08800
[05/28 09:01:03  12623s] <CMD> zoomBox 40.20000 16.40100 40.80000 16.89200
[05/28 09:01:03  12623s] <CMD> zoomBox 40.26800 16.42700 40.77800 16.84500
[05/28 09:01:06  12624s] <CMD> zoomBox 40.03800 16.33100 40.87100 17.01300
[05/28 09:01:06  12624s] <CMD> zoomBox 39.66700 16.17400 41.02500 17.28600
[05/28 09:01:07  12624s] <CMD> zoomBox 38.84400 15.81000 41.44700 17.94200
[05/28 09:01:07  12624s] <CMD> zoomBox 37.28400 15.11400 42.27200 19.19900
[05/28 09:01:08  12625s] <CMD> zoomBox 34.29800 13.78000 43.85500 21.60800
[05/28 09:01:08  12625s] <CMD> pan -1.19500 -17.03600
[05/28 09:01:09  12625s] <CMD> zoomBox 26.38300 15.43900 44.69200 30.43500
[05/28 09:01:09  12625s] <CMD> zoomBox 21.00800 13.95700 46.35000 34.71300
[05/28 09:01:10  12625s] <CMD> zoomBox 17.59000 13.00900 47.40400 37.42800
[05/28 09:01:47  12633s] <CMD> ecoRoute -fix_drc
[05/28 09:01:47  12633s] ### Time Record (ecoRoute) is installed.
[05/28 09:01:47  12633s] **INFO: User settings:
[05/28 09:01:47  12633s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:01:47  12633s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:01:47  12633s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:01:47  12633s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:01:47  12633s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:01:47  12633s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:01:47  12633s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:01:47  12633s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:01:47  12633s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:01:47  12633s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:01:47  12633s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:01:47  12633s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:01:47  12633s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:01:47  12633s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:01:47  12633s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:01:47  12633s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:01:47  12633s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:01:47  12633s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:01:47  12633s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:01:47  12633s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:01:47  12633s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:01:47  12633s] setDesignMode -process                                                                    22
[05/28 09:01:47  12633s] 
[05/28 09:01:47  12633s] #% Begin detailRoute (date=05/28 09:01:47, mem=3460.3M)
[05/28 09:01:47  12633s] 
[05/28 09:01:47  12633s] detailRoute -fix_drc
[05/28 09:01:47  12633s] 
[05/28 09:01:47  12633s] #Start detailRoute on Wed May 28 09:01:47 2025
[05/28 09:01:47  12633s] #
[05/28 09:01:47  12633s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:01:47  12633s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:01:47  12633s] ### Time Record (detailRoute) is installed.
[05/28 09:01:47  12633s] ### Time Record (Pre Callback) is installed.
[05/28 09:01:47  12633s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_0zqBMT.rcdb.d/TOP.rcdb.d': 1149 access done (mem: 4539.148M)
[05/28 09:01:47  12633s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:01:47  12633s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:01:47  12633s] ### Time Record (DB Import) is installed.
[05/28 09:01:47  12633s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:01:47  12633s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:01:47  12633s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:01:47  12633s] eee: pegSigSF=1.070000
[05/28 09:01:47  12633s] Initializing multi-corner resistance tables ...
[05/28 09:01:47  12633s] eee: Grid unit RC data computation started
[05/28 09:01:47  12633s] eee: Grid unit RC data computation completed
[05/28 09:01:47  12633s] eee: l=1 avDens=0.006696 usedTrk=52.682222 availTrk=7867.241379 sigTrk=52.682222
[05/28 09:01:47  12633s] eee: l=2 avDens=0.042059 usedTrk=249.832408 availTrk=5940.000000 sigTrk=249.832408
[05/28 09:01:47  12633s] eee: l=3 avDens=0.105155 usedTrk=328.083519 availTrk=3120.000000 sigTrk=328.083519
[05/28 09:01:47  12633s] eee: l=4 avDens=0.109258 usedTrk=340.885557 availTrk=3120.000000 sigTrk=340.885557
[05/28 09:01:47  12633s] eee: l=5 avDens=0.067096 usedTrk=197.261667 availTrk=2940.000000 sigTrk=197.261667
[05/28 09:01:47  12633s] eee: l=6 avDens=0.003403 usedTrk=1.633333 availTrk=480.000000 sigTrk=1.633333
[05/28 09:01:47  12633s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:01:47  12633s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:01:47  12633s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:01:47  12633s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:01:47  12633s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:01:47  12633s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:01:47  12633s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.246426 uaWl=1.000000 uaWlH=0.462600 aWlH=0.000000 lMod=0 pMax=0.877000 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:01:47  12633s] eee: NetCapCache creation started. (Current Mem: 4537.148M) 
[05/28 09:01:47  12633s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4537.148M) 
[05/28 09:01:47  12633s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:01:47  12633s] eee: Metal Layers Info:
[05/28 09:01:47  12633s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:01:47  12633s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:01:47  12633s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:01:47  12633s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:01:47  12633s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:01:47  12633s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:01:47  12633s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:01:47  12633s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:01:47  12633s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:01:47  12633s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:01:47  12633s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:01:47  12633s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:01:47  12633s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:01:47  12633s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:01:47  12633s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:01:47  12633s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:01:47  12633s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:01:47  12633s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:01:47  12633s] ### Net info: total nets: 1152
[05/28 09:01:47  12633s] ### Net info: dirty nets: 0
[05/28 09:01:47  12633s] ### Net info: marked as disconnected nets: 0
[05/28 09:01:47  12633s] ### Net info: fully routed nets: 1150
[05/28 09:01:47  12633s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:01:47  12633s] ### Net info: unrouted nets: 0
[05/28 09:01:47  12633s] ### Net info: re-extraction nets: 0
[05/28 09:01:47  12633s] ### Net info: ignored nets: 0
[05/28 09:01:47  12633s] ### Net info: skip routing nets: 0
[05/28 09:01:47  12633s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:01:47  12633s] ### import design signature (376): route=1413566777 fixed_route=2147340251 flt_obj=0 vio=1113884578 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:01:47  12633s] ### Time Record (DB Import) is uninstalled.
[05/28 09:01:47  12633s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:01:47  12633s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:01:47  12633s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:01:47  12633s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:01:47  12633s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:01:47  12633s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:01:47  12633s] ### Time Record (Data Preparation) is installed.
[05/28 09:01:47  12633s] #Start routing data preparation on Wed May 28 09:01:47 2025
[05/28 09:01:47  12633s] #
[05/28 09:01:47  12633s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:01:47  12633s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:01:48  12633s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:01:48  12633s] #Initial pin access analysis.
[05/28 09:01:48  12633s] #Detail pin access analysis.
[05/28 09:01:48  12633s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:01:48  12633s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:01:48  12633s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:01:48  12633s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:01:48  12633s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:01:48  12633s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:01:48  12633s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:01:48  12633s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:01:48  12633s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:01:48  12633s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:01:48  12633s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:01:48  12633s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:01:48  12633s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:01:48  12633s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:01:48  12633s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:01:48  12633s] #pin_access_rlayer=3(C1)
[05/28 09:01:48  12633s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:01:48  12633s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:01:48  12633s] #enable_dpt_layer_shield=F
[05/28 09:01:48  12633s] #has_line_end_grid=F
[05/28 09:01:48  12633s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:01:48  12634s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3458.03 (MB), peak = 4457.44 (MB)
[05/28 09:01:48  12634s] #Regenerating Ggrids automatically.
[05/28 09:01:48  12634s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:01:48  12634s] #Using automatically generated G-grids.
[05/28 09:01:49  12635s] #Done routing data preparation.
[05/28 09:01:49  12635s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3462.59 (MB), peak = 4457.44 (MB)
[05/28 09:01:49  12635s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:01:49  12635s] ### Time Record (Detail Routing) is installed.
[05/28 09:01:49  12635s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:01:49  12635s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:01:49  12635s] ### Time Record (Data Preparation) is installed.
[05/28 09:01:49  12635s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:01:49  12635s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:01:49  12635s] #Start instance access analysis using 1 thread...
[05/28 09:01:49  12635s] #Set layer M1 to be advanced pin access layer.
[05/28 09:01:49  12635s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:01:49  12635s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:01:49  12635s] #30 instance pins are hard to access
[05/28 09:01:49  12635s] #Instance access analysis statistics:
[05/28 09:01:49  12635s] #Cpu time = 00:00:00
[05/28 09:01:49  12635s] #Elapsed time = 00:00:00
[05/28 09:01:49  12635s] #Increased memory = 0.02 (MB)
[05/28 09:01:49  12635s] #Total memory = 3462.61 (MB)
[05/28 09:01:49  12635s] #Peak memory = 4457.44 (MB)
[05/28 09:01:49  12635s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:01:49  12635s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:01:49  12635s] #
[05/28 09:01:49  12635s] #Start Detail Routing..
[05/28 09:01:49  12635s] #start initial detail routing ...
[05/28 09:01:49  12635s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:01:49  12635s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:01:49  12635s] #   number of violations = 154
[05/28 09:01:49  12635s] #
[05/28 09:01:49  12635s] #  By Layer and Type:
[05/28 09:01:49  12635s] #
[05/28 09:01:49  12635s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:01:49  12635s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:01:49  12635s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:01:49  12635s] #  M1     |      0|    36|    30|     26|      8|   6|      8|    114|
[05/28 09:01:49  12635s] #  M2     |      4|     8|    16|      0|      0|   6|      2|     36|
[05/28 09:01:49  12635s] #  C1     |      2|     0|     0|      0|      0|   0|      2|      4|
[05/28 09:01:49  12635s] #  Totals |      6|    44|    46|     26|      8|  12|     12|    154|
[05/28 09:01:49  12635s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:01:49  12635s] #
[05/28 09:01:49  12635s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3464.76 (MB), peak = 4457.44 (MB)
[05/28 09:01:49  12635s] #start 1st fixing drc iteration ...
[05/28 09:01:53  12639s] ### Gcell dirty-map stats: routing = 5.48%
[05/28 09:01:53  12639s] #   number of violations = 92
[05/28 09:01:53  12639s] #
[05/28 09:01:53  12639s] #  By Layer and Type:
[05/28 09:01:53  12639s] #
[05/28 09:01:53  12639s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:01:53  12639s] #  -      | EOLSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:01:53  12639s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:01:53  12639s] #  M1     |      0|    23|    18|     16|      4|   4|      2|     67|
[05/28 09:01:53  12639s] #  M2     |      2|     4|    10|      1|      0|   2|      2|     21|
[05/28 09:01:53  12639s] #  C1     |      2|     0|     0|      0|      0|   0|      2|      4|
[05/28 09:01:53  12639s] #  Totals |      4|    27|    28|     17|      4|   6|      6|     92|
[05/28 09:01:53  12639s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:01:53  12639s] #
[05/28 09:01:53  12639s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3463.11 (MB), peak = 4457.44 (MB)
[05/28 09:01:53  12639s] #start 2nd fixing drc iteration ...
[05/28 09:01:59  12645s] ### Gcell dirty-map stats: routing = 7.68%
[05/28 09:01:59  12645s] #   number of violations = 86
[05/28 09:01:59  12645s] #
[05/28 09:01:59  12645s] #  By Layer and Type:
[05/28 09:01:59  12645s] #
[05/28 09:01:59  12645s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:01:59  12645s] #  -      | EOLSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:01:59  12645s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:01:59  12645s] #  M1     |      0|    21|    18|     16|      4|   4|      2|     65|
[05/28 09:01:59  12645s] #  M2     |      1|     4|     9|      0|      0|   2|      1|     17|
[05/28 09:01:59  12645s] #  C1     |      2|     0|     0|      0|      0|   0|      2|      4|
[05/28 09:01:59  12645s] #  Totals |      3|    25|    27|     16|      4|   6|      5|     86|
[05/28 09:01:59  12645s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:01:59  12645s] #
[05/28 09:01:59  12645s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3463.18 (MB), peak = 4457.44 (MB)
[05/28 09:01:59  12645s] #start 3rd fixing drc iteration ...
[05/28 09:02:07  12653s] ### Gcell dirty-map stats: routing = 11.04%
[05/28 09:02:07  12653s] #   number of violations = 82
[05/28 09:02:07  12653s] #
[05/28 09:02:07  12653s] #  By Layer and Type:
[05/28 09:02:07  12653s] #
[05/28 09:02:07  12653s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:02:07  12653s] #  -      | EOLSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:02:07  12653s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:02:07  12653s] #  M1     |      0|    23|    16|     14|      4|   2|      2|     61|
[05/28 09:02:07  12653s] #  M2     |      1|     4|     9|      0|      0|   2|      1|     17|
[05/28 09:02:07  12653s] #  C1     |      2|     0|     0|      0|      0|   0|      2|      4|
[05/28 09:02:07  12653s] #  Totals |      3|    27|    25|     14|      4|   4|      5|     82|
[05/28 09:02:07  12653s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:02:07  12653s] #
[05/28 09:02:07  12653s] #cpu time = 00:00:08, elapsed time = 00:00:07, memory = 3463.77 (MB), peak = 4457.44 (MB)
[05/28 09:02:07  12653s] #start 4th fixing drc iteration ...
[05/28 09:02:17  12664s] ### Gcell dirty-map stats: routing = 14.56%
[05/28 09:02:17  12664s] #   number of violations = 67
[05/28 09:02:17  12664s] #
[05/28 09:02:17  12664s] #  By Layer and Type:
[05/28 09:02:17  12664s] #
[05/28 09:02:17  12664s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:02:17  12664s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 09:02:17  12664s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:02:17  12664s] #  M1     |      0|      0|    20|    12|     10|   2|      4|     48|
[05/28 09:02:18  12664s] #  M2     |      1|      1|     3|     9|      0|   1|      0|     15|
[05/28 09:02:18  12664s] #  C1     |      2|      2|     0|     0|      0|   0|      0|      4|
[05/28 09:02:18  12664s] #  Totals |      3|      3|    23|    21|     10|   3|      4|     67|
[05/28 09:02:18  12664s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:02:18  12664s] #
[05/28 09:02:18  12664s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3463.49 (MB), peak = 4457.44 (MB)
[05/28 09:02:18  12664s] #start 5th fixing drc iteration ...
[05/28 09:02:31  12677s] ### Gcell dirty-map stats: routing = 17.36%
[05/28 09:02:31  12677s] #   number of violations = 62
[05/28 09:02:31  12677s] #
[05/28 09:02:31  12677s] #  By Layer and Type:
[05/28 09:02:31  12677s] #
[05/28 09:02:31  12677s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:02:31  12677s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:02:31  12677s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:02:31  12677s] #  M1     |      0|      0|    18|    13|     11|      2|      2|     46|
[05/28 09:02:31  12677s] #  M2     |      0|      0|     2|    10|      0|      0|      0|     12|
[05/28 09:02:31  12677s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:02:31  12677s] #  Totals |      2|      2|    20|    23|     11|      2|      2|     62|
[05/28 09:02:31  12677s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:02:31  12677s] #
[05/28 09:02:31  12677s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3463.57 (MB), peak = 4457.44 (MB)
[05/28 09:02:31  12677s] #start 6th fixing drc iteration ...
[05/28 09:02:51  12697s] ### Gcell dirty-map stats: routing = 20.92%
[05/28 09:02:51  12697s] #   number of violations = 61
[05/28 09:02:51  12697s] #
[05/28 09:02:51  12697s] #  By Layer and Type:
[05/28 09:02:51  12697s] #
[05/28 09:02:51  12697s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:02:51  12697s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:02:51  12697s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:02:51  12697s] #  M1     |      0|      0|    19|    12|     10|      2|      2|     45|
[05/28 09:02:51  12697s] #  M2     |      0|      0|     2|    10|      0|      0|      0|     12|
[05/28 09:02:51  12697s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:02:51  12697s] #  Totals |      2|      2|    21|    22|     10|      2|      2|     61|
[05/28 09:02:51  12697s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:02:51  12697s] #
[05/28 09:02:51  12697s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3523.64 (MB), peak = 4457.44 (MB)
[05/28 09:02:51  12697s] #start 7th fixing drc iteration ...
[05/28 09:02:56  12702s] ### Gcell dirty-map stats: routing = 20.92%
[05/28 09:02:56  12702s] #   number of violations = 61
[05/28 09:02:56  12702s] #
[05/28 09:02:56  12702s] #  By Layer and Type:
[05/28 09:02:56  12702s] #
[05/28 09:02:56  12702s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:02:56  12702s] #  -      | EOLSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:02:56  12702s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:02:56  12702s] #  M1     |      0|    18|    12|     10|      2|   2|      1|     45|
[05/28 09:02:56  12702s] #  M2     |      0|     2|    10|      0|      0|   0|      0|     12|
[05/28 09:02:56  12702s] #  C1     |      2|     0|     0|      0|      0|   0|      2|      4|
[05/28 09:02:56  12702s] #  Totals |      2|    20|    22|     10|      2|   2|      3|     61|
[05/28 09:02:56  12702s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:02:56  12702s] #
[05/28 09:02:56  12702s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3517.79 (MB), peak = 4457.44 (MB)
[05/28 09:02:56  12702s] #start 8th fixing drc iteration ...
[05/28 09:03:04  12710s] ### Gcell dirty-map stats: routing = 20.92%
[05/28 09:03:04  12710s] #   number of violations = 61
[05/28 09:03:04  12710s] #
[05/28 09:03:04  12710s] #  By Layer and Type:
[05/28 09:03:04  12710s] #
[05/28 09:03:04  12710s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:03:04  12710s] #  -      | EOLSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:03:04  12710s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:03:04  12710s] #  M1     |      0|    18|    12|     10|      2|   2|      1|     45|
[05/28 09:03:04  12710s] #  M2     |      0|     2|    10|      0|      0|   0|      0|     12|
[05/28 09:03:04  12710s] #  C1     |      2|     0|     0|      0|      0|   0|      2|      4|
[05/28 09:03:04  12710s] #  Totals |      2|    20|    22|     10|      2|   2|      3|     61|
[05/28 09:03:04  12710s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:03:04  12710s] #
[05/28 09:03:04  12710s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3512.13 (MB), peak = 4457.44 (MB)
[05/28 09:03:04  12710s] #start 9th fixing drc iteration ...
[05/28 09:03:13  12719s] ### Gcell dirty-map stats: routing = 20.92%
[05/28 09:03:13  12719s] #   number of violations = 61
[05/28 09:03:13  12719s] #
[05/28 09:03:13  12719s] #  By Layer and Type:
[05/28 09:03:13  12719s] #
[05/28 09:03:13  12719s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:03:13  12719s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:03:13  12719s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:03:13  12719s] #  M1     |      0|      0|    19|    12|     10|      2|      2|     45|
[05/28 09:03:13  12719s] #  M2     |      0|      0|     2|    10|      0|      0|      0|     12|
[05/28 09:03:13  12719s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:03:13  12719s] #  Totals |      2|      2|    21|    22|     10|      2|      2|     61|
[05/28 09:03:13  12719s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:03:13  12719s] #
[05/28 09:03:13  12719s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3508.91 (MB), peak = 4457.44 (MB)
[05/28 09:03:13  12719s] #start 10th fixing drc iteration ...
[05/28 09:03:25  12732s] ### Gcell dirty-map stats: routing = 20.96%
[05/28 09:03:25  12732s] #   number of violations = 61
[05/28 09:03:25  12732s] #
[05/28 09:03:25  12732s] #  By Layer and Type:
[05/28 09:03:25  12732s] #
[05/28 09:03:25  12732s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:03:25  12732s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:03:25  12732s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:03:25  12732s] #  M1     |      0|      0|    19|    12|     10|      2|      2|     45|
[05/28 09:03:25  12732s] #  M2     |      0|      0|     2|    10|      0|      0|      0|     12|
[05/28 09:03:25  12732s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:03:25  12732s] #  Totals |      2|      2|    21|    22|     10|      2|      2|     61|
[05/28 09:03:25  12732s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:03:25  12732s] #
[05/28 09:03:25  12732s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3514.52 (MB), peak = 4457.44 (MB)
[05/28 09:03:25  12732s] #start 11th fixing drc iteration ...
[05/28 09:03:41  12747s] ### Gcell dirty-map stats: routing = 21.16%
[05/28 09:03:41  12747s] #   number of violations = 61
[05/28 09:03:41  12747s] #
[05/28 09:03:41  12747s] #  By Layer and Type:
[05/28 09:03:41  12747s] #
[05/28 09:03:41  12747s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:03:41  12747s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:03:41  12747s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:03:41  12747s] #  M1     |      0|      0|    19|    12|     10|      2|      2|     45|
[05/28 09:03:41  12747s] #  M2     |      0|      0|     2|    10|      0|      0|      0|     12|
[05/28 09:03:41  12747s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:03:41  12747s] #  Totals |      2|      2|    21|    22|     10|      2|      2|     61|
[05/28 09:03:41  12747s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:03:41  12747s] #
[05/28 09:03:41  12747s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3520.24 (MB), peak = 4457.44 (MB)
[05/28 09:03:41  12747s] #start 12th fixing drc iteration ...
[05/28 09:04:00  12766s] ### Gcell dirty-map stats: routing = 21.16%
[05/28 09:04:00  12766s] #   number of violations = 61
[05/28 09:04:00  12766s] #
[05/28 09:04:00  12766s] #  By Layer and Type:
[05/28 09:04:00  12766s] #
[05/28 09:04:00  12766s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:00  12766s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:04:00  12766s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:00  12766s] #  M1     |      0|      0|    19|    12|     10|      2|      2|     45|
[05/28 09:04:00  12766s] #  M2     |      0|      0|     2|    10|      0|      0|      0|     12|
[05/28 09:04:00  12766s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:04:00  12766s] #  Totals |      2|      2|    21|    22|     10|      2|      2|     61|
[05/28 09:04:00  12766s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:00  12766s] #
[05/28 09:04:00  12766s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3529.76 (MB), peak = 4457.44 (MB)
[05/28 09:04:00  12766s] #start 13th fixing drc iteration ...
[05/28 09:04:05  12771s] ### Gcell dirty-map stats: routing = 21.16%
[05/28 09:04:05  12771s] #   number of violations = 60
[05/28 09:04:05  12771s] #
[05/28 09:04:05  12771s] #  By Layer and Type:
[05/28 09:04:05  12771s] #
[05/28 09:04:05  12771s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:05  12771s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:04:05  12771s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:05  12771s] #  M1     |      0|      0|    19|    12|     10|      2|      2|     45|
[05/28 09:04:05  12771s] #  M2     |      0|      0|     2|     9|      0|      0|      0|     11|
[05/28 09:04:05  12771s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:04:05  12771s] #  Totals |      2|      2|    21|    21|     10|      2|      2|     60|
[05/28 09:04:05  12771s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:05  12771s] #
[05/28 09:04:05  12771s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3519.14 (MB), peak = 4457.44 (MB)
[05/28 09:04:05  12771s] #start 14th fixing drc iteration ...
[05/28 09:04:11  12777s] ### Gcell dirty-map stats: routing = 21.16%
[05/28 09:04:11  12777s] #   number of violations = 60
[05/28 09:04:11  12777s] #
[05/28 09:04:11  12777s] #  By Layer and Type:
[05/28 09:04:11  12777s] #
[05/28 09:04:11  12777s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:11  12777s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:04:11  12777s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:11  12777s] #  M1     |      0|      0|    19|    12|     10|      2|      2|     45|
[05/28 09:04:11  12777s] #  M2     |      0|      0|     2|     9|      0|      0|      0|     11|
[05/28 09:04:11  12777s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:04:11  12777s] #  Totals |      2|      2|    21|    21|     10|      2|      2|     60|
[05/28 09:04:11  12777s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:11  12777s] #
[05/28 09:04:11  12777s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3508.75 (MB), peak = 4457.44 (MB)
[05/28 09:04:11  12777s] #start 15th fixing drc iteration ...
[05/28 09:04:18  12784s] ### Gcell dirty-map stats: routing = 21.16%
[05/28 09:04:18  12784s] #   number of violations = 60
[05/28 09:04:18  12784s] #
[05/28 09:04:18  12784s] #  By Layer and Type:
[05/28 09:04:18  12784s] #
[05/28 09:04:18  12784s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:18  12784s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:04:18  12784s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:18  12784s] #  M1     |      0|      0|    19|    12|     10|      2|      2|     45|
[05/28 09:04:18  12784s] #  M2     |      0|      0|     2|     9|      0|      0|      0|     11|
[05/28 09:04:18  12784s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:04:18  12784s] #  Totals |      2|      2|    21|    21|     10|      2|      2|     60|
[05/28 09:04:18  12784s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:18  12784s] #
[05/28 09:04:18  12784s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3505.95 (MB), peak = 4457.44 (MB)
[05/28 09:04:18  12784s] #start 16th fixing drc iteration ...
[05/28 09:04:31  12797s] ### Gcell dirty-map stats: routing = 21.16%
[05/28 09:04:31  12797s] #   number of violations = 60
[05/28 09:04:31  12797s] #
[05/28 09:04:31  12797s] #  By Layer and Type:
[05/28 09:04:31  12797s] #
[05/28 09:04:31  12797s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:31  12797s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:04:31  12797s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:31  12797s] #  M1     |      0|      0|    19|    12|     10|      2|      2|     45|
[05/28 09:04:31  12797s] #  M2     |      0|      0|     2|     9|      0|      0|      0|     11|
[05/28 09:04:31  12797s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:04:31  12797s] #  Totals |      2|      2|    21|    21|     10|      2|      2|     60|
[05/28 09:04:31  12797s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:31  12797s] #
[05/28 09:04:31  12797s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3522.18 (MB), peak = 4457.44 (MB)
[05/28 09:04:31  12797s] #start 17th fixing drc iteration ...
[05/28 09:04:43  12809s] ### Gcell dirty-map stats: routing = 21.16%
[05/28 09:04:43  12809s] #   number of violations = 60
[05/28 09:04:43  12809s] #
[05/28 09:04:43  12809s] #  By Layer and Type:
[05/28 09:04:43  12809s] #
[05/28 09:04:43  12809s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:43  12809s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:04:43  12809s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:43  12809s] #  M1     |      0|      0|    19|    12|     10|      2|      2|     45|
[05/28 09:04:43  12809s] #  M2     |      0|      0|     2|     9|      0|      0|      0|     11|
[05/28 09:04:43  12809s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:04:43  12809s] #  Totals |      2|      2|    21|    21|     10|      2|      2|     60|
[05/28 09:04:43  12809s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:04:43  12809s] #
[05/28 09:04:43  12809s] #cpu time = 00:00:13, elapsed time = 00:00:12, memory = 3518.67 (MB), peak = 4457.44 (MB)
[05/28 09:04:43  12809s] #start 18th fixing drc iteration ...
[05/28 09:05:03  12830s] ### Gcell dirty-map stats: routing = 21.56%
[05/28 09:05:03  12830s] #   number of violations = 60
[05/28 09:05:03  12830s] #
[05/28 09:05:03  12830s] #  By Layer and Type:
[05/28 09:05:03  12830s] #
[05/28 09:05:03  12830s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:05:03  12830s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:05:03  12830s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:05:03  12830s] #  M1     |      0|      0|    19|    12|     10|      2|      2|     45|
[05/28 09:05:03  12830s] #  M2     |      0|      0|     2|     9|      0|      0|      0|     11|
[05/28 09:05:03  12830s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:05:03  12830s] #  Totals |      2|      2|    21|    21|     10|      2|      2|     60|
[05/28 09:05:03  12830s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:05:03  12830s] #
[05/28 09:05:03  12830s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3550.46 (MB), peak = 4457.44 (MB)
[05/28 09:05:03  12830s] #start 19th fixing drc iteration ...
[05/28 09:05:07  12834s] ### Gcell dirty-map stats: routing = 21.72%
[05/28 09:05:07  12834s] #   number of violations = 59
[05/28 09:05:07  12834s] #
[05/28 09:05:07  12834s] #  By Layer and Type:
[05/28 09:05:07  12834s] #
[05/28 09:05:07  12834s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:05:07  12834s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:05:07  12834s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:05:07  12834s] #  M1     |      0|      0|    18|    11|     10|      2|      2|     43|
[05/28 09:05:07  12834s] #  M2     |      0|      0|     3|     9|      0|      0|      0|     12|
[05/28 09:05:07  12834s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:05:07  12834s] #  Totals |      2|      2|    21|    20|     10|      2|      2|     59|
[05/28 09:05:07  12834s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:05:07  12834s] #
[05/28 09:05:07  12834s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3546.74 (MB), peak = 4457.44 (MB)
[05/28 09:05:07  12834s] #start 20th fixing drc iteration ...
[05/28 09:05:12  12839s] ### Gcell dirty-map stats: routing = 21.72%
[05/28 09:05:12  12839s] #   number of violations = 59
[05/28 09:05:12  12839s] #
[05/28 09:05:12  12839s] #  By Layer and Type:
[05/28 09:05:12  12839s] #
[05/28 09:05:12  12839s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:05:12  12839s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:05:12  12839s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:05:12  12839s] #  M1     |      0|      0|    18|    11|     10|      2|      2|     43|
[05/28 09:05:12  12839s] #  M2     |      0|      0|     3|     9|      0|      0|      0|     12|
[05/28 09:05:12  12839s] #  C1     |      2|      2|     0|     0|      0|      0|      0|      4|
[05/28 09:05:12  12839s] #  Totals |      2|      2|    21|    20|     10|      2|      2|     59|
[05/28 09:05:12  12839s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:05:12  12839s] #
[05/28 09:05:12  12839s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3542.32 (MB), peak = 4457.44 (MB)
[05/28 09:05:12  12839s] #Complete Detail Routing.
[05/28 09:05:12  12839s] #Total wire length = 6077 um.
[05/28 09:05:12  12839s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:05:12  12839s] #Total wire length on LAYER M1 = 115 um.
[05/28 09:05:12  12839s] #Total wire length on LAYER M2 = 1287 um.
[05/28 09:05:12  12839s] #Total wire length on LAYER C1 = 1769 um.
[05/28 09:05:12  12839s] #Total wire length on LAYER C2 = 1837 um.
[05/28 09:05:12  12839s] #Total wire length on LAYER C3 = 1063 um.
[05/28 09:05:12  12839s] #Total wire length on LAYER C4 = 6 um.
[05/28 09:05:12  12839s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:05:12  12839s] #Total wire length on LAYER JA = 0 um.
[05/28 09:05:12  12839s] #Total wire length on LAYER QA = 0 um.
[05/28 09:05:12  12839s] #Total wire length on LAYER QB = 0 um.
[05/28 09:05:12  12839s] #Total wire length on LAYER LB = 0 um.
[05/28 09:05:12  12839s] #Total number of vias = 9680
[05/28 09:05:12  12839s] #Total number of multi-cut vias = 6749 ( 69.7%)
[05/28 09:05:12  12839s] #Total number of single cut vias = 2931 ( 30.3%)
[05/28 09:05:12  12839s] #Up-Via Summary (total 9680):
[05/28 09:05:12  12839s] #                   single-cut          multi-cut      Total
[05/28 09:05:12  12839s] #-----------------------------------------------------------
[05/28 09:05:12  12839s] # M1               875 ( 58.7%)       615 ( 41.3%)       1490
[05/28 09:05:12  12839s] # M2              1300 ( 31.9%)      2772 ( 68.1%)       4072
[05/28 09:05:12  12839s] # C1               596 ( 21.2%)      2219 ( 78.8%)       2815
[05/28 09:05:12  12839s] # C2               156 ( 12.1%)      1138 ( 87.9%)       1294
[05/28 09:05:12  12839s] # C3                 4 ( 44.4%)         5 ( 55.6%)          9
[05/28 09:05:12  12839s] #-----------------------------------------------------------
[05/28 09:05:12  12839s] #                 2931 ( 30.3%)      6749 ( 69.7%)       9680 
[05/28 09:05:12  12839s] #
[05/28 09:05:12  12839s] #Total number of DRC violations = 59
[05/28 09:05:12  12839s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:05:12  12839s] #Cpu time = 00:03:26
[05/28 09:05:12  12839s] #Elapsed time = 00:03:25
[05/28 09:05:12  12839s] #Increased memory = 87.53 (MB)
[05/28 09:05:12  12839s] #Total memory = 3541.57 (MB)
[05/28 09:05:12  12839s] #Peak memory = 4457.44 (MB)
[05/28 09:05:12  12839s] ### detail_route design signature (421): route=1410128836 flt_obj=0 vio=626511336 shield_wire=1
[05/28 09:05:13  12839s] ### Time Record (DB Export) is installed.
[05/28 09:05:13  12839s] ### export design design signature (422): route=1410128836 fixed_route=2147340251 flt_obj=0 vio=626511336 swire=282492057 shield_wire=1 net_attr=1568644022 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:05:13  12839s] ### Time Record (DB Export) is uninstalled.
[05/28 09:05:13  12839s] ### Time Record (Post Callback) is installed.
[05/28 09:05:13  12839s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:05:13  12839s] #
[05/28 09:05:13  12839s] #detailRoute statistics:
[05/28 09:05:13  12839s] #Cpu time = 00:03:26
[05/28 09:05:13  12839s] #Elapsed time = 00:03:26
[05/28 09:05:13  12839s] #Increased memory = 20.18 (MB)
[05/28 09:05:13  12839s] #Total memory = 3480.52 (MB)
[05/28 09:05:13  12839s] #Peak memory = 4457.44 (MB)
[05/28 09:05:13  12839s] #Number of warnings = 34
[05/28 09:05:13  12839s] #Total number of warnings = 244
[05/28 09:05:13  12839s] #Number of fails = 0
[05/28 09:05:13  12839s] #Total number of fails = 0
[05/28 09:05:13  12839s] #Complete detailRoute on Wed May 28 09:05:13 2025
[05/28 09:05:13  12839s] #
[05/28 09:05:13  12839s] ### import design signature (423): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:05:13  12839s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:05:13  12839s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:05:13  12839s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:05:13  12839s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:05:13  12839s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:05:13  12839s] #% End detailRoute (date=05/28 09:05:13, total cpu=0:03:26, real=0:03:26, peak res=3764.1M, current mem=3446.0M)
[05/28 09:05:13  12839s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:05:13  12839s] #
[05/28 09:05:13  12839s] #  Scalability Statistics
[05/28 09:05:13  12839s] #
[05/28 09:05:13  12839s] #-------------------------+---------+-------------+------------+
[05/28 09:05:13  12839s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:05:13  12839s] #-------------------------+---------+-------------+------------+
[05/28 09:05:13  12839s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:05:13  12839s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:05:13  12839s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:05:13  12839s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:05:13  12839s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:05:13  12839s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:05:13  12839s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:05:13  12839s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/28 09:05:13  12839s] #  Detail Routing         | 00:03:24|     00:03:23|         1.0|
[05/28 09:05:13  12839s] #  Entire Command         | 00:03:26|     00:03:26|         1.0|
[05/28 09:05:13  12839s] #-------------------------+---------+-------------+------------+
[05/28 09:05:13  12839s] #
[05/28 09:06:33  12855s] <CMD> verify_drc
[05/28 09:06:33  12855s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:06:33  12855s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:06:33  12855s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:06:33  12855s]  *** Starting Verify DRC (MEM: 4519.2) ***
[05/28 09:06:33  12855s] 
[05/28 09:06:33  12856s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:06:33  12856s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:06:33  12856s]   VERIFY DRC ...... Starting Verification
[05/28 09:06:33  12856s]   VERIFY DRC ...... Initializing
[05/28 09:06:33  12856s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:06:33  12856s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:06:33  12856s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:06:33  12856s]   VERIFY DRC ...... Using new threading
[05/28 09:06:33  12856s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:06:33  12856s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:06:33  12856s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:06:33  12856s]   VERIFY DRC ...... Sub-Area : 2 complete 8 Viols.
[05/28 09:06:33  12856s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:06:33  12856s]   VERIFY DRC ...... Sub-Area : 3 complete 26 Viols.
[05/28 09:06:33  12856s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:06:33  12856s]   VERIFY DRC ...... Sub-Area : 4 complete 13 Viols.
[05/28 09:06:33  12856s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:06:33  12856s]   VERIFY DRC ...... Using new threading
[05/28 09:06:33  12856s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:06:33  12856s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:06:33  12856s] 
[05/28 09:06:33  12856s]   Verification Complete : 56 Viols.
[05/28 09:06:33  12856s] 
[05/28 09:06:33  12856s]  Violation Summary By Layer and Type:
[05/28 09:06:33  12856s] 
[05/28 09:06:33  12856s] 	          Short    Color   EOLCol   CShort   MetSpc   EOLSpc   CutSpc      Enc   Totals
[05/28 09:06:33  12856s] 	M1           19       11       10        0        0        0        0        0       40
[05/28 09:06:33  12856s] 	V1            0        0        0        2        0        0        1        1        4
[05/28 09:06:33  12856s] 	M2            3        7        0        0        0        0        0        0       10
[05/28 09:06:33  12856s] 	C1            0        0        0        0        1        1        0        0        2
[05/28 09:06:33  12856s] 	Totals       22       18       10        2        1        1        1        1       56
[05/28 09:06:33  12856s] 
[05/28 09:06:33  12856s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/28 09:06:33  12856s] 
[05/28 09:06:33  12856s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:09:25  12890s] <CMD> ecoRoute -fix_drc
[05/28 09:09:25  12890s] ### Time Record (ecoRoute) is installed.
[05/28 09:09:25  12890s] **INFO: User settings:
[05/28 09:09:25  12890s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:09:25  12890s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:09:25  12890s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:09:25  12890s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:09:25  12890s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:09:25  12890s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:09:25  12890s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:09:25  12890s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:09:25  12890s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:09:25  12890s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:09:25  12890s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:09:25  12890s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:09:25  12890s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:09:25  12890s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:09:25  12890s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:09:25  12890s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:09:25  12890s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:09:25  12890s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:09:25  12890s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:09:25  12890s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:09:25  12890s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:09:25  12890s] setDesignMode -process                                                                    22
[05/28 09:09:25  12890s] 
[05/28 09:09:25  12890s] #% Begin detailRoute (date=05/28 09:09:25, mem=3447.5M)
[05/28 09:09:25  12890s] 
[05/28 09:09:25  12890s] detailRoute -fix_drc
[05/28 09:09:25  12890s] 
[05/28 09:09:25  12890s] #Start detailRoute on Wed May 28 09:09:25 2025
[05/28 09:09:25  12890s] #
[05/28 09:09:25  12890s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:09:25  12890s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:09:25  12890s] ### Time Record (detailRoute) is installed.
[05/28 09:09:25  12890s] ### Time Record (Pre Callback) is installed.
[05/28 09:09:25  12890s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:09:25  12890s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:09:25  12890s] ### Time Record (DB Import) is installed.
[05/28 09:09:25  12890s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:09:25  12890s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:09:25  12890s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:09:25  12890s] eee: pegSigSF=1.070000
[05/28 09:09:25  12890s] Initializing multi-corner resistance tables ...
[05/28 09:09:25  12890s] eee: Grid unit RC data computation started
[05/28 09:09:25  12890s] eee: Grid unit RC data computation completed
[05/28 09:09:25  12890s] eee: l=1 avDens=0.006695 usedTrk=52.674815 availTrk=7867.241379 sigTrk=52.674815
[05/28 09:09:25  12890s] eee: l=2 avDens=0.042146 usedTrk=250.345925 availTrk=5940.000000 sigTrk=250.345925
[05/28 09:09:25  12890s] eee: l=3 avDens=0.105017 usedTrk=327.652777 availTrk=3120.000000 sigTrk=327.652777
[05/28 09:09:25  12890s] eee: l=4 avDens=0.109028 usedTrk=340.168705 availTrk=3120.000000 sigTrk=340.168705
[05/28 09:09:25  12890s] eee: l=5 avDens=0.066969 usedTrk=196.889445 availTrk=2940.000000 sigTrk=196.889445
[05/28 09:09:25  12890s] eee: l=6 avDens=0.004931 usedTrk=1.183333 availTrk=240.000000 sigTrk=1.183333
[05/28 09:09:25  12890s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:09:25  12890s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:09:25  12890s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:09:25  12890s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:09:25  12890s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:09:25  12890s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:09:25  12890s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.246452 uaWl=1.000000 uaWlH=0.461700 aWlH=0.000000 lMod=0 pMax=0.876800 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:09:25  12890s] eee: NetCapCache creation started. (Current Mem: 4530.273M) 
[05/28 09:09:25  12890s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4530.273M) 
[05/28 09:09:25  12890s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:09:25  12890s] eee: Metal Layers Info:
[05/28 09:09:25  12890s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:09:25  12890s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:09:25  12890s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:09:25  12890s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:09:25  12890s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:09:25  12890s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:09:25  12890s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:09:25  12890s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:09:25  12890s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:09:25  12890s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:09:25  12890s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:09:25  12890s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:09:25  12890s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:09:25  12890s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:09:25  12890s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:09:25  12890s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:09:25  12890s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:09:25  12890s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:09:25  12890s] ### Net info: total nets: 1152
[05/28 09:09:25  12890s] ### Net info: dirty nets: 0
[05/28 09:09:25  12890s] ### Net info: marked as disconnected nets: 0
[05/28 09:09:25  12890s] ### Net info: fully routed nets: 1150
[05/28 09:09:25  12890s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:09:25  12890s] ### Net info: unrouted nets: 0
[05/28 09:09:25  12890s] ### Net info: re-extraction nets: 0
[05/28 09:09:25  12890s] ### Net info: ignored nets: 0
[05/28 09:09:25  12890s] ### Net info: skip routing nets: 0
[05/28 09:09:25  12890s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:09:25  12890s] ### import design signature (424): route=79756219 fixed_route=2147340251 flt_obj=0 vio=29305317 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:09:25  12890s] ### Time Record (DB Import) is uninstalled.
[05/28 09:09:25  12890s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:09:25  12890s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:09:25  12890s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:09:25  12890s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:09:25  12890s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:09:25  12890s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:09:25  12890s] ### Time Record (Data Preparation) is installed.
[05/28 09:09:25  12890s] #Start routing data preparation on Wed May 28 09:09:25 2025
[05/28 09:09:25  12890s] #
[05/28 09:09:25  12890s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:09:25  12890s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:09:26  12890s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:09:26  12890s] #Initial pin access analysis.
[05/28 09:09:26  12890s] #Detail pin access analysis.
[05/28 09:09:26  12890s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:09:26  12890s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:09:26  12890s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:09:26  12890s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:09:26  12890s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:09:26  12890s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:09:26  12890s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:09:26  12890s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:09:26  12890s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:09:26  12890s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:09:26  12890s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:09:26  12890s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:09:26  12890s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:09:26  12890s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:09:26  12890s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:09:26  12890s] #pin_access_rlayer=3(C1)
[05/28 09:09:26  12890s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:09:26  12890s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:09:26  12890s] #enable_dpt_layer_shield=F
[05/28 09:09:26  12890s] #has_line_end_grid=F
[05/28 09:09:26  12890s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:09:26  12890s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3446.11 (MB), peak = 4457.44 (MB)
[05/28 09:09:26  12890s] #Regenerating Ggrids automatically.
[05/28 09:09:26  12890s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:09:26  12890s] #Using automatically generated G-grids.
[05/28 09:09:27  12891s] #Done routing data preparation.
[05/28 09:09:27  12891s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3450.68 (MB), peak = 4457.44 (MB)
[05/28 09:09:27  12891s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:09:27  12891s] ### Time Record (Detail Routing) is installed.
[05/28 09:09:27  12891s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:09:27  12891s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:09:27  12891s] ### Time Record (Data Preparation) is installed.
[05/28 09:09:27  12891s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:09:27  12892s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:09:27  12892s] #Start instance access analysis using 1 thread...
[05/28 09:09:27  12892s] #Set layer M1 to be advanced pin access layer.
[05/28 09:09:27  12892s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:09:27  12892s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:09:27  12892s] #30 instance pins are hard to access
[05/28 09:09:27  12892s] #Instance access analysis statistics:
[05/28 09:09:27  12892s] #Cpu time = 00:00:00
[05/28 09:09:27  12892s] #Elapsed time = 00:00:00
[05/28 09:09:27  12892s] #Increased memory = 0.02 (MB)
[05/28 09:09:27  12892s] #Total memory = 3450.70 (MB)
[05/28 09:09:27  12892s] #Peak memory = 4457.44 (MB)
[05/28 09:09:27  12892s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:09:27  12892s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:09:27  12892s] #
[05/28 09:09:27  12892s] #Start Detail Routing..
[05/28 09:09:27  12892s] #start initial detail routing ...
[05/28 09:09:27  12892s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:09:27  12892s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:09:27  12892s] #   number of violations = 115
[05/28 09:09:27  12892s] #
[05/28 09:09:27  12892s] #  By Layer and Type:
[05/28 09:09:27  12892s] #
[05/28 09:09:27  12892s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:09:27  12892s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:09:27  12892s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:09:27  12892s] #  M1     |      0|      0|    37|    22|     20|      4|      4|     87|
[05/28 09:09:27  12892s] #  M2     |      0|      0|     6|    16|      0|      0|      0|     22|
[05/28 09:09:27  12892s] #  C1     |      3|      3|     0|     0|      0|      0|      0|      6|
[05/28 09:09:27  12892s] #  Totals |      3|      3|    43|    38|     20|      4|      4|    115|
[05/28 09:09:27  12892s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:09:27  12892s] #
[05/28 09:09:27  12892s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3453.07 (MB), peak = 4457.44 (MB)
[05/28 09:09:27  12892s] #start 1st fixing drc iteration ...
[05/28 09:09:31  12895s] ### Gcell dirty-map stats: routing = 2.08%
[05/28 09:09:31  12895s] #   number of violations = 97
[05/28 09:09:31  12895s] #
[05/28 09:09:31  12895s] #  By Layer and Type:
[05/28 09:09:31  12895s] #
[05/28 09:09:31  12895s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:09:31  12895s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:09:31  12895s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:09:31  12895s] #  M1     |      0|      0|    33|    17|     15|      2|      4|     71|
[05/28 09:09:31  12895s] #  M2     |      0|      0|     4|    16|      0|      0|      0|     20|
[05/28 09:09:31  12895s] #  C1     |      3|      3|     0|     0|      0|      0|      0|      6|
[05/28 09:09:31  12895s] #  Totals |      3|      3|    37|    33|     15|      2|      4|     97|
[05/28 09:09:31  12895s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:09:31  12895s] #
[05/28 09:09:31  12895s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3453.64 (MB), peak = 4457.44 (MB)
[05/28 09:09:31  12895s] #start 2nd fixing drc iteration ...
[05/28 09:09:36  12900s] ### Gcell dirty-map stats: routing = 4.16%
[05/28 09:09:36  12900s] #   number of violations = 94
[05/28 09:09:36  12900s] #
[05/28 09:09:36  12900s] #  By Layer and Type:
[05/28 09:09:36  12900s] #
[05/28 09:09:36  12900s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:09:36  12900s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 09:09:36  12900s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:09:36  12900s] #  M1     |      0|      0|    29|    17|     15|   3|      4|     68|
[05/28 09:09:36  12900s] #  M2     |      0|      0|     4|    16|      0|   0|      0|     20|
[05/28 09:09:36  12900s] #  C1     |      3|      3|     0|     0|      0|   0|      0|      6|
[05/28 09:09:36  12900s] #  Totals |      3|      3|    33|    33|     15|   3|      4|     94|
[05/28 09:09:36  12900s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:09:36  12900s] #
[05/28 09:09:36  12900s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3454.53 (MB), peak = 4457.44 (MB)
[05/28 09:09:36  12900s] #start 3rd fixing drc iteration ...
[05/28 09:09:42  12906s] ### Gcell dirty-map stats: routing = 7.00%
[05/28 09:09:42  12906s] #   number of violations = 90
[05/28 09:09:42  12906s] #
[05/28 09:09:42  12906s] #  By Layer and Type:
[05/28 09:09:42  12906s] #
[05/28 09:09:42  12906s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:09:42  12906s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CShort| Others| Totals|
[05/28 09:09:42  12906s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:09:42  12906s] #  M1     |      0|      0|    28|    16|     14|      2|      4|     64|
[05/28 09:09:42  12906s] #  M2     |      0|      0|     4|    16|      0|      0|      0|     20|
[05/28 09:09:42  12906s] #  C1     |      3|      3|     0|     0|      0|      0|      0|      6|
[05/28 09:09:42  12906s] #  Totals |      3|      3|    32|    32|     14|      2|      4|     90|
[05/28 09:09:42  12906s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:09:42  12906s] #
[05/28 09:09:42  12906s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3455.12 (MB), peak = 4457.44 (MB)
[05/28 09:09:42  12906s] #start 4th fixing drc iteration ...
[05/28 09:09:52  12916s] ### Gcell dirty-map stats: routing = 10.28%
[05/28 09:09:52  12916s] #   number of violations = 83
[05/28 09:09:52  12916s] #
[05/28 09:09:52  12916s] #  By Layer and Type:
[05/28 09:09:52  12916s] #
[05/28 09:09:52  12916s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:09:52  12916s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 09:09:52  12916s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:09:52  12916s] #  M1     |      1|      0|    24|    13|     13|   2|      4|     57|
[05/28 09:09:52  12916s] #  M2     |      0|      0|     4|    16|      0|   0|      0|     20|
[05/28 09:09:52  12916s] #  C1     |      3|      3|     0|     0|      0|   0|      0|      6|
[05/28 09:09:52  12916s] #  Totals |      4|      3|    28|    29|     13|   2|      4|     83|
[05/28 09:09:52  12916s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:09:52  12916s] #
[05/28 09:09:52  12916s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3455.09 (MB), peak = 4457.44 (MB)
[05/28 09:09:52  12916s] #start 5th fixing drc iteration ...
[05/28 09:10:05  12929s] ### Gcell dirty-map stats: routing = 13.52%
[05/28 09:10:05  12929s] #   number of violations = 82
[05/28 09:10:05  12929s] #
[05/28 09:10:05  12929s] #  By Layer and Type:
[05/28 09:10:05  12929s] #
[05/28 09:10:05  12929s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:10:05  12929s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 09:10:05  12929s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:10:05  12929s] #  M1     |      0|      0|    24|    14|     13|   2|      3|     56|
[05/28 09:10:05  12929s] #  M2     |      0|      0|     4|    16|      0|   0|      0|     20|
[05/28 09:10:05  12929s] #  C1     |      3|      3|     0|     0|      0|   0|      0|      6|
[05/28 09:10:05  12929s] #  Totals |      3|      3|    28|    30|     13|   2|      3|     82|
[05/28 09:10:05  12929s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:10:05  12929s] #
[05/28 09:10:05  12929s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3455.34 (MB), peak = 4457.44 (MB)
[05/28 09:10:05  12929s] #start 6th fixing drc iteration ...
[05/28 09:10:22  12947s] ### Gcell dirty-map stats: routing = 14.40%
[05/28 09:10:22  12947s] #   number of violations = 82
[05/28 09:10:22  12947s] #
[05/28 09:10:22  12947s] #  By Layer and Type:
[05/28 09:10:22  12947s] #
[05/28 09:10:22  12947s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:10:22  12947s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 09:10:22  12947s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:10:22  12947s] #  M1     |      0|      0|    24|    14|     13|   2|      3|     56|
[05/28 09:10:22  12947s] #  M2     |      0|      0|     4|    16|      0|   0|      0|     20|
[05/28 09:10:22  12947s] #  C1     |      3|      3|     0|     0|      0|   0|      0|      6|
[05/28 09:10:22  12947s] #  Totals |      3|      3|    28|    30|     13|   2|      3|     82|
[05/28 09:10:22  12947s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 09:10:22  12947s] #
[05/28 09:10:22  12947s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3469.58 (MB), peak = 4457.44 (MB)
[05/28 09:10:22  12947s] #start 7th fixing drc iteration ...
[05/28 09:10:26  12951s] ### Gcell dirty-map stats: routing = 15.40%
[05/28 09:10:26  12951s] #   number of violations = 63
[05/28 09:10:26  12951s] #
[05/28 09:10:26  12951s] #  By Layer and Type:
[05/28 09:10:26  12951s] #
[05/28 09:10:26  12951s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:10:26  12951s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:10:26  12951s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:10:26  12951s] #  M1     |    24|    13|     12|      1|      2|   1|     53|
[05/28 09:10:26  12951s] #  M2     |     4|     6|      0|      0|      0|   0|     10|
[05/28 09:10:26  12951s] #  Totals |    28|    19|     12|      1|      2|   1|     63|
[05/28 09:10:26  12951s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:10:26  12951s] #
[05/28 09:10:26  12951s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3461.96 (MB), peak = 4457.44 (MB)
[05/28 09:10:26  12951s] #start 8th fixing drc iteration ...
[05/28 09:10:31  12956s] ### Gcell dirty-map stats: routing = 15.56%
[05/28 09:10:31  12956s] #   number of violations = 63
[05/28 09:10:31  12956s] #
[05/28 09:10:31  12956s] #  By Layer and Type:
[05/28 09:10:31  12956s] #
[05/28 09:10:31  12956s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:10:31  12956s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:10:31  12956s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:10:31  12956s] #  M1     |    23|    13|     12|      1|      2|   2|     53|
[05/28 09:10:31  12956s] #  M2     |     4|     6|      0|      0|      0|   0|     10|
[05/28 09:10:31  12956s] #  Totals |    27|    19|     12|      1|      2|   2|     63|
[05/28 09:10:31  12956s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:10:31  12956s] #
[05/28 09:10:31  12956s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3456.43 (MB), peak = 4457.44 (MB)
[05/28 09:10:31  12956s] #start 9th fixing drc iteration ...
[05/28 09:10:38  12963s] ### Gcell dirty-map stats: routing = 15.68%
[05/28 09:10:38  12963s] #   number of violations = 63
[05/28 09:10:38  12963s] #
[05/28 09:10:38  12963s] #  By Layer and Type:
[05/28 09:10:38  12963s] #
[05/28 09:10:38  12963s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:10:38  12963s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:10:38  12963s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:10:38  12963s] #  M1     |      1|    24|    13|     12|      1|      2|     53|
[05/28 09:10:38  12963s] #  M2     |      0|     4|     6|      0|      0|      0|     10|
[05/28 09:10:38  12963s] #  Totals |      1|    28|    19|     12|      1|      2|     63|
[05/28 09:10:38  12963s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:10:38  12963s] #
[05/28 09:10:38  12963s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3456.40 (MB), peak = 4457.44 (MB)
[05/28 09:10:38  12963s] #start 10th fixing drc iteration ...
[05/28 09:10:47  12972s] ### Gcell dirty-map stats: routing = 16.56%
[05/28 09:10:47  12972s] #   number of violations = 63
[05/28 09:10:47  12972s] #
[05/28 09:10:47  12972s] #  By Layer and Type:
[05/28 09:10:47  12972s] #
[05/28 09:10:47  12972s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:10:47  12972s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:10:47  12972s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:10:47  12972s] #  M1     |      1|    24|    13|     12|      1|      2|     53|
[05/28 09:10:47  12972s] #  M2     |      0|     4|     6|      0|      0|      0|     10|
[05/28 09:10:47  12972s] #  Totals |      1|    28|    19|     12|      1|      2|     63|
[05/28 09:10:47  12972s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:10:47  12972s] #
[05/28 09:10:47  12972s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3456.15 (MB), peak = 4457.44 (MB)
[05/28 09:10:47  12972s] #start 11th fixing drc iteration ...
[05/28 09:11:00  12985s] ### Gcell dirty-map stats: routing = 17.08%
[05/28 09:11:00  12985s] #   number of violations = 63
[05/28 09:11:00  12985s] #
[05/28 09:11:00  12985s] #  By Layer and Type:
[05/28 09:11:00  12985s] #
[05/28 09:11:00  12985s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:00  12985s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:11:00  12985s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:00  12985s] #  M1     |      1|    24|    13|     12|      1|      2|     53|
[05/28 09:11:00  12985s] #  M2     |      0|     4|     6|      0|      0|      0|     10|
[05/28 09:11:00  12985s] #  Totals |      1|    28|    19|     12|      1|      2|     63|
[05/28 09:11:00  12985s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:00  12985s] #
[05/28 09:11:00  12985s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3456.01 (MB), peak = 4457.44 (MB)
[05/28 09:11:00  12985s] #start 12th fixing drc iteration ...
[05/28 09:11:16  13001s] ### Gcell dirty-map stats: routing = 17.60%
[05/28 09:11:16  13001s] #   number of violations = 63
[05/28 09:11:16  13001s] #
[05/28 09:11:16  13001s] #  By Layer and Type:
[05/28 09:11:16  13001s] #
[05/28 09:11:16  13001s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:16  13001s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:11:16  13001s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:16  13001s] #  M1     |      1|    24|    13|     12|      1|      2|     53|
[05/28 09:11:16  13001s] #  M2     |      0|     4|     6|      0|      0|      0|     10|
[05/28 09:11:16  13001s] #  Totals |      1|    28|    19|     12|      1|      2|     63|
[05/28 09:11:16  13001s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:16  13001s] #
[05/28 09:11:16  13001s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3458.03 (MB), peak = 4457.44 (MB)
[05/28 09:11:16  13001s] #start 13th fixing drc iteration ...
[05/28 09:11:21  13006s] ### Gcell dirty-map stats: routing = 17.84%
[05/28 09:11:21  13006s] #   number of violations = 62
[05/28 09:11:21  13006s] #
[05/28 09:11:21  13006s] #  By Layer and Type:
[05/28 09:11:21  13006s] #
[05/28 09:11:21  13006s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:21  13006s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:11:21  13006s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:21  13006s] #  M1     |      1|    24|    13|     12|      2|      2|     54|
[05/28 09:11:21  13006s] #  M2     |      0|     2|     6|      0|      0|      0|      8|
[05/28 09:11:21  13006s] #  Totals |      1|    26|    19|     12|      2|      2|     62|
[05/28 09:11:21  13006s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:21  13006s] #
[05/28 09:11:21  13006s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3461.12 (MB), peak = 4457.44 (MB)
[05/28 09:11:21  13006s] #start 14th fixing drc iteration ...
[05/28 09:11:27  13011s] ### Gcell dirty-map stats: routing = 17.84%
[05/28 09:11:27  13011s] #   number of violations = 62
[05/28 09:11:27  13011s] #
[05/28 09:11:27  13011s] #  By Layer and Type:
[05/28 09:11:27  13011s] #
[05/28 09:11:27  13011s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:27  13011s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:11:27  13011s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:27  13011s] #  M1     |      1|    24|    13|     12|      2|      2|     54|
[05/28 09:11:27  13011s] #  M2     |      0|     2|     6|      0|      0|      0|      8|
[05/28 09:11:27  13012s] #  Totals |      1|    26|    19|     12|      2|      2|     62|
[05/28 09:11:27  13012s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:27  13012s] #
[05/28 09:11:27  13012s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3461.52 (MB), peak = 4457.44 (MB)
[05/28 09:11:27  13012s] #start 15th fixing drc iteration ...
[05/28 09:11:34  13019s] ### Gcell dirty-map stats: routing = 17.84%
[05/28 09:11:34  13019s] #   number of violations = 62
[05/28 09:11:34  13019s] #
[05/28 09:11:34  13019s] #  By Layer and Type:
[05/28 09:11:34  13019s] #
[05/28 09:11:34  13019s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:34  13019s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:11:34  13019s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:34  13019s] #  M1     |      1|    24|    13|     12|      2|      2|     54|
[05/28 09:11:34  13019s] #  M2     |      0|     2|     6|      0|      0|      0|      8|
[05/28 09:11:34  13019s] #  Totals |      1|    26|    19|     12|      2|      2|     62|
[05/28 09:11:34  13019s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:34  13019s] #
[05/28 09:11:34  13019s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3461.88 (MB), peak = 4457.44 (MB)
[05/28 09:11:34  13019s] #start 16th fixing drc iteration ...
[05/28 09:11:44  13028s] ### Gcell dirty-map stats: routing = 17.92%
[05/28 09:11:44  13028s] #   number of violations = 62
[05/28 09:11:44  13028s] #
[05/28 09:11:44  13028s] #  By Layer and Type:
[05/28 09:11:44  13028s] #
[05/28 09:11:44  13028s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:44  13028s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:11:44  13028s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:44  13028s] #  M1     |      1|    24|    13|     12|      2|      2|     54|
[05/28 09:11:44  13028s] #  M2     |      0|     2|     6|      0|      0|      0|      8|
[05/28 09:11:44  13028s] #  Totals |      1|    26|    19|     12|      2|      2|     62|
[05/28 09:11:44  13028s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:44  13028s] #
[05/28 09:11:44  13028s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3468.84 (MB), peak = 4457.44 (MB)
[05/28 09:11:44  13028s] #start 17th fixing drc iteration ...
[05/28 09:11:55  13040s] ### Gcell dirty-map stats: routing = 17.92%
[05/28 09:11:55  13040s] #   number of violations = 62
[05/28 09:11:55  13040s] #
[05/28 09:11:55  13040s] #  By Layer and Type:
[05/28 09:11:55  13040s] #
[05/28 09:11:55  13040s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:55  13040s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:11:55  13040s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:55  13040s] #  M1     |      1|    24|    13|     12|      2|      2|     54|
[05/28 09:11:55  13040s] #  M2     |      0|     2|     6|      0|      0|      0|      8|
[05/28 09:11:55  13040s] #  Totals |      1|    26|    19|     12|      2|      2|     62|
[05/28 09:11:55  13040s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:11:55  13040s] #
[05/28 09:11:55  13040s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3468.82 (MB), peak = 4457.44 (MB)
[05/28 09:11:55  13040s] #start 18th fixing drc iteration ...
[05/28 09:12:12  13057s] ### Gcell dirty-map stats: routing = 18.80%
[05/28 09:12:12  13057s] #   number of violations = 62
[05/28 09:12:12  13057s] #
[05/28 09:12:12  13057s] #  By Layer and Type:
[05/28 09:12:12  13057s] #
[05/28 09:12:12  13057s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:12  13057s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:12:12  13057s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:12  13057s] #  M1     |      1|    24|    13|     12|      2|      2|     54|
[05/28 09:12:12  13057s] #  M2     |      0|     2|     6|      0|      0|      0|      8|
[05/28 09:12:12  13057s] #  Totals |      1|    26|    19|     12|      2|      2|     62|
[05/28 09:12:12  13057s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:12  13057s] #
[05/28 09:12:12  13057s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3465.34 (MB), peak = 4457.44 (MB)
[05/28 09:12:12  13057s] #start 19th fixing drc iteration ...
[05/28 09:12:16  13061s] ### Gcell dirty-map stats: routing = 18.80%
[05/28 09:12:16  13061s] #   number of violations = 62
[05/28 09:12:16  13061s] #
[05/28 09:12:16  13061s] #  By Layer and Type:
[05/28 09:12:16  13061s] #
[05/28 09:12:16  13061s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:16  13061s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:12:16  13061s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:16  13061s] #  M1     |      1|    24|    13|     12|      2|      2|     54|
[05/28 09:12:16  13061s] #  M2     |      0|     2|     6|      0|      0|      0|      8|
[05/28 09:12:16  13061s] #  Totals |      1|    26|    19|     12|      2|      2|     62|
[05/28 09:12:16  13061s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:16  13061s] #
[05/28 09:12:16  13061s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3464.21 (MB), peak = 4457.44 (MB)
[05/28 09:12:16  13061s] #start 20th fixing drc iteration ...
[05/28 09:12:21  13066s] ### Gcell dirty-map stats: routing = 18.80%
[05/28 09:12:21  13066s] #   number of violations = 62
[05/28 09:12:21  13066s] #
[05/28 09:12:21  13066s] #  By Layer and Type:
[05/28 09:12:21  13066s] #
[05/28 09:12:21  13066s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:21  13066s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:12:21  13066s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:21  13066s] #  M1     |      1|    24|    13|     12|      1|      2|     53|
[05/28 09:12:21  13066s] #  M2     |      1|     2|     6|      0|      0|      0|      9|
[05/28 09:12:21  13066s] #  Totals |      2|    26|    19|     12|      1|      2|     62|
[05/28 09:12:21  13066s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:21  13066s] #
[05/28 09:12:21  13066s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3463.09 (MB), peak = 4457.44 (MB)
[05/28 09:12:21  13066s] #Complete Detail Routing.
[05/28 09:12:21  13066s] #Total wire length = 6079 um.
[05/28 09:12:21  13066s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:12:21  13066s] #Total wire length on LAYER M1 = 115 um.
[05/28 09:12:21  13066s] #Total wire length on LAYER M2 = 1287 um.
[05/28 09:12:21  13066s] #Total wire length on LAYER C1 = 1772 um.
[05/28 09:12:21  13066s] #Total wire length on LAYER C2 = 1837 um.
[05/28 09:12:21  13066s] #Total wire length on LAYER C3 = 1062 um.
[05/28 09:12:21  13066s] #Total wire length on LAYER C4 = 6 um.
[05/28 09:12:21  13066s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:12:21  13066s] #Total wire length on LAYER JA = 0 um.
[05/28 09:12:21  13066s] #Total wire length on LAYER QA = 0 um.
[05/28 09:12:21  13066s] #Total wire length on LAYER QB = 0 um.
[05/28 09:12:21  13066s] #Total wire length on LAYER LB = 0 um.
[05/28 09:12:21  13066s] #Total number of vias = 9676
[05/28 09:12:21  13066s] #Total number of multi-cut vias = 6740 ( 69.7%)
[05/28 09:12:21  13066s] #Total number of single cut vias = 2936 ( 30.3%)
[05/28 09:12:21  13066s] #Up-Via Summary (total 9676):
[05/28 09:12:21  13066s] #                   single-cut          multi-cut      Total
[05/28 09:12:21  13066s] #-----------------------------------------------------------
[05/28 09:12:21  13066s] # M1               879 ( 58.9%)       613 ( 41.1%)       1492
[05/28 09:12:21  13066s] # M2              1299 ( 31.9%)      2769 ( 68.1%)       4068
[05/28 09:12:21  13066s] # C1               597 ( 21.2%)      2215 ( 78.8%)       2812
[05/28 09:12:21  13066s] # C2               157 ( 12.1%)      1138 ( 87.9%)       1295
[05/28 09:12:21  13066s] # C3                 4 ( 44.4%)         5 ( 55.6%)          9
[05/28 09:12:21  13066s] #-----------------------------------------------------------
[05/28 09:12:21  13066s] #                 2936 ( 30.3%)      6740 ( 69.7%)       9676 
[05/28 09:12:21  13066s] #
[05/28 09:12:21  13066s] #Total number of DRC violations = 62
[05/28 09:12:21  13066s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:12:21  13066s] #Cpu time = 00:02:56
[05/28 09:12:21  13066s] #Elapsed time = 00:02:56
[05/28 09:12:21  13066s] #Increased memory = 20.56 (MB)
[05/28 09:12:21  13066s] #Total memory = 3462.47 (MB)
[05/28 09:12:21  13066s] #Peak memory = 4457.44 (MB)
[05/28 09:12:21  13066s] ### detail_route design signature (469): route=464319167 flt_obj=0 vio=332287091 shield_wire=1
[05/28 09:12:21  13066s] ### Time Record (DB Export) is installed.
[05/28 09:12:21  13066s] ### export design design signature (470): route=464319167 fixed_route=2147340251 flt_obj=0 vio=332287091 swire=282492057 shield_wire=1 net_attr=1996589849 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:12:21  13066s] ### Time Record (DB Export) is uninstalled.
[05/28 09:12:21  13066s] ### Time Record (Post Callback) is installed.
[05/28 09:12:21  13066s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:12:21  13066s] #
[05/28 09:12:21  13066s] #detailRoute statistics:
[05/28 09:12:21  13066s] #Cpu time = 00:02:56
[05/28 09:12:21  13066s] #Elapsed time = 00:02:56
[05/28 09:12:21  13066s] #Increased memory = -4.10 (MB)
[05/28 09:12:21  13066s] #Total memory = 3443.39 (MB)
[05/28 09:12:21  13066s] #Peak memory = 4457.44 (MB)
[05/28 09:12:21  13066s] #Number of warnings = 34
[05/28 09:12:21  13066s] #Total number of warnings = 285
[05/28 09:12:21  13066s] #Number of fails = 0
[05/28 09:12:21  13066s] #Total number of fails = 0
[05/28 09:12:21  13066s] #Complete detailRoute on Wed May 28 09:12:21 2025
[05/28 09:12:21  13066s] #
[05/28 09:12:21  13066s] ### import design signature (471): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:12:21  13066s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:21  13066s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:21  13066s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:21  13066s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:21  13066s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:12:21  13066s] #% End detailRoute (date=05/28 09:12:21, total cpu=0:02:57, real=0:02:56, peak res=3728.1M, current mem=3439.6M)
[05/28 09:12:21  13066s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:12:21  13066s] #
[05/28 09:12:21  13066s] #  Scalability Statistics
[05/28 09:12:21  13066s] #
[05/28 09:12:21  13066s] #-------------------------+---------+-------------+------------+
[05/28 09:12:21  13066s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:12:21  13066s] #-------------------------+---------+-------------+------------+
[05/28 09:12:21  13066s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:12:21  13066s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:12:21  13066s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:12:21  13066s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:12:21  13066s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:12:21  13066s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:12:21  13066s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:12:21  13066s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/28 09:12:21  13066s] #  Detail Routing         | 00:02:54|     00:02:54|         1.0|
[05/28 09:12:21  13066s] #  Entire Command         | 00:02:57|     00:02:56|         1.0|
[05/28 09:12:21  13066s] #-------------------------+---------+-------------+------------+
[05/28 09:12:21  13066s] #
[05/28 09:12:29  13068s] <CMD> verify_drc
[05/28 09:12:29  13068s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:12:29  13068s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:12:29  13068s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:12:29  13068s]  *** Starting Verify DRC (MEM: 4520.2) ***
[05/28 09:12:29  13068s] 
[05/28 09:12:29  13068s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:29  13068s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:29  13068s]   VERIFY DRC ...... Starting Verification
[05/28 09:12:29  13068s]   VERIFY DRC ...... Initializing
[05/28 09:12:29  13068s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:12:29  13068s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:12:29  13068s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:12:29  13068s]   VERIFY DRC ...... Using new threading
[05/28 09:12:29  13068s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:12:29  13068s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:12:29  13068s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:12:30  13068s]   VERIFY DRC ...... Sub-Area : 2 complete 8 Viols.
[05/28 09:12:30  13068s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:12:30  13069s]   VERIFY DRC ...... Sub-Area : 3 complete 20 Viols.
[05/28 09:12:30  13069s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:12:30  13069s]   VERIFY DRC ...... Sub-Area : 4 complete 13 Viols.
[05/28 09:12:30  13069s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:12:30  13069s]   VERIFY DRC ...... Using new threading
[05/28 09:12:30  13069s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:12:30  13069s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:12:30  13069s] 
[05/28 09:12:30  13069s]   Verification Complete : 50 Viols.
[05/28 09:12:30  13069s] 
[05/28 09:12:30  13069s]  Violation Summary By Layer and Type:
[05/28 09:12:30  13069s] 
[05/28 09:12:30  13069s] 	          Short    Color   EOLCol   MetSpc   CShort   CutSpc   Totals
[05/28 09:12:30  13069s] 	M1           19       11       10        1        0        0       41
[05/28 09:12:30  13069s] 	V1            0        0        0        0        2        1        3
[05/28 09:12:30  13069s] 	M2            2        3        0        1        0        0        6
[05/28 09:12:30  13069s] 	Totals       21       14       10        2        2        1       50
[05/28 09:12:30  13069s] 
[05/28 09:12:30  13069s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 09:12:30  13069s] 
[05/28 09:12:30  13069s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:12:41  13071s] <CMD> setNanoRouteMode -route_detail_end_iteration 30
[05/28 09:12:44  13071s] <CMD> ecoRoute -fix_drc
[05/28 09:12:44  13071s] ### Time Record (ecoRoute) is installed.
[05/28 09:12:44  13071s] **INFO: User settings:
[05/28 09:12:44  13071s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:12:44  13071s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/28 09:12:44  13071s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:12:44  13071s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:12:44  13071s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:12:44  13071s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:12:44  13071s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:12:44  13071s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:12:44  13071s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:12:44  13071s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:12:44  13071s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:12:44  13071s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:12:44  13071s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:12:44  13071s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:12:44  13071s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:12:44  13071s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:12:44  13071s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:12:44  13071s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:12:44  13071s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:12:44  13071s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:12:44  13071s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:12:44  13071s] setDesignMode -process                                                                    22
[05/28 09:12:44  13071s] 
[05/28 09:12:44  13072s] #% Begin detailRoute (date=05/28 09:12:44, mem=3442.1M)
[05/28 09:12:44  13072s] 
[05/28 09:12:44  13072s] detailRoute -fix_drc
[05/28 09:12:44  13072s] 
[05/28 09:12:44  13072s] #Start detailRoute on Wed May 28 09:12:44 2025
[05/28 09:12:44  13072s] #
[05/28 09:12:44  13072s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:12:44  13072s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:12:44  13072s] ### Time Record (detailRoute) is installed.
[05/28 09:12:44  13072s] ### Time Record (Pre Callback) is installed.
[05/28 09:12:44  13072s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:12:44  13072s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:12:44  13072s] ### Time Record (DB Import) is installed.
[05/28 09:12:44  13072s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:12:44  13072s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:12:44  13072s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:12:44  13072s] eee: pegSigSF=1.070000
[05/28 09:12:44  13072s] Initializing multi-corner resistance tables ...
[05/28 09:12:44  13072s] eee: Grid unit RC data computation started
[05/28 09:12:44  13072s] eee: Grid unit RC data computation completed
[05/28 09:12:44  13072s] eee: l=1 avDens=0.006704 usedTrk=52.740370 availTrk=7867.241379 sigTrk=52.740370
[05/28 09:12:44  13072s] eee: l=2 avDens=0.042138 usedTrk=250.298333 availTrk=5940.000000 sigTrk=250.298333
[05/28 09:12:44  13072s] eee: l=3 avDens=0.105169 usedTrk=328.126852 availTrk=3120.000000 sigTrk=328.126852
[05/28 09:12:44  13072s] eee: l=4 avDens=0.109044 usedTrk=340.215742 availTrk=3120.000000 sigTrk=340.215742
[05/28 09:12:44  13072s] eee: l=5 avDens=0.066890 usedTrk=196.657038 availTrk=2940.000000 sigTrk=196.657038
[05/28 09:12:44  13072s] eee: l=6 avDens=0.004931 usedTrk=1.183333 availTrk=240.000000 sigTrk=1.183333
[05/28 09:12:44  13072s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:12:44  13072s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:12:44  13072s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:12:44  13072s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:12:44  13072s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:12:44  13072s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:12:44  13072s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.246869 uaWl=1.000000 uaWlH=0.461400 aWlH=0.000000 lMod=0 pMax=0.876700 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:12:44  13072s] eee: NetCapCache creation started. (Current Mem: 4529.297M) 
[05/28 09:12:44  13072s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4529.297M) 
[05/28 09:12:44  13072s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:12:44  13072s] eee: Metal Layers Info:
[05/28 09:12:44  13072s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:12:44  13072s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:12:44  13072s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:12:44  13072s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:12:44  13072s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:12:44  13072s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:12:44  13072s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:12:44  13072s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:12:44  13072s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:12:44  13072s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:12:44  13072s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:12:44  13072s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:12:44  13072s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:12:44  13072s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:12:44  13072s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:12:44  13072s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:12:44  13072s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:12:44  13072s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:12:44  13072s] ### Net info: total nets: 1152
[05/28 09:12:44  13072s] ### Net info: dirty nets: 0
[05/28 09:12:44  13072s] ### Net info: marked as disconnected nets: 0
[05/28 09:12:44  13072s] ### Net info: fully routed nets: 1150
[05/28 09:12:44  13072s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:12:44  13072s] ### Net info: unrouted nets: 0
[05/28 09:12:44  13072s] ### Net info: re-extraction nets: 0
[05/28 09:12:44  13072s] ### Net info: ignored nets: 0
[05/28 09:12:44  13072s] ### Net info: skip routing nets: 0
[05/28 09:12:44  13072s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:44  13072s] ### import design signature (472): route=1188989801 fixed_route=2147340251 flt_obj=0 vio=2018628173 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:12:44  13072s] ### Time Record (DB Import) is uninstalled.
[05/28 09:12:44  13072s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:12:44  13072s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:44  13072s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:12:44  13072s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:44  13072s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:44  13072s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:44  13072s] ### Time Record (Data Preparation) is installed.
[05/28 09:12:44  13072s] #Start routing data preparation on Wed May 28 09:12:44 2025
[05/28 09:12:44  13072s] #
[05/28 09:12:44  13072s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:44  13072s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:44  13072s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:12:44  13072s] #Initial pin access analysis.
[05/28 09:12:44  13072s] #Detail pin access analysis.
[05/28 09:12:44  13072s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:12:44  13072s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:12:44  13072s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:12:44  13072s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:12:44  13072s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:12:44  13072s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:12:44  13072s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:12:44  13072s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:12:44  13072s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:12:44  13072s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:12:44  13072s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:12:44  13072s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:12:44  13072s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:12:44  13072s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:12:44  13072s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:12:44  13072s] #pin_access_rlayer=3(C1)
[05/28 09:12:44  13072s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:12:44  13072s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:12:44  13072s] #enable_dpt_layer_shield=F
[05/28 09:12:44  13072s] #has_line_end_grid=F
[05/28 09:12:44  13072s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:12:44  13072s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3441.81 (MB), peak = 4457.44 (MB)
[05/28 09:12:44  13072s] #Regenerating Ggrids automatically.
[05/28 09:12:44  13072s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:12:44  13072s] #Using automatically generated G-grids.
[05/28 09:12:46  13073s] #Done routing data preparation.
[05/28 09:12:46  13073s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3446.38 (MB), peak = 4457.44 (MB)
[05/28 09:12:46  13073s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:12:46  13073s] ### Time Record (Detail Routing) is installed.
[05/28 09:12:46  13073s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:46  13073s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:46  13073s] ### Time Record (Data Preparation) is installed.
[05/28 09:12:46  13073s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:12:46  13073s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:12:46  13073s] #Start instance access analysis using 1 thread...
[05/28 09:12:46  13073s] #Set layer M1 to be advanced pin access layer.
[05/28 09:12:46  13073s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:12:46  13073s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:12:46  13073s] #30 instance pins are hard to access
[05/28 09:12:46  13073s] #Instance access analysis statistics:
[05/28 09:12:46  13073s] #Cpu time = 00:00:00
[05/28 09:12:46  13073s] #Elapsed time = 00:00:00
[05/28 09:12:46  13073s] #Increased memory = 0.02 (MB)
[05/28 09:12:46  13073s] #Total memory = 3446.39 (MB)
[05/28 09:12:46  13073s] #Peak memory = 4457.44 (MB)
[05/28 09:12:46  13073s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:12:46  13073s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:12:46  13073s] #
[05/28 09:12:46  13073s] #Start Detail Routing..
[05/28 09:12:46  13073s] #start initial detail routing ...
[05/28 09:12:46  13073s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:12:46  13073s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:12:46  13073s] #   number of violations = 112
[05/28 09:12:46  13073s] #
[05/28 09:12:46  13073s] #  By Layer and Type:
[05/28 09:12:46  13073s] #
[05/28 09:12:46  13073s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:46  13073s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:12:46  13073s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:46  13073s] #  M1     |      2|    43|    24|     22|      2|      4|     97|
[05/28 09:12:46  13073s] #  M2     |      2|     4|     9|      0|      0|      0|     15|
[05/28 09:12:46  13073s] #  Totals |      4|    47|    33|     22|      2|      4|    112|
[05/28 09:12:46  13073s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:12:46  13073s] #
[05/28 09:12:46  13073s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3448.60 (MB), peak = 4457.44 (MB)
[05/28 09:12:46  13073s] #start 1st fixing drc iteration ...
[05/28 09:12:50  13077s] ### Gcell dirty-map stats: routing = 3.12%
[05/28 09:12:50  13077s] #   number of violations = 88
[05/28 09:12:50  13077s] #
[05/28 09:12:50  13077s] #  By Layer and Type:
[05/28 09:12:50  13077s] #
[05/28 09:12:50  13077s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:12:50  13077s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:12:50  13077s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:12:50  13077s] #  M1     |    37|    18|     16|      2|      2|   1|     76|
[05/28 09:12:50  13077s] #  M2     |     3|     9|      0|      0|      0|   0|     12|
[05/28 09:12:50  13077s] #  Totals |    40|    27|     16|      2|      2|   1|     88|
[05/28 09:12:50  13077s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:12:50  13077s] #
[05/28 09:12:50  13077s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3449.42 (MB), peak = 4457.44 (MB)
[05/28 09:12:50  13077s] #start 2nd fixing drc iteration ...
[05/28 09:12:54  13082s] ### Gcell dirty-map stats: routing = 4.12%
[05/28 09:12:54  13082s] #   number of violations = 86
[05/28 09:12:54  13082s] #
[05/28 09:12:54  13082s] #  By Layer and Type:
[05/28 09:12:54  13082s] #
[05/28 09:12:54  13082s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:12:54  13082s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:12:54  13082s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:12:54  13082s] #  M1     |    36|    18|     16|      2|      2|   1|     75|
[05/28 09:12:54  13082s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:12:54  13082s] #  Totals |    38|    27|     16|      2|      2|   1|     86|
[05/28 09:12:54  13082s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:12:54  13082s] #
[05/28 09:12:54  13082s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3450.30 (MB), peak = 4457.44 (MB)
[05/28 09:12:54  13082s] #start 3rd fixing drc iteration ...
[05/28 09:13:01  13088s] ### Gcell dirty-map stats: routing = 6.04%
[05/28 09:13:01  13088s] #   number of violations = 85
[05/28 09:13:01  13088s] #
[05/28 09:13:01  13088s] #  By Layer and Type:
[05/28 09:13:01  13088s] #
[05/28 09:13:01  13088s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:01  13088s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:13:01  13088s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:01  13088s] #  M1     |    34|    18|     16|      3|      2|   1|     74|
[05/28 09:13:01  13088s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:13:01  13088s] #  Totals |    36|    27|     16|      3|      2|   1|     85|
[05/28 09:13:01  13088s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:01  13088s] #
[05/28 09:13:01  13088s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3450.80 (MB), peak = 4457.44 (MB)
[05/28 09:13:01  13088s] #start 4th fixing drc iteration ...
[05/28 09:13:10  13098s] ### Gcell dirty-map stats: routing = 8.68%
[05/28 09:13:10  13098s] #   number of violations = 80
[05/28 09:13:10  13098s] #
[05/28 09:13:10  13098s] #  By Layer and Type:
[05/28 09:13:10  13098s] #
[05/28 09:13:10  13098s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:10  13098s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:13:10  13098s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:10  13098s] #  M1     |      1|    30|    16|     16|      3|      2|   1|     69|
[05/28 09:13:10  13098s] #  M2     |      0|     2|     9|      0|      0|      0|   0|     11|
[05/28 09:13:10  13098s] #  Totals |      1|    32|    25|     16|      3|      2|   1|     80|
[05/28 09:13:10  13098s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:10  13098s] #
[05/28 09:13:10  13098s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3450.83 (MB), peak = 4457.44 (MB)
[05/28 09:13:10  13098s] #start 5th fixing drc iteration ...
[05/28 09:13:23  13110s] ### Gcell dirty-map stats: routing = 11.84%
[05/28 09:13:23  13110s] #   number of violations = 79
[05/28 09:13:23  13110s] #
[05/28 09:13:23  13110s] #  By Layer and Type:
[05/28 09:13:23  13110s] #
[05/28 09:13:23  13110s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:23  13110s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:13:23  13110s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:23  13110s] #  M1     |    30|    17|     16|      2|      2|   1|     68|
[05/28 09:13:23  13110s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:13:23  13110s] #  Totals |    32|    26|     16|      2|      2|   1|     79|
[05/28 09:13:23  13110s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:23  13110s] #
[05/28 09:13:23  13110s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3451.20 (MB), peak = 4457.44 (MB)
[05/28 09:13:23  13110s] #start 6th fixing drc iteration ...
[05/28 09:13:40  13127s] ### Gcell dirty-map stats: routing = 13.60%
[05/28 09:13:40  13127s] #   number of violations = 79
[05/28 09:13:40  13127s] #
[05/28 09:13:40  13127s] #  By Layer and Type:
[05/28 09:13:40  13127s] #
[05/28 09:13:40  13127s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:40  13127s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:13:40  13127s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:40  13127s] #  M1     |      0|    31|    16|     15|      2|      2|   1|     67|
[05/28 09:13:40  13127s] #  M2     |      1|     2|     9|      0|      0|      0|   0|     12|
[05/28 09:13:40  13127s] #  Totals |      1|    33|    25|     15|      2|      2|   1|     79|
[05/28 09:13:40  13127s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:40  13127s] #
[05/28 09:13:40  13127s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3478.89 (MB), peak = 4457.44 (MB)
[05/28 09:13:40  13127s] #start 7th fixing drc iteration ...
[05/28 09:13:43  13131s] ### Gcell dirty-map stats: routing = 14.52%
[05/28 09:13:43  13131s] #   number of violations = 73
[05/28 09:13:43  13131s] #
[05/28 09:13:43  13131s] #  By Layer and Type:
[05/28 09:13:43  13131s] #
[05/28 09:13:43  13131s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:43  13131s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:13:43  13131s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:43  13131s] #  M1     |      0|    28|    14|     13|      2|      2|   2|     61|
[05/28 09:13:43  13131s] #  M2     |      1|     2|     9|      0|      0|      0|   0|     12|
[05/28 09:13:43  13131s] #  Totals |      1|    30|    23|     13|      2|      2|   2|     73|
[05/28 09:13:43  13131s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:43  13131s] #
[05/28 09:13:43  13131s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3469.33 (MB), peak = 4457.44 (MB)
[05/28 09:13:43  13131s] #start 8th fixing drc iteration ...
[05/28 09:13:49  13136s] ### Gcell dirty-map stats: routing = 14.88%
[05/28 09:13:49  13136s] #   number of violations = 73
[05/28 09:13:49  13136s] #
[05/28 09:13:49  13136s] #  By Layer and Type:
[05/28 09:13:49  13136s] #
[05/28 09:13:49  13136s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:49  13136s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:13:49  13136s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:49  13136s] #  M1     |      0|    28|    14|     13|      2|      2|   2|     61|
[05/28 09:13:49  13136s] #  M2     |      1|     2|     9|      0|      0|      0|   0|     12|
[05/28 09:13:49  13136s] #  Totals |      1|    30|    23|     13|      2|      2|   2|     73|
[05/28 09:13:49  13136s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:49  13136s] #
[05/28 09:13:49  13136s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3463.70 (MB), peak = 4457.44 (MB)
[05/28 09:13:49  13136s] #start 9th fixing drc iteration ...
[05/28 09:13:55  13143s] ### Gcell dirty-map stats: routing = 16.04%
[05/28 09:13:55  13143s] #   number of violations = 72
[05/28 09:13:55  13143s] #
[05/28 09:13:55  13143s] #  By Layer and Type:
[05/28 09:13:55  13143s] #
[05/28 09:13:55  13143s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:55  13143s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:13:55  13143s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:55  13143s] #  M1     |    29|    14|     13|      2|      2|   1|     61|
[05/28 09:13:55  13143s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:13:55  13143s] #  Totals |    31|    23|     13|      2|      2|   1|     72|
[05/28 09:13:55  13143s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:13:55  13143s] #
[05/28 09:13:55  13143s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3460.18 (MB), peak = 4457.44 (MB)
[05/28 09:13:55  13143s] #start 10th fixing drc iteration ...
[05/28 09:14:04  13152s] ### Gcell dirty-map stats: routing = 16.92%
[05/28 09:14:04  13152s] #   number of violations = 72
[05/28 09:14:04  13152s] #
[05/28 09:14:04  13152s] #  By Layer and Type:
[05/28 09:14:04  13152s] #
[05/28 09:14:04  13152s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:04  13152s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:14:04  13152s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:04  13152s] #  M1     |    29|    14|     13|      2|      2|   1|     61|
[05/28 09:14:04  13152s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:14:04  13152s] #  Totals |    31|    23|     13|      2|      2|   1|     72|
[05/28 09:14:04  13152s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:04  13152s] #
[05/28 09:14:04  13152s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3459.43 (MB), peak = 4457.44 (MB)
[05/28 09:14:04  13152s] #start 11th fixing drc iteration ...
[05/28 09:14:17  13164s] ### Gcell dirty-map stats: routing = 17.44%
[05/28 09:14:17  13164s] #   number of violations = 72
[05/28 09:14:17  13164s] #
[05/28 09:14:17  13164s] #  By Layer and Type:
[05/28 09:14:17  13164s] #
[05/28 09:14:17  13164s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:17  13164s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:14:17  13164s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:17  13164s] #  M1     |    29|    14|     13|      2|      2|   1|     61|
[05/28 09:14:17  13164s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:14:17  13164s] #  Totals |    31|    23|     13|      2|      2|   1|     72|
[05/28 09:14:17  13164s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:17  13164s] #
[05/28 09:14:17  13164s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3462.25 (MB), peak = 4457.44 (MB)
[05/28 09:14:17  13164s] #start 12th fixing drc iteration ...
[05/28 09:14:33  13180s] ### Gcell dirty-map stats: routing = 17.84%
[05/28 09:14:33  13180s] #   number of violations = 72
[05/28 09:14:33  13180s] #
[05/28 09:14:33  13180s] #  By Layer and Type:
[05/28 09:14:33  13180s] #
[05/28 09:14:33  13180s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:33  13180s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:14:33  13180s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:33  13180s] #  M1     |    29|    14|     13|      2|      2|   1|     61|
[05/28 09:14:33  13180s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:14:33  13180s] #  Totals |    31|    23|     13|      2|      2|   1|     72|
[05/28 09:14:33  13180s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:33  13180s] #
[05/28 09:14:33  13180s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3461.88 (MB), peak = 4457.44 (MB)
[05/28 09:14:33  13180s] #start 13th fixing drc iteration ...
[05/28 09:14:37  13185s] ### Gcell dirty-map stats: routing = 17.84%
[05/28 09:14:37  13185s] #   number of violations = 72
[05/28 09:14:37  13185s] #
[05/28 09:14:37  13185s] #  By Layer and Type:
[05/28 09:14:37  13185s] #
[05/28 09:14:37  13185s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:37  13185s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:14:37  13185s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:37  13185s] #  M1     |    29|    14|     13|      2|      2|   1|     61|
[05/28 09:14:37  13185s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:14:37  13185s] #  Totals |    31|    23|     13|      2|      2|   1|     72|
[05/28 09:14:37  13185s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:37  13185s] #
[05/28 09:14:37  13185s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3460.99 (MB), peak = 4457.44 (MB)
[05/28 09:14:37  13185s] #start 14th fixing drc iteration ...
[05/28 09:14:42  13190s] ### Gcell dirty-map stats: routing = 18.20%
[05/28 09:14:42  13190s] #   number of violations = 72
[05/28 09:14:42  13190s] #
[05/28 09:14:42  13190s] #  By Layer and Type:
[05/28 09:14:42  13190s] #
[05/28 09:14:42  13190s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:42  13190s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:14:42  13190s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:42  13190s] #  M1     |    29|    14|     13|      2|      2|   1|     61|
[05/28 09:14:42  13190s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:14:42  13190s] #  Totals |    31|    23|     13|      2|      2|   1|     72|
[05/28 09:14:42  13190s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:42  13190s] #
[05/28 09:14:42  13190s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3460.17 (MB), peak = 4457.44 (MB)
[05/28 09:14:42  13190s] #start 15th fixing drc iteration ...
[05/28 09:14:49  13197s] ### Gcell dirty-map stats: routing = 18.20%
[05/28 09:14:49  13197s] #   number of violations = 72
[05/28 09:14:49  13197s] #
[05/28 09:14:49  13197s] #  By Layer and Type:
[05/28 09:14:49  13197s] #
[05/28 09:14:49  13197s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:49  13197s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:14:49  13197s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:49  13197s] #  M1     |    29|    14|     13|      2|      2|   1|     61|
[05/28 09:14:49  13197s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:14:49  13197s] #  Totals |    31|    23|     13|      2|      2|   1|     72|
[05/28 09:14:49  13197s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:49  13197s] #
[05/28 09:14:49  13197s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3471.23 (MB), peak = 4457.44 (MB)
[05/28 09:14:49  13197s] #start 16th fixing drc iteration ...
[05/28 09:14:59  13207s] ### Gcell dirty-map stats: routing = 18.20%
[05/28 09:14:59  13207s] #   number of violations = 72
[05/28 09:14:59  13207s] #
[05/28 09:14:59  13207s] #  By Layer and Type:
[05/28 09:14:59  13207s] #
[05/28 09:14:59  13207s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:59  13207s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:14:59  13207s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:59  13207s] #  M1     |    29|    14|     13|      2|      2|   1|     61|
[05/28 09:14:59  13207s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:14:59  13207s] #  Totals |    31|    23|     13|      2|      2|   1|     72|
[05/28 09:14:59  13207s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:14:59  13207s] #
[05/28 09:14:59  13207s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3471.51 (MB), peak = 4457.44 (MB)
[05/28 09:14:59  13207s] #start 17th fixing drc iteration ...
[05/28 09:15:12  13220s] ### Gcell dirty-map stats: routing = 18.20%
[05/28 09:15:12  13220s] #   number of violations = 72
[05/28 09:15:12  13220s] #
[05/28 09:15:12  13220s] #  By Layer and Type:
[05/28 09:15:12  13220s] #
[05/28 09:15:12  13220s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:12  13220s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:15:12  13220s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:12  13220s] #  M1     |    29|    14|     13|      2|      2|   1|     61|
[05/28 09:15:12  13220s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:15:12  13220s] #  Totals |    31|    23|     13|      2|      2|   1|     72|
[05/28 09:15:12  13220s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:12  13220s] #
[05/28 09:15:12  13220s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3470.93 (MB), peak = 4457.44 (MB)
[05/28 09:15:12  13220s] #start 18th fixing drc iteration ...
[05/28 09:15:28  13236s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:15:28  13236s] #   number of violations = 72
[05/28 09:15:28  13236s] #
[05/28 09:15:28  13236s] #  By Layer and Type:
[05/28 09:15:28  13236s] #
[05/28 09:15:28  13236s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:28  13236s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:15:28  13236s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:28  13236s] #  M1     |    29|    14|     13|      1|      2|   1|     60|
[05/28 09:15:28  13236s] #  M2     |     3|     9|      0|      0|      0|   0|     12|
[05/28 09:15:28  13236s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:15:28  13236s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:28  13236s] #
[05/28 09:15:28  13236s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3498.48 (MB), peak = 4457.44 (MB)
[05/28 09:15:28  13236s] #start 19th fixing drc iteration ...
[05/28 09:15:32  13240s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:15:32  13240s] #   number of violations = 72
[05/28 09:15:32  13240s] #
[05/28 09:15:32  13240s] #  By Layer and Type:
[05/28 09:15:32  13240s] #
[05/28 09:15:32  13240s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:32  13240s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:15:32  13240s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:32  13240s] #  M1     |    29|    14|     13|      1|      2|   1|     60|
[05/28 09:15:32  13240s] #  M2     |     3|     9|      0|      0|      0|   0|     12|
[05/28 09:15:32  13240s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:15:32  13240s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:32  13240s] #
[05/28 09:15:32  13240s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3493.39 (MB), peak = 4457.44 (MB)
[05/28 09:15:32  13240s] #start 20th fixing drc iteration ...
[05/28 09:15:37  13245s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:15:37  13245s] #   number of violations = 72
[05/28 09:15:37  13245s] #
[05/28 09:15:37  13245s] #  By Layer and Type:
[05/28 09:15:37  13245s] #
[05/28 09:15:37  13245s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:37  13245s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:15:37  13245s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:37  13245s] #  M1     |    29|    14|     13|      1|      2|   1|     60|
[05/28 09:15:37  13245s] #  M2     |     3|     9|      0|      0|      0|   0|     12|
[05/28 09:15:37  13245s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:15:37  13245s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:37  13245s] #
[05/28 09:15:37  13245s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3487.20 (MB), peak = 4457.44 (MB)
[05/28 09:15:37  13245s] #start 21th fixing drc iteration ...
[05/28 09:15:45  13253s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:15:45  13253s] #   number of violations = 72
[05/28 09:15:45  13253s] #
[05/28 09:15:45  13253s] #  By Layer and Type:
[05/28 09:15:45  13253s] #
[05/28 09:15:45  13253s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:45  13253s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:15:45  13253s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:45  13253s] #  M1     |    29|    14|     13|      1|      2|   1|     60|
[05/28 09:15:45  13253s] #  M2     |     3|     9|      0|      0|      0|   0|     12|
[05/28 09:15:45  13253s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:15:45  13253s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:45  13253s] #
[05/28 09:15:45  13253s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3481.03 (MB), peak = 4457.44 (MB)
[05/28 09:15:45  13253s] #start 22th fixing drc iteration ...
[05/28 09:15:55  13263s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:15:55  13263s] #   number of violations = 72
[05/28 09:15:55  13263s] #
[05/28 09:15:55  13263s] #  By Layer and Type:
[05/28 09:15:55  13263s] #
[05/28 09:15:55  13263s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:55  13263s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:15:55  13263s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:55  13263s] #  M1     |    29|    14|     13|      1|      2|   1|     60|
[05/28 09:15:55  13263s] #  M2     |     3|     9|      0|      0|      0|   0|     12|
[05/28 09:15:55  13263s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:15:55  13263s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:15:55  13263s] #
[05/28 09:15:55  13263s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3479.70 (MB), peak = 4457.44 (MB)
[05/28 09:15:55  13263s] #start 23th fixing drc iteration ...
[05/28 09:16:08  13276s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:16:08  13276s] #   number of violations = 72
[05/28 09:16:08  13276s] #
[05/28 09:16:08  13276s] #  By Layer and Type:
[05/28 09:16:08  13276s] #
[05/28 09:16:08  13276s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:08  13276s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:16:08  13276s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:08  13276s] #  M1     |    30|    14|     13|      1|      2|   1|     61|
[05/28 09:16:08  13276s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:16:08  13276s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:16:08  13276s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:08  13276s] #
[05/28 09:16:08  13276s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3479.70 (MB), peak = 4457.44 (MB)
[05/28 09:16:08  13276s] #start 24th fixing drc iteration ...
[05/28 09:16:25  13293s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:16:25  13293s] #   number of violations = 72
[05/28 09:16:25  13293s] #
[05/28 09:16:25  13293s] #  By Layer and Type:
[05/28 09:16:25  13293s] #
[05/28 09:16:25  13293s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:25  13293s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:16:25  13293s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:25  13293s] #  M1     |    30|    14|     13|      1|      2|   1|     61|
[05/28 09:16:25  13293s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:16:25  13293s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:16:25  13293s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:25  13293s] #
[05/28 09:16:25  13293s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3479.04 (MB), peak = 4457.44 (MB)
[05/28 09:16:25  13293s] #start 25th fixing drc iteration ...
[05/28 09:16:30  13298s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:16:30  13298s] #   number of violations = 72
[05/28 09:16:30  13298s] #
[05/28 09:16:30  13298s] #  By Layer and Type:
[05/28 09:16:30  13298s] #
[05/28 09:16:30  13298s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:30  13298s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:16:30  13298s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:30  13298s] #  M1     |    30|    14|     13|      1|      2|   1|     61|
[05/28 09:16:30  13298s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:16:30  13298s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:16:30  13298s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:30  13298s] #
[05/28 09:16:30  13298s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3478.00 (MB), peak = 4457.44 (MB)
[05/28 09:16:30  13298s] #start 26th fixing drc iteration ...
[05/28 09:16:36  13304s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:16:36  13304s] #   number of violations = 72
[05/28 09:16:36  13304s] #
[05/28 09:16:36  13304s] #  By Layer and Type:
[05/28 09:16:36  13304s] #
[05/28 09:16:36  13304s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:36  13304s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:16:36  13304s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:36  13304s] #  M1     |    30|    14|     13|      1|      2|   1|     61|
[05/28 09:16:36  13304s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:16:36  13304s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:16:36  13304s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:36  13304s] #
[05/28 09:16:36  13304s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3475.79 (MB), peak = 4457.44 (MB)
[05/28 09:16:36  13304s] #start 27th fixing drc iteration ...
[05/28 09:16:44  13313s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:16:44  13313s] #   number of violations = 72
[05/28 09:16:44  13313s] #
[05/28 09:16:44  13313s] #  By Layer and Type:
[05/28 09:16:44  13313s] #
[05/28 09:16:44  13313s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:44  13313s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:16:44  13313s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:44  13313s] #  M1     |    30|    14|     13|      1|      2|   1|     61|
[05/28 09:16:44  13313s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:16:44  13313s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:16:44  13313s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:44  13313s] #
[05/28 09:16:44  13313s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3474.06 (MB), peak = 4457.44 (MB)
[05/28 09:16:44  13313s] #start 28th fixing drc iteration ...
[05/28 09:16:55  13323s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:16:55  13323s] #   number of violations = 72
[05/28 09:16:55  13323s] #
[05/28 09:16:55  13323s] #  By Layer and Type:
[05/28 09:16:55  13323s] #
[05/28 09:16:55  13323s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:55  13323s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:16:55  13323s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:55  13323s] #  M1     |    30|    14|     13|      1|      2|   1|     61|
[05/28 09:16:55  13323s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:16:55  13323s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:16:55  13323s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:16:55  13323s] #
[05/28 09:16:55  13323s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3472.52 (MB), peak = 4457.44 (MB)
[05/28 09:16:55  13323s] #start 29th fixing drc iteration ...
[05/28 09:17:07  13336s] ### Gcell dirty-map stats: routing = 18.68%
[05/28 09:17:07  13336s] #   number of violations = 72
[05/28 09:17:07  13336s] #
[05/28 09:17:07  13336s] #  By Layer and Type:
[05/28 09:17:07  13336s] #
[05/28 09:17:07  13336s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:17:07  13336s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:17:07  13336s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:17:07  13336s] #  M1     |    30|    14|     13|      1|      2|   1|     61|
[05/28 09:17:07  13336s] #  M2     |     2|     9|      0|      0|      0|   0|     11|
[05/28 09:17:07  13336s] #  Totals |    32|    23|     13|      1|      2|   1|     72|
[05/28 09:17:07  13336s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:17:07  13336s] #
[05/28 09:17:07  13336s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3472.96 (MB), peak = 4457.44 (MB)
[05/28 09:17:07  13336s] #start 30th fixing drc iteration ...
[05/28 09:17:22  13350s] ### Gcell dirty-map stats: routing = 21.12%
[05/28 09:17:22  13350s] #   number of violations = 54
[05/28 09:17:22  13350s] #
[05/28 09:17:22  13350s] #  By Layer and Type:
[05/28 09:17:22  13350s] #
[05/28 09:17:22  13350s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:17:22  13350s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:17:22  13350s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:17:22  13350s] #  M1     |    21|    11|     10|      1|      2|   1|     46|
[05/28 09:17:22  13350s] #  M2     |     2|     6|      0|      0|      0|   0|      8|
[05/28 09:17:22  13350s] #  Totals |    23|    17|     10|      1|      2|   1|     54|
[05/28 09:17:22  13350s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:17:22  13350s] #
[05/28 09:17:22  13350s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3473.07 (MB), peak = 4457.44 (MB)
[05/28 09:17:22  13350s] #Complete Detail Routing.
[05/28 09:17:22  13351s] #Total wire length = 6082 um.
[05/28 09:17:22  13351s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:17:22  13351s] #Total wire length on LAYER M1 = 115 um.
[05/28 09:17:22  13351s] #Total wire length on LAYER M2 = 1287 um.
[05/28 09:17:22  13351s] #Total wire length on LAYER C1 = 1776 um.
[05/28 09:17:22  13351s] #Total wire length on LAYER C2 = 1837 um.
[05/28 09:17:22  13351s] #Total wire length on LAYER C3 = 1059 um.
[05/28 09:17:22  13351s] #Total wire length on LAYER C4 = 6 um.
[05/28 09:17:22  13351s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:17:22  13351s] #Total wire length on LAYER JA = 0 um.
[05/28 09:17:22  13351s] #Total wire length on LAYER QA = 0 um.
[05/28 09:17:22  13351s] #Total wire length on LAYER QB = 0 um.
[05/28 09:17:22  13351s] #Total wire length on LAYER LB = 0 um.
[05/28 09:17:22  13351s] #Total number of vias = 9674
[05/28 09:17:22  13351s] #Total number of multi-cut vias = 6740 ( 69.7%)
[05/28 09:17:22  13351s] #Total number of single cut vias = 2934 ( 30.3%)
[05/28 09:17:22  13351s] #Up-Via Summary (total 9674):
[05/28 09:17:22  13351s] #                   single-cut          multi-cut      Total
[05/28 09:17:22  13351s] #-----------------------------------------------------------
[05/28 09:17:22  13351s] # M1               879 ( 58.9%)       613 ( 41.1%)       1492
[05/28 09:17:22  13351s] # M2              1302 ( 32.0%)      2769 ( 68.0%)       4071
[05/28 09:17:22  13351s] # C1               600 ( 21.3%)      2215 ( 78.7%)       2815
[05/28 09:17:22  13351s] # C2               149 ( 11.6%)      1138 ( 88.4%)       1287
[05/28 09:17:22  13351s] # C3                 4 ( 44.4%)         5 ( 55.6%)          9
[05/28 09:17:22  13351s] #-----------------------------------------------------------
[05/28 09:17:22  13351s] #                 2934 ( 30.3%)      6740 ( 69.7%)       9674 
[05/28 09:17:22  13351s] #
[05/28 09:17:22  13351s] #Total number of DRC violations = 54
[05/28 09:17:22  13351s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:17:22  13351s] #Cpu time = 00:04:39
[05/28 09:17:22  13351s] #Elapsed time = 00:04:38
[05/28 09:17:22  13351s] #Increased memory = 34.83 (MB)
[05/28 09:17:22  13351s] #Total memory = 3472.41 (MB)
[05/28 09:17:22  13351s] #Peak memory = 4457.44 (MB)
[05/28 09:17:22  13351s] ### detail_route design signature (537): route=329019285 flt_obj=0 vio=1990665956 shield_wire=1
[05/28 09:17:22  13351s] ### Time Record (DB Export) is installed.
[05/28 09:17:22  13351s] ### export design design signature (538): route=329019285 fixed_route=2147340251 flt_obj=0 vio=1990665956 swire=282492057 shield_wire=1 net_attr=1594506023 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:17:22  13351s] ### Time Record (DB Export) is uninstalled.
[05/28 09:17:22  13351s] ### Time Record (Post Callback) is installed.
[05/28 09:17:22  13351s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:17:22  13351s] #
[05/28 09:17:22  13351s] #detailRoute statistics:
[05/28 09:17:22  13351s] #Cpu time = 00:04:39
[05/28 09:17:22  13351s] #Elapsed time = 00:04:38
[05/28 09:17:22  13351s] #Increased memory = 12.93 (MB)
[05/28 09:17:22  13351s] #Total memory = 3455.04 (MB)
[05/28 09:17:22  13351s] #Peak memory = 4457.44 (MB)
[05/28 09:17:22  13351s] #Number of warnings = 34
[05/28 09:17:22  13351s] #Total number of warnings = 326
[05/28 09:17:22  13351s] #Number of fails = 0
[05/28 09:17:22  13351s] #Total number of fails = 0
[05/28 09:17:22  13351s] #Complete detailRoute on Wed May 28 09:17:22 2025
[05/28 09:17:22  13351s] #
[05/28 09:17:22  13351s] ### import design signature (539): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:17:22  13351s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:22  13351s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:22  13351s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:22  13351s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:22  13351s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:17:22  13351s] #% End detailRoute (date=05/28 09:17:22, total cpu=0:04:39, real=0:04:38, peak res=3745.3M, current mem=3448.5M)
[05/28 09:17:22  13351s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:17:22  13351s] #
[05/28 09:17:22  13351s] #  Scalability Statistics
[05/28 09:17:22  13351s] #
[05/28 09:17:22  13351s] #-------------------------+---------+-------------+------------+
[05/28 09:17:22  13351s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:17:22  13351s] #-------------------------+---------+-------------+------------+
[05/28 09:17:22  13351s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:17:22  13351s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:17:22  13351s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:17:22  13351s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:17:22  13351s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:17:22  13351s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:17:22  13351s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:17:22  13351s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/28 09:17:22  13351s] #  Detail Routing         | 00:04:37|     00:04:36|         1.0|
[05/28 09:17:22  13351s] #  Entire Command         | 00:04:39|     00:04:39|         1.0|
[05/28 09:17:22  13351s] #-------------------------+---------+-------------+------------+
[05/28 09:17:22  13351s] #
[05/28 09:17:23  13351s] **ERROR: (IMPQTF-4044):	Error occurs when 'R' is executed with the error message: 'invalid command name "R"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPQTF-4044):	Error occurs when 'H#R' is executed with the error message: 'invalid command name "H#R"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPQTF-4044):	Error occurs when '?fnR' is executed with the error message: 'invalid command name "?fnR"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> zoomBox -112.28000 -70.76800 289.29300 258.13900
[05/28 09:17:27  13352s] <CMD> zoomBox -40.74200 -21.57000 137.43900 124.36900
[05/28 09:17:28  13352s] <CMD> zoomBox -7.08100 -3.01500 85.93100 73.16600
[05/28 09:17:39  13355s] <CMD> setNanoRouteMode -route_detail_end_iteration 20
[05/28 09:17:41  13355s] <CMD> verify_drc
[05/28 09:17:41  13355s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:17:41  13355s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:17:41  13355s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:17:41  13355s]  *** Starting Verify DRC (MEM: 4521.4) ***
[05/28 09:17:41  13355s] 
[05/28 09:17:41  13356s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:41  13356s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:41  13356s]   VERIFY DRC ...... Starting Verification
[05/28 09:17:41  13356s]   VERIFY DRC ...... Initializing
[05/28 09:17:41  13356s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:17:41  13356s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:17:41  13356s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:17:41  13356s]   VERIFY DRC ...... Using new threading
[05/28 09:17:41  13356s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:17:42  13356s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:17:42  13356s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:17:42  13356s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 09:17:42  13356s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:17:42  13356s]   VERIFY DRC ...... Sub-Area : 3 complete 23 Viols.
[05/28 09:17:42  13356s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:17:42  13356s]   VERIFY DRC ...... Sub-Area : 4 complete 13 Viols.
[05/28 09:17:42  13356s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:17:42  13356s]   VERIFY DRC ...... Using new threading
[05/28 09:17:42  13356s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:17:42  13356s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:17:42  13356s] 
[05/28 09:17:42  13356s]   Verification Complete : 52 Viols.
[05/28 09:17:42  13356s] 
[05/28 09:17:42  13356s]  Violation Summary By Layer and Type:
[05/28 09:17:42  13356s] 
[05/28 09:17:42  13356s] 	          Short    Color   EOLCol   MinStp   CShort   CutSpc      Enc   Totals
[05/28 09:17:42  13356s] 	M1           19       11       11        3        0        0        0       44
[05/28 09:17:42  13356s] 	V1            0        0        0        0        2        1        1        4
[05/28 09:17:42  13356s] 	M2            2        2        0        0        0        0        0        4
[05/28 09:17:42  13356s] 	Totals       21       13       11        3        2        1        1       52
[05/28 09:17:42  13356s] 
[05/28 09:17:42  13356s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 09:17:42  13356s] 
[05/28 09:17:42  13356s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:17:51  13358s] <CMD> ecoRoute -fix_drc
[05/28 09:17:51  13358s] ### Time Record (ecoRoute) is installed.
[05/28 09:17:51  13358s] **INFO: User settings:
[05/28 09:17:51  13358s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:17:51  13358s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:17:51  13358s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:17:51  13358s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:17:51  13358s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:17:51  13358s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:17:51  13358s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:17:51  13358s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:17:51  13358s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:17:51  13358s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:17:51  13358s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:17:51  13358s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:17:51  13358s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:17:51  13358s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:17:51  13358s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:17:51  13358s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:17:51  13358s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:17:51  13358s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:17:51  13358s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:17:51  13358s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:17:51  13358s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:17:51  13358s] setDesignMode -process                                                                    22
[05/28 09:17:51  13358s] 
[05/28 09:17:51  13358s] #% Begin detailRoute (date=05/28 09:17:51, mem=3454.2M)
[05/28 09:17:51  13358s] 
[05/28 09:17:51  13358s] detailRoute -fix_drc
[05/28 09:17:51  13358s] 
[05/28 09:17:51  13358s] #Start detailRoute on Wed May 28 09:17:51 2025
[05/28 09:17:51  13358s] #
[05/28 09:17:51  13358s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:17:51  13358s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:17:51  13358s] ### Time Record (detailRoute) is installed.
[05/28 09:17:51  13358s] ### Time Record (Pre Callback) is installed.
[05/28 09:17:51  13358s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:17:51  13358s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:17:51  13358s] ### Time Record (DB Import) is installed.
[05/28 09:17:51  13358s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:17:51  13358s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:17:51  13358s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:17:51  13358s] eee: pegSigSF=1.070000
[05/28 09:17:51  13358s] Initializing multi-corner resistance tables ...
[05/28 09:17:51  13358s] eee: Grid unit RC data computation started
[05/28 09:17:51  13358s] eee: Grid unit RC data computation completed
[05/28 09:17:51  13358s] eee: l=1 avDens=0.006713 usedTrk=52.812222 availTrk=7867.241379 sigTrk=52.812222
[05/28 09:17:51  13358s] eee: l=2 avDens=0.042167 usedTrk=250.473703 availTrk=5940.000000 sigTrk=250.473703
[05/28 09:17:51  13358s] eee: l=3 avDens=0.105438 usedTrk=328.966112 availTrk=3120.000000 sigTrk=328.966112
[05/28 09:17:51  13358s] eee: l=4 avDens=0.109051 usedTrk=340.238889 availTrk=3120.000000 sigTrk=340.238889
[05/28 09:17:51  13358s] eee: l=5 avDens=0.066720 usedTrk=196.157038 availTrk=2940.000000 sigTrk=196.157038
[05/28 09:17:51  13358s] eee: l=6 avDens=0.004931 usedTrk=1.183333 availTrk=240.000000 sigTrk=1.183333
[05/28 09:17:51  13358s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:17:51  13358s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:17:51  13358s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:17:51  13358s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:17:51  13358s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:17:51  13358s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:17:51  13358s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.246799 uaWl=1.000000 uaWlH=0.460800 aWlH=0.000000 lMod=0 pMax=0.876600 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:17:51  13358s] eee: NetCapCache creation started. (Current Mem: 4530.508M) 
[05/28 09:17:51  13358s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4530.508M) 
[05/28 09:17:51  13358s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:17:51  13358s] eee: Metal Layers Info:
[05/28 09:17:51  13358s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:17:51  13358s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:17:51  13358s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:17:51  13358s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:17:51  13358s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:17:51  13358s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:17:51  13358s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:17:51  13358s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:17:51  13358s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:17:51  13358s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:17:51  13358s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:17:51  13358s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:17:51  13358s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:17:51  13358s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:17:51  13358s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:17:51  13358s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:17:51  13358s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:17:51  13358s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:17:51  13358s] ### Net info: total nets: 1152
[05/28 09:17:51  13358s] ### Net info: dirty nets: 0
[05/28 09:17:51  13358s] ### Net info: marked as disconnected nets: 0
[05/28 09:17:51  13358s] ### Net info: fully routed nets: 1150
[05/28 09:17:51  13358s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:17:51  13358s] ### Net info: unrouted nets: 0
[05/28 09:17:51  13358s] ### Net info: re-extraction nets: 0
[05/28 09:17:51  13358s] ### Net info: ignored nets: 0
[05/28 09:17:51  13358s] ### Net info: skip routing nets: 0
[05/28 09:17:51  13358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:51  13358s] ### import design signature (540): route=1166523808 fixed_route=2147340251 flt_obj=0 vio=710373983 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:17:51  13358s] ### Time Record (DB Import) is uninstalled.
[05/28 09:17:51  13358s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:17:51  13358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:51  13358s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:17:51  13358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:51  13358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:51  13358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:51  13358s] ### Time Record (Data Preparation) is installed.
[05/28 09:17:51  13358s] #Start routing data preparation on Wed May 28 09:17:51 2025
[05/28 09:17:51  13358s] #
[05/28 09:17:51  13358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:51  13358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:51  13358s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:17:51  13358s] #Initial pin access analysis.
[05/28 09:17:51  13358s] #Detail pin access analysis.
[05/28 09:17:51  13358s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:17:51  13358s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:17:51  13358s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:17:51  13358s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:17:51  13358s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:17:51  13358s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:17:51  13358s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:17:51  13358s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:17:51  13358s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:17:51  13358s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:17:51  13358s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:17:51  13358s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:17:51  13358s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:17:51  13358s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:17:51  13358s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:17:51  13358s] #pin_access_rlayer=3(C1)
[05/28 09:17:51  13358s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:17:51  13358s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:17:51  13358s] #enable_dpt_layer_shield=F
[05/28 09:17:51  13358s] #has_line_end_grid=F
[05/28 09:17:51  13358s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:17:51  13358s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3452.71 (MB), peak = 4457.44 (MB)
[05/28 09:17:51  13358s] #Regenerating Ggrids automatically.
[05/28 09:17:51  13358s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:17:51  13358s] #Using automatically generated G-grids.
[05/28 09:17:52  13360s] #Done routing data preparation.
[05/28 09:17:52  13360s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3457.38 (MB), peak = 4457.44 (MB)
[05/28 09:17:52  13360s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:17:52  13360s] ### Time Record (Detail Routing) is installed.
[05/28 09:17:52  13360s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:52  13360s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:52  13360s] ### Time Record (Data Preparation) is installed.
[05/28 09:17:52  13360s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:17:53  13360s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:17:53  13360s] #Start instance access analysis using 1 thread...
[05/28 09:17:53  13360s] #Set layer M1 to be advanced pin access layer.
[05/28 09:17:53  13360s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:17:53  13360s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:17:53  13360s] #30 instance pins are hard to access
[05/28 09:17:53  13360s] #Instance access analysis statistics:
[05/28 09:17:53  13360s] #Cpu time = 00:00:00
[05/28 09:17:53  13360s] #Elapsed time = 00:00:00
[05/28 09:17:53  13360s] #Increased memory = 0.00 (MB)
[05/28 09:17:53  13360s] #Total memory = 3457.38 (MB)
[05/28 09:17:53  13360s] #Peak memory = 4457.44 (MB)
[05/28 09:17:53  13360s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:17:53  13360s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:17:53  13360s] #
[05/28 09:17:53  13360s] #Start Detail Routing..
[05/28 09:17:53  13360s] #start initial detail routing ...
[05/28 09:17:53  13360s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:17:53  13360s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:17:53  13360s] #   number of violations = 106
[05/28 09:17:53  13360s] #
[05/28 09:17:53  13360s] #  By Layer and Type:
[05/28 09:17:53  13360s] #
[05/28 09:17:53  13360s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:17:53  13360s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:17:53  13360s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:17:53  13360s] #  M1     |    40|      3|    22|     21|      2|      4|   2|     94|
[05/28 09:17:53  13360s] #  M2     |     4|      0|     8|      0|      0|      0|   0|     12|
[05/28 09:17:53  13360s] #  Totals |    44|      3|    30|     21|      2|      4|   2|    106|
[05/28 09:17:53  13360s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:17:53  13360s] #
[05/28 09:17:53  13360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3459.64 (MB), peak = 4457.44 (MB)
[05/28 09:17:53  13360s] #start 1st fixing drc iteration ...
[05/28 09:17:56  13364s] ### Gcell dirty-map stats: routing = 3.04%
[05/28 09:17:56  13364s] #   number of violations = 82
[05/28 09:17:56  13364s] #
[05/28 09:17:56  13364s] #  By Layer and Type:
[05/28 09:17:56  13364s] #
[05/28 09:17:56  13364s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:17:56  13364s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:17:56  13364s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:17:56  13364s] #  M1     |    36|      3|    14|     13|      2|      2|   2|     72|
[05/28 09:17:56  13364s] #  M2     |     2|      0|     8|      0|      0|      0|   0|     10|
[05/28 09:17:56  13364s] #  Totals |    38|      3|    22|     13|      2|      2|   2|     82|
[05/28 09:17:56  13364s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:17:56  13364s] #
[05/28 09:17:56  13364s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3460.31 (MB), peak = 4457.44 (MB)
[05/28 09:17:56  13364s] #start 2nd fixing drc iteration ...
[05/28 09:18:02  13369s] ### Gcell dirty-map stats: routing = 4.04%
[05/28 09:18:02  13369s] #   number of violations = 80
[05/28 09:18:02  13369s] #
[05/28 09:18:02  13369s] #  By Layer and Type:
[05/28 09:18:02  13369s] #
[05/28 09:18:02  13369s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:18:02  13369s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:18:02  13369s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:18:02  13369s] #  M1     |    34|      3|    14|     13|      2|      2|   2|     70|
[05/28 09:18:02  13369s] #  M2     |     2|      0|     8|      0|      0|      0|   0|     10|
[05/28 09:18:02  13369s] #  Totals |    36|      3|    22|     13|      2|      2|   2|     80|
[05/28 09:18:02  13369s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:18:02  13369s] #
[05/28 09:18:02  13369s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3461.15 (MB), peak = 4457.44 (MB)
[05/28 09:18:02  13369s] #start 3rd fixing drc iteration ...
[05/28 09:18:09  13376s] ### Gcell dirty-map stats: routing = 5.00%
[05/28 09:18:09  13376s] #   number of violations = 80
[05/28 09:18:09  13376s] #
[05/28 09:18:09  13376s] #  By Layer and Type:
[05/28 09:18:09  13376s] #
[05/28 09:18:09  13376s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:18:09  13376s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:18:09  13376s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:18:09  13376s] #  M1     |    34|      3|    14|     13|      2|      2|   2|     70|
[05/28 09:18:09  13376s] #  M2     |     2|      0|     8|      0|      0|      0|   0|     10|
[05/28 09:18:09  13376s] #  Totals |    36|      3|    22|     13|      2|      2|   2|     80|
[05/28 09:18:09  13376s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:18:09  13376s] #
[05/28 09:18:09  13376s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3461.89 (MB), peak = 4457.44 (MB)
[05/28 09:18:09  13376s] #start 4th fixing drc iteration ...
[05/28 09:18:18  13385s] ### Gcell dirty-map stats: routing = 9.44%
[05/28 09:18:18  13385s] #   number of violations = 72
[05/28 09:18:18  13385s] #
[05/28 09:18:18  13385s] #  By Layer and Type:
[05/28 09:18:18  13385s] #
[05/28 09:18:18  13385s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 09:18:18  13385s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 09:18:18  13385s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 09:18:18  13385s] #  M1     |    31|      3|    10|     11|      2|   2|      3|     62|
[05/28 09:18:18  13385s] #  M2     |     2|      0|     8|      0|      0|   0|      0|     10|
[05/28 09:18:18  13385s] #  Totals |    33|      3|    18|     11|      2|   2|      3|     72|
[05/28 09:18:18  13385s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 09:18:18  13385s] #
[05/28 09:18:18  13385s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3461.72 (MB), peak = 4457.44 (MB)
[05/28 09:18:18  13385s] #start 5th fixing drc iteration ...
[05/28 09:18:30  13397s] ### Gcell dirty-map stats: routing = 15.16%
[05/28 09:18:30  13397s] #   number of violations = 63
[05/28 09:18:30  13397s] #
[05/28 09:18:30  13397s] #  By Layer and Type:
[05/28 09:18:30  13397s] #
[05/28 09:18:30  13397s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:30  13397s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:18:30  13397s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:30  13397s] #  M1     |    30|    10|      9|      1|      2|   1|     53|
[05/28 09:18:30  13397s] #  M2     |     2|     8|      0|      0|      0|   0|     10|
[05/28 09:18:30  13397s] #  Totals |    32|    18|      9|      1|      2|   1|     63|
[05/28 09:18:30  13397s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:30  13397s] #
[05/28 09:18:30  13398s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3462.10 (MB), peak = 4457.44 (MB)
[05/28 09:18:30  13398s] #start 6th fixing drc iteration ...
[05/28 09:18:47  13415s] ### Gcell dirty-map stats: routing = 19.16%
[05/28 09:18:47  13415s] #   number of violations = 61
[05/28 09:18:47  13415s] #
[05/28 09:18:47  13415s] #  By Layer and Type:
[05/28 09:18:47  13415s] #
[05/28 09:18:47  13415s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:47  13415s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:18:47  13415s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:47  13415s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:18:47  13415s] #  M2     |     2|     8|      0|      0|      0|   0|     10|
[05/28 09:18:47  13415s] #  Totals |    30|    18|      9|      1|      2|   1|     61|
[05/28 09:18:47  13415s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:47  13415s] #
[05/28 09:18:47  13415s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3466.06 (MB), peak = 4457.44 (MB)
[05/28 09:18:47  13415s] #start 7th fixing drc iteration ...
[05/28 09:18:52  13419s] ### Gcell dirty-map stats: routing = 19.20%
[05/28 09:18:52  13419s] #   number of violations = 58
[05/28 09:18:52  13419s] #
[05/28 09:18:52  13419s] #  By Layer and Type:
[05/28 09:18:52  13419s] #
[05/28 09:18:52  13419s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:52  13419s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:18:52  13419s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:52  13419s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:18:52  13419s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:18:52  13419s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:18:52  13419s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:52  13419s] #
[05/28 09:18:52  13419s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3465.61 (MB), peak = 4457.44 (MB)
[05/28 09:18:52  13419s] #start 8th fixing drc iteration ...
[05/28 09:18:58  13426s] ### Gcell dirty-map stats: routing = 19.20%
[05/28 09:18:58  13426s] #   number of violations = 58
[05/28 09:18:58  13426s] #
[05/28 09:18:58  13426s] #  By Layer and Type:
[05/28 09:18:58  13426s] #
[05/28 09:18:58  13426s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:58  13426s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:18:58  13426s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:58  13426s] #  M1     |    27|    10|      9|      1|      2|   2|     51|
[05/28 09:18:58  13426s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:18:58  13426s] #  Totals |    29|    15|      9|      1|      2|   2|     58|
[05/28 09:18:58  13426s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:18:58  13426s] #
[05/28 09:18:58  13426s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3465.61 (MB), peak = 4457.44 (MB)
[05/28 09:18:58  13426s] #start 9th fixing drc iteration ...
[05/28 09:19:06  13434s] ### Gcell dirty-map stats: routing = 19.60%
[05/28 09:19:06  13434s] #   number of violations = 58
[05/28 09:19:06  13434s] #
[05/28 09:19:06  13434s] #  By Layer and Type:
[05/28 09:19:06  13434s] #
[05/28 09:19:06  13434s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:06  13434s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:19:06  13434s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:06  13434s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:19:06  13434s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:19:06  13434s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:19:06  13434s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:06  13434s] #
[05/28 09:19:07  13434s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3465.93 (MB), peak = 4457.44 (MB)
[05/28 09:19:07  13434s] #start 10th fixing drc iteration ...
[05/28 09:19:16  13444s] ### Gcell dirty-map stats: routing = 20.08%
[05/28 09:19:16  13444s] #   number of violations = 58
[05/28 09:19:16  13444s] #
[05/28 09:19:16  13444s] #  By Layer and Type:
[05/28 09:19:16  13444s] #
[05/28 09:19:16  13444s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:16  13444s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:19:16  13444s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:16  13444s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:19:16  13444s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:19:16  13444s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:19:16  13444s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:16  13444s] #
[05/28 09:19:17  13444s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3465.71 (MB), peak = 4457.44 (MB)
[05/28 09:19:17  13444s] #start 11th fixing drc iteration ...
[05/28 09:19:29  13457s] ### Gcell dirty-map stats: routing = 20.48%
[05/28 09:19:29  13457s] #   number of violations = 58
[05/28 09:19:29  13457s] #
[05/28 09:19:29  13457s] #  By Layer and Type:
[05/28 09:19:29  13457s] #
[05/28 09:19:29  13457s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:29  13457s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:19:29  13457s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:29  13457s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:19:29  13457s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:19:29  13457s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:19:29  13457s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:29  13457s] #
[05/28 09:19:29  13457s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3465.86 (MB), peak = 4457.44 (MB)
[05/28 09:19:29  13457s] #start 12th fixing drc iteration ...
[05/28 09:19:46  13473s] ### Gcell dirty-map stats: routing = 20.48%
[05/28 09:19:46  13473s] #   number of violations = 58
[05/28 09:19:46  13473s] #
[05/28 09:19:46  13473s] #  By Layer and Type:
[05/28 09:19:46  13473s] #
[05/28 09:19:46  13473s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:46  13473s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:19:46  13473s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:46  13473s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:19:46  13473s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:19:46  13473s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:19:46  13473s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:46  13473s] #
[05/28 09:19:46  13473s] #cpu time = 00:00:17, elapsed time = 00:00:16, memory = 3465.91 (MB), peak = 4457.44 (MB)
[05/28 09:19:46  13473s] #start 13th fixing drc iteration ...
[05/28 09:19:51  13478s] ### Gcell dirty-map stats: routing = 20.48%
[05/28 09:19:51  13478s] #   number of violations = 58
[05/28 09:19:51  13478s] #
[05/28 09:19:51  13478s] #  By Layer and Type:
[05/28 09:19:51  13478s] #
[05/28 09:19:51  13478s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:51  13478s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:19:51  13478s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:51  13478s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:19:51  13478s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:19:51  13478s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:19:51  13478s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:51  13478s] #
[05/28 09:19:51  13478s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3465.37 (MB), peak = 4457.44 (MB)
[05/28 09:19:51  13478s] #start 14th fixing drc iteration ...
[05/28 09:19:57  13484s] ### Gcell dirty-map stats: routing = 20.48%
[05/28 09:19:57  13484s] #   number of violations = 58
[05/28 09:19:57  13484s] #
[05/28 09:19:57  13484s] #  By Layer and Type:
[05/28 09:19:57  13484s] #
[05/28 09:19:57  13484s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:57  13484s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:19:57  13484s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:57  13484s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:19:57  13484s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:19:57  13484s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:19:57  13484s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:19:57  13484s] #
[05/28 09:19:57  13484s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3464.82 (MB), peak = 4457.44 (MB)
[05/28 09:19:57  13484s] #start 15th fixing drc iteration ...
[05/28 09:20:05  13493s] ### Gcell dirty-map stats: routing = 20.48%
[05/28 09:20:05  13493s] #   number of violations = 58
[05/28 09:20:05  13493s] #
[05/28 09:20:05  13493s] #  By Layer and Type:
[05/28 09:20:05  13493s] #
[05/28 09:20:05  13493s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:05  13493s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:20:05  13493s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:05  13493s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:20:05  13493s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:20:05  13493s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:20:05  13493s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:05  13493s] #
[05/28 09:20:05  13493s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3465.14 (MB), peak = 4457.44 (MB)
[05/28 09:20:05  13493s] #start 16th fixing drc iteration ...
[05/28 09:20:16  13503s] ### Gcell dirty-map stats: routing = 20.48%
[05/28 09:20:16  13503s] #   number of violations = 58
[05/28 09:20:16  13503s] #
[05/28 09:20:16  13503s] #  By Layer and Type:
[05/28 09:20:16  13503s] #
[05/28 09:20:16  13503s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:16  13503s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:20:16  13503s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:16  13503s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:20:16  13503s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:20:16  13503s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:20:16  13503s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:16  13503s] #
[05/28 09:20:16  13503s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3465.06 (MB), peak = 4457.44 (MB)
[05/28 09:20:16  13503s] #start 17th fixing drc iteration ...
[05/28 09:20:29  13517s] ### Gcell dirty-map stats: routing = 20.48%
[05/28 09:20:29  13517s] #   number of violations = 58
[05/28 09:20:29  13517s] #
[05/28 09:20:29  13517s] #  By Layer and Type:
[05/28 09:20:29  13517s] #
[05/28 09:20:29  13517s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:29  13517s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:20:29  13517s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:29  13517s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:20:29  13517s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:20:29  13517s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:20:29  13517s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:29  13517s] #
[05/28 09:20:29  13517s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3467.54 (MB), peak = 4457.44 (MB)
[05/28 09:20:29  13517s] #start 18th fixing drc iteration ...
[05/28 09:20:46  13534s] ### Gcell dirty-map stats: routing = 20.48%
[05/28 09:20:46  13534s] #   number of violations = 58
[05/28 09:20:46  13534s] #
[05/28 09:20:46  13534s] #  By Layer and Type:
[05/28 09:20:46  13534s] #
[05/28 09:20:46  13534s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:46  13534s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:20:46  13534s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:46  13534s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:20:46  13534s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:20:46  13534s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:20:46  13534s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:46  13534s] #
[05/28 09:20:46  13534s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3467.87 (MB), peak = 4457.44 (MB)
[05/28 09:20:46  13534s] #start 19th fixing drc iteration ...
[05/28 09:20:51  13539s] ### Gcell dirty-map stats: routing = 20.48%
[05/28 09:20:51  13539s] #   number of violations = 58
[05/28 09:20:51  13539s] #
[05/28 09:20:51  13539s] #  By Layer and Type:
[05/28 09:20:51  13539s] #
[05/28 09:20:51  13539s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:51  13539s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:20:51  13539s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:51  13539s] #  M1     |    28|    10|      9|      1|      2|   1|     51|
[05/28 09:20:51  13539s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:20:51  13539s] #  Totals |    30|    15|      9|      1|      2|   1|     58|
[05/28 09:20:51  13539s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:51  13539s] #
[05/28 09:20:51  13539s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3466.73 (MB), peak = 4457.44 (MB)
[05/28 09:20:51  13539s] #start 20th fixing drc iteration ...
[05/28 09:20:57  13545s] ### Gcell dirty-map stats: routing = 20.48%
[05/28 09:20:57  13545s] #   number of violations = 55
[05/28 09:20:57  13545s] #
[05/28 09:20:57  13545s] #  By Layer and Type:
[05/28 09:20:57  13545s] #
[05/28 09:20:57  13545s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:57  13545s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:20:57  13545s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:57  13545s] #  M1     |    28|     9|      9|      1|      1|   1|     49|
[05/28 09:20:57  13545s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:20:57  13545s] #  Totals |    29|    14|      9|      1|      1|   1|     55|
[05/28 09:20:57  13545s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:20:57  13545s] #
[05/28 09:20:57  13545s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3465.82 (MB), peak = 4457.44 (MB)
[05/28 09:20:57  13545s] #Complete Detail Routing.
[05/28 09:20:57  13545s] #Total wire length = 6083 um.
[05/28 09:20:57  13545s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:20:57  13545s] #Total wire length on LAYER M1 = 116 um.
[05/28 09:20:57  13545s] #Total wire length on LAYER M2 = 1286 um.
[05/28 09:20:57  13545s] #Total wire length on LAYER C1 = 1778 um.
[05/28 09:20:57  13545s] #Total wire length on LAYER C2 = 1837 um.
[05/28 09:20:57  13545s] #Total wire length on LAYER C3 = 1060 um.
[05/28 09:20:57  13545s] #Total wire length on LAYER C4 = 6 um.
[05/28 09:20:57  13545s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:20:57  13545s] #Total wire length on LAYER JA = 0 um.
[05/28 09:20:57  13545s] #Total wire length on LAYER QA = 0 um.
[05/28 09:20:57  13545s] #Total wire length on LAYER QB = 0 um.
[05/28 09:20:57  13545s] #Total wire length on LAYER LB = 0 um.
[05/28 09:20:57  13545s] #Total number of vias = 9670
[05/28 09:20:57  13545s] #Total number of multi-cut vias = 6735 ( 69.6%)
[05/28 09:20:57  13545s] #Total number of single cut vias = 2935 ( 30.4%)
[05/28 09:20:57  13545s] #Up-Via Summary (total 9670):
[05/28 09:20:57  13545s] #                   single-cut          multi-cut      Total
[05/28 09:20:57  13545s] #-----------------------------------------------------------
[05/28 09:20:57  13545s] # M1               879 ( 58.9%)       613 ( 41.1%)       1492
[05/28 09:20:57  13545s] # M2              1304 ( 32.0%)      2768 ( 68.0%)       4072
[05/28 09:20:57  13545s] # C1               599 ( 21.3%)      2212 ( 78.7%)       2811
[05/28 09:20:57  13545s] # C2               149 ( 11.6%)      1137 ( 88.4%)       1286
[05/28 09:20:57  13545s] # C3                 4 ( 44.4%)         5 ( 55.6%)          9
[05/28 09:20:57  13545s] #-----------------------------------------------------------
[05/28 09:20:57  13545s] #                 2935 ( 30.4%)      6735 ( 69.6%)       9670 
[05/28 09:20:57  13545s] #
[05/28 09:20:57  13545s] #Total number of DRC violations = 55
[05/28 09:20:57  13545s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:20:57  13545s] #Cpu time = 00:03:07
[05/28 09:20:57  13545s] #Elapsed time = 00:03:06
[05/28 09:20:57  13545s] #Increased memory = 16.78 (MB)
[05/28 09:20:57  13545s] #Total memory = 3465.22 (MB)
[05/28 09:20:57  13545s] #Peak memory = 4457.44 (MB)
[05/28 09:20:57  13545s] ### detail_route design signature (585): route=1984958240 flt_obj=0 vio=1207446958 shield_wire=1
[05/28 09:20:57  13545s] ### Time Record (DB Export) is installed.
[05/28 09:20:57  13545s] ### export design design signature (586): route=1984958240 fixed_route=2147340251 flt_obj=0 vio=1207446958 swire=282492057 shield_wire=1 net_attr=2137515215 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:20:57  13545s] ### Time Record (DB Export) is uninstalled.
[05/28 09:20:57  13545s] ### Time Record (Post Callback) is installed.
[05/28 09:20:57  13545s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:20:57  13545s] #
[05/28 09:20:57  13545s] #detailRoute statistics:
[05/28 09:20:57  13545s] #Cpu time = 00:03:07
[05/28 09:20:57  13545s] #Elapsed time = 00:03:07
[05/28 09:20:57  13545s] #Increased memory = -6.84 (MB)
[05/28 09:20:57  13545s] #Total memory = 3447.35 (MB)
[05/28 09:20:57  13545s] #Peak memory = 4457.44 (MB)
[05/28 09:20:57  13545s] #Number of warnings = 34
[05/28 09:20:57  13545s] #Total number of warnings = 367
[05/28 09:20:57  13545s] #Number of fails = 0
[05/28 09:20:57  13545s] #Total number of fails = 0
[05/28 09:20:57  13545s] #Complete detailRoute on Wed May 28 09:20:57 2025
[05/28 09:20:57  13545s] #
[05/28 09:20:57  13545s] ### import design signature (587): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:20:57  13545s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:20:57  13545s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:20:57  13545s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:20:57  13545s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:20:57  13545s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:20:57  13545s] #% End detailRoute (date=05/28 09:20:57, total cpu=0:03:07, real=0:03:06, peak res=3746.0M, current mem=3444.7M)
[05/28 09:20:57  13545s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:20:57  13545s] #
[05/28 09:20:57  13545s] #  Scalability Statistics
[05/28 09:20:57  13545s] #
[05/28 09:20:57  13545s] #-------------------------+---------+-------------+------------+
[05/28 09:20:57  13545s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:20:57  13545s] #-------------------------+---------+-------------+------------+
[05/28 09:20:57  13545s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:20:57  13545s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:20:57  13545s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:20:57  13545s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:20:57  13545s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:20:57  13545s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:20:57  13545s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:20:57  13545s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/28 09:20:57  13545s] #  Detail Routing         | 00:03:05|     00:03:05|         1.0|
[05/28 09:20:57  13545s] #  Entire Command         | 00:03:07|     00:03:07|         1.0|
[05/28 09:20:57  13545s] #-------------------------+---------+-------------+------------+
[05/28 09:20:57  13545s] #
[05/28 09:21:25  13551s] <CMD> verify_drc
[05/28 09:21:25  13551s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:21:25  13551s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:21:25  13551s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:21:25  13551s]  *** Starting Verify DRC (MEM: 4525.5) ***
[05/28 09:21:25  13551s] 
[05/28 09:21:25  13551s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:25  13551s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:25  13551s]   VERIFY DRC ...... Starting Verification
[05/28 09:21:25  13551s]   VERIFY DRC ...... Initializing
[05/28 09:21:25  13551s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:21:25  13551s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:21:25  13551s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:21:25  13551s]   VERIFY DRC ...... Using new threading
[05/28 09:21:25  13551s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:21:25  13551s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:21:25  13551s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:21:26  13551s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 09:21:26  13551s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:21:26  13551s]   VERIFY DRC ...... Sub-Area : 3 complete 18 Viols.
[05/28 09:21:26  13551s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:21:26  13552s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 09:21:26  13552s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:21:26  13552s]   VERIFY DRC ...... Using new threading
[05/28 09:21:26  13552s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:21:26  13552s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:21:26  13552s] 
[05/28 09:21:26  13552s]   Verification Complete : 44 Viols.
[05/28 09:21:26  13552s] 
[05/28 09:21:26  13552s]  Violation Summary By Layer and Type:
[05/28 09:21:26  13552s] 
[05/28 09:21:26  13552s] 	          Short    Color   EOLCol   CutSpc   CShort      Enc   Totals
[05/28 09:21:26  13552s] 	M1           20        9        9        0        0        0       38
[05/28 09:21:26  13552s] 	V1            0        0        0        1        1        1        3
[05/28 09:21:26  13552s] 	M2            1        2        0        0        0        0        3
[05/28 09:21:26  13552s] 	Totals       21       11        9        1        1        1       44
[05/28 09:21:26  13552s] 
[05/28 09:21:26  13552s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 09:21:26  13552s] 
[05/28 09:21:26  13552s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:21:29  13552s] <CMD> ecoRoute -fix_drc
[05/28 09:21:29  13552s] ### Time Record (ecoRoute) is installed.
[05/28 09:21:29  13552s] **INFO: User settings:
[05/28 09:21:29  13552s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:21:29  13552s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:21:29  13552s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:21:29  13552s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:21:29  13552s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:21:29  13552s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:21:29  13552s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:21:29  13552s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:21:29  13552s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:21:29  13552s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:21:29  13552s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:21:29  13552s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:21:29  13552s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:21:29  13552s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:21:29  13552s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:21:29  13552s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:21:29  13552s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:21:29  13552s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:21:29  13552s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:21:29  13552s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:21:29  13552s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:21:29  13552s] setDesignMode -process                                                                    22
[05/28 09:21:29  13552s] 
[05/28 09:21:30  13552s] #% Begin detailRoute (date=05/28 09:21:29, mem=3447.2M)
[05/28 09:21:30  13552s] 
[05/28 09:21:30  13552s] detailRoute -fix_drc
[05/28 09:21:30  13552s] 
[05/28 09:21:30  13552s] #Start detailRoute on Wed May 28 09:21:30 2025
[05/28 09:21:30  13552s] #
[05/28 09:21:30  13552s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:21:30  13552s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:21:30  13552s] ### Time Record (detailRoute) is installed.
[05/28 09:21:30  13552s] ### Time Record (Pre Callback) is installed.
[05/28 09:21:30  13552s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:21:30  13552s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:21:30  13552s] ### Time Record (DB Import) is installed.
[05/28 09:21:30  13552s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:21:30  13552s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:21:30  13552s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:21:30  13552s] eee: pegSigSF=1.070000
[05/28 09:21:30  13552s] Initializing multi-corner resistance tables ...
[05/28 09:21:30  13552s] eee: Grid unit RC data computation started
[05/28 09:21:30  13552s] eee: Grid unit RC data computation completed
[05/28 09:21:30  13552s] eee: l=1 avDens=0.006732 usedTrk=52.961666 availTrk=7867.241379 sigTrk=52.961666
[05/28 09:21:30  13552s] eee: l=2 avDens=0.042129 usedTrk=250.243518 availTrk=5940.000000 sigTrk=250.243518
[05/28 09:21:30  13552s] eee: l=3 avDens=0.105503 usedTrk=329.169259 availTrk=3120.000000 sigTrk=329.169259
[05/28 09:21:30  13552s] eee: l=4 avDens=0.109016 usedTrk=340.130001 availTrk=3120.000000 sigTrk=340.130001
[05/28 09:21:30  13552s] eee: l=5 avDens=0.066765 usedTrk=196.290371 availTrk=2940.000000 sigTrk=196.290371
[05/28 09:21:30  13552s] eee: l=6 avDens=0.004931 usedTrk=1.183333 availTrk=240.000000 sigTrk=1.183333
[05/28 09:21:30  13552s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:21:30  13552s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:21:30  13552s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:21:30  13552s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:21:30  13552s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:21:30  13553s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:21:30  13553s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.246035 uaWl=1.000000 uaWlH=0.460800 aWlH=0.000000 lMod=0 pMax=0.876600 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:21:30  13553s] eee: NetCapCache creation started. (Current Mem: 4536.555M) 
[05/28 09:21:30  13553s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4536.555M) 
[05/28 09:21:30  13553s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:21:30  13553s] eee: Metal Layers Info:
[05/28 09:21:30  13553s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:21:30  13553s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:21:30  13553s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:21:30  13553s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:21:30  13553s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:21:30  13553s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:21:30  13553s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:21:30  13553s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:21:30  13553s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:21:30  13553s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:21:30  13553s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:21:30  13553s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:21:30  13553s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:21:30  13553s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:21:30  13553s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:21:30  13553s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:21:30  13553s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:21:30  13553s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:21:30  13553s] ### Net info: total nets: 1152
[05/28 09:21:30  13553s] ### Net info: dirty nets: 0
[05/28 09:21:30  13553s] ### Net info: marked as disconnected nets: 0
[05/28 09:21:30  13553s] ### Net info: fully routed nets: 1150
[05/28 09:21:30  13553s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:21:30  13553s] ### Net info: unrouted nets: 0
[05/28 09:21:30  13553s] ### Net info: re-extraction nets: 0
[05/28 09:21:30  13553s] ### Net info: ignored nets: 0
[05/28 09:21:30  13553s] ### Net info: skip routing nets: 0
[05/28 09:21:30  13553s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:30  13553s] ### import design signature (588): route=244782224 fixed_route=2147340251 flt_obj=0 vio=2126317308 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:21:30  13553s] ### Time Record (DB Import) is uninstalled.
[05/28 09:21:30  13553s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:21:30  13553s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:30  13553s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:21:30  13553s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:30  13553s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:30  13553s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:30  13553s] ### Time Record (Data Preparation) is installed.
[05/28 09:21:30  13553s] #Start routing data preparation on Wed May 28 09:21:30 2025
[05/28 09:21:30  13553s] #
[05/28 09:21:30  13553s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:30  13553s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:30  13553s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:21:30  13553s] #Initial pin access analysis.
[05/28 09:21:30  13553s] #Detail pin access analysis.
[05/28 09:21:30  13553s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:21:30  13553s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:21:30  13553s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:21:30  13553s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:21:30  13553s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:21:30  13553s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:21:30  13553s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:21:30  13553s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:21:30  13553s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:21:30  13553s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:21:30  13553s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:21:30  13553s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:21:30  13553s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:21:30  13553s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:21:30  13553s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:21:30  13553s] #pin_access_rlayer=3(C1)
[05/28 09:21:30  13553s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:21:30  13553s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:21:30  13553s] #enable_dpt_layer_shield=F
[05/28 09:21:30  13553s] #has_line_end_grid=F
[05/28 09:21:30  13553s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:21:30  13553s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3447.48 (MB), peak = 4457.44 (MB)
[05/28 09:21:30  13553s] #Regenerating Ggrids automatically.
[05/28 09:21:30  13553s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:21:30  13553s] #Using automatically generated G-grids.
[05/28 09:21:31  13554s] #Done routing data preparation.
[05/28 09:21:31  13554s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3452.09 (MB), peak = 4457.44 (MB)
[05/28 09:21:31  13554s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:21:31  13554s] ### Time Record (Detail Routing) is installed.
[05/28 09:21:31  13554s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:31  13554s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:31  13554s] ### Time Record (Data Preparation) is installed.
[05/28 09:21:31  13554s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:21:31  13554s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:21:31  13554s] #Start instance access analysis using 1 thread...
[05/28 09:21:31  13554s] #Set layer M1 to be advanced pin access layer.
[05/28 09:21:31  13554s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:21:31  13554s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:21:31  13554s] #30 instance pins are hard to access
[05/28 09:21:31  13554s] #Instance access analysis statistics:
[05/28 09:21:31  13554s] #Cpu time = 00:00:00
[05/28 09:21:31  13554s] #Elapsed time = 00:00:00
[05/28 09:21:31  13554s] #Increased memory = 0.00 (MB)
[05/28 09:21:31  13554s] #Total memory = 3452.09 (MB)
[05/28 09:21:31  13554s] #Peak memory = 4457.44 (MB)
[05/28 09:21:31  13554s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:21:31  13554s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:21:31  13554s] #
[05/28 09:21:31  13554s] #Start Detail Routing..
[05/28 09:21:31  13554s] #start initial detail routing ...
[05/28 09:21:31  13554s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:21:31  13554s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:21:31  13554s] #   number of violations = 99
[05/28 09:21:31  13554s] #
[05/28 09:21:31  13554s] #  By Layer and Type:
[05/28 09:21:31  13554s] #
[05/28 09:21:31  13554s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:31  13554s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:21:31  13554s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:31  13554s] #  M1     |    48|    18|     18|      2|      2|   2|     90|
[05/28 09:21:31  13554s] #  M2     |     2|     7|      0|      0|      0|   0|      9|
[05/28 09:21:31  13554s] #  Totals |    50|    25|     18|      2|      2|   2|     99|
[05/28 09:21:31  13554s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:31  13554s] #
[05/28 09:21:32  13554s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3454.32 (MB), peak = 4457.44 (MB)
[05/28 09:21:32  13554s] #start 1st fixing drc iteration ...
[05/28 09:21:35  13558s] ### Gcell dirty-map stats: routing = 1.16%
[05/28 09:21:35  13558s] #   number of violations = 95
[05/28 09:21:35  13558s] #
[05/28 09:21:35  13558s] #  By Layer and Type:
[05/28 09:21:35  13558s] #
[05/28 09:21:35  13558s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:35  13558s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:21:35  13558s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:35  13558s] #  M1     |    46|    17|     17|      2|      2|   2|     86|
[05/28 09:21:35  13558s] #  M2     |     2|     7|      0|      0|      0|   0|      9|
[05/28 09:21:35  13558s] #  Totals |    48|    24|     17|      2|      2|   2|     95|
[05/28 09:21:35  13558s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:35  13558s] #
[05/28 09:21:35  13558s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3454.98 (MB), peak = 4457.44 (MB)
[05/28 09:21:35  13558s] #start 2nd fixing drc iteration ...
[05/28 09:21:41  13564s] ### Gcell dirty-map stats: routing = 2.56%
[05/28 09:21:41  13564s] #   number of violations = 86
[05/28 09:21:41  13564s] #
[05/28 09:21:41  13564s] #  By Layer and Type:
[05/28 09:21:41  13564s] #
[05/28 09:21:41  13564s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:41  13564s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:21:41  13564s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:41  13564s] #  M1     |    43|    15|     15|      2|      1|   2|     78|
[05/28 09:21:41  13564s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:21:41  13564s] #  Totals |    44|    22|     15|      2|      1|   2|     86|
[05/28 09:21:41  13564s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:41  13564s] #
[05/28 09:21:41  13564s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3455.86 (MB), peak = 4457.44 (MB)
[05/28 09:21:41  13564s] #start 3rd fixing drc iteration ...
[05/28 09:21:48  13571s] ### Gcell dirty-map stats: routing = 3.44%
[05/28 09:21:48  13571s] #   number of violations = 82
[05/28 09:21:48  13571s] #
[05/28 09:21:48  13571s] #  By Layer and Type:
[05/28 09:21:48  13571s] #
[05/28 09:21:48  13571s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:48  13571s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:21:48  13571s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:48  13571s] #  M1     |    41|    14|     14|      2|      1|   2|     74|
[05/28 09:21:48  13571s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:21:48  13571s] #  Totals |    42|    21|     14|      2|      1|   2|     82|
[05/28 09:21:48  13571s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:48  13571s] #
[05/28 09:21:49  13571s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3456.64 (MB), peak = 4457.44 (MB)
[05/28 09:21:49  13571s] #start 4th fixing drc iteration ...
[05/28 09:21:58  13581s] ### Gcell dirty-map stats: routing = 7.36%
[05/28 09:21:58  13581s] #   number of violations = 75
[05/28 09:21:58  13581s] #
[05/28 09:21:58  13581s] #  By Layer and Type:
[05/28 09:21:58  13581s] #
[05/28 09:21:58  13581s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:58  13581s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:21:58  13581s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:58  13581s] #  M1     |      1|    37|    11|     13|      2|      1|   2|     67|
[05/28 09:21:58  13581s] #  M2     |      0|     1|     7|      0|      0|      0|   0|      8|
[05/28 09:21:58  13581s] #  Totals |      1|    38|    18|     13|      2|      1|   2|     75|
[05/28 09:21:58  13581s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:21:58  13581s] #
[05/28 09:21:58  13581s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3456.40 (MB), peak = 4457.44 (MB)
[05/28 09:21:58  13581s] #start 5th fixing drc iteration ...
[05/28 09:22:10  13593s] ### Gcell dirty-map stats: routing = 12.36%
[05/28 09:22:10  13593s] #   number of violations = 69
[05/28 09:22:10  13593s] #
[05/28 09:22:10  13593s] #  By Layer and Type:
[05/28 09:22:10  13593s] #
[05/28 09:22:10  13593s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:10  13593s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:22:10  13593s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:10  13593s] #  M1     |    35|    11|     12|      1|      1|   1|     61|
[05/28 09:22:10  13593s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:22:10  13593s] #  Totals |    36|    18|     12|      1|      1|   1|     69|
[05/28 09:22:10  13593s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:10  13593s] #
[05/28 09:22:10  13593s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3456.71 (MB), peak = 4457.44 (MB)
[05/28 09:22:10  13593s] #start 6th fixing drc iteration ...
[05/28 09:22:26  13609s] ### Gcell dirty-map stats: routing = 14.68%
[05/28 09:22:26  13609s] #   number of violations = 67
[05/28 09:22:26  13609s] #
[05/28 09:22:26  13609s] #  By Layer and Type:
[05/28 09:22:26  13609s] #
[05/28 09:22:26  13609s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:26  13609s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:22:26  13609s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:26  13609s] #  M1     |    33|    11|     12|      1|      1|   1|     59|
[05/28 09:22:26  13609s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:22:26  13609s] #  Totals |    34|    18|     12|      1|      1|   1|     67|
[05/28 09:22:26  13609s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:26  13609s] #
[05/28 09:22:26  13609s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3457.20 (MB), peak = 4457.44 (MB)
[05/28 09:22:26  13609s] #start 7th fixing drc iteration ...
[05/28 09:22:30  13613s] ### Gcell dirty-map stats: routing = 14.68%
[05/28 09:22:30  13613s] #   number of violations = 67
[05/28 09:22:30  13613s] #
[05/28 09:22:30  13613s] #  By Layer and Type:
[05/28 09:22:30  13613s] #
[05/28 09:22:30  13613s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:30  13613s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:22:30  13613s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:30  13613s] #  M1     |      1|    32|    11|     12|      1|      1|   1|     59|
[05/28 09:22:30  13613s] #  M2     |      0|     1|     7|      0|      0|      0|   0|      8|
[05/28 09:22:30  13613s] #  Totals |      1|    33|    18|     12|      1|      1|   1|     67|
[05/28 09:22:30  13613s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:30  13613s] #
[05/28 09:22:30  13613s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3456.39 (MB), peak = 4457.44 (MB)
[05/28 09:22:30  13613s] #start 8th fixing drc iteration ...
[05/28 09:22:36  13619s] ### Gcell dirty-map stats: routing = 14.68%
[05/28 09:22:36  13619s] #   number of violations = 67
[05/28 09:22:36  13619s] #
[05/28 09:22:36  13619s] #  By Layer and Type:
[05/28 09:22:36  13619s] #
[05/28 09:22:36  13619s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:36  13619s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:22:36  13619s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:36  13619s] #  M1     |      1|    32|    11|     12|      1|      1|   1|     59|
[05/28 09:22:36  13619s] #  M2     |      0|     1|     7|      0|      0|      0|   0|      8|
[05/28 09:22:36  13619s] #  Totals |      1|    33|    18|     12|      1|      1|   1|     67|
[05/28 09:22:36  13619s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:36  13619s] #
[05/28 09:22:36  13619s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3456.39 (MB), peak = 4457.44 (MB)
[05/28 09:22:36  13619s] #start 9th fixing drc iteration ...
[05/28 09:22:44  13627s] ### Gcell dirty-map stats: routing = 15.04%
[05/28 09:22:44  13627s] #   number of violations = 67
[05/28 09:22:44  13627s] #
[05/28 09:22:44  13627s] #  By Layer and Type:
[05/28 09:22:44  13627s] #
[05/28 09:22:44  13627s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:44  13627s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:22:44  13627s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:44  13627s] #  M1     |    33|    11|     12|      1|      1|   1|     59|
[05/28 09:22:44  13627s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:22:44  13627s] #  Totals |    34|    18|     12|      1|      1|   1|     67|
[05/28 09:22:44  13627s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:44  13627s] #
[05/28 09:22:44  13627s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3456.81 (MB), peak = 4457.44 (MB)
[05/28 09:22:44  13627s] #start 10th fixing drc iteration ...
[05/28 09:22:53  13636s] ### Gcell dirty-map stats: routing = 16.56%
[05/28 09:22:53  13636s] #   number of violations = 63
[05/28 09:22:53  13636s] #
[05/28 09:22:53  13636s] #  By Layer and Type:
[05/28 09:22:53  13636s] #
[05/28 09:22:53  13636s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:53  13636s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:22:53  13636s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:53  13636s] #  M1     |    33|     9|     10|      1|      1|   1|     55|
[05/28 09:22:53  13636s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:22:53  13636s] #  Totals |    34|    16|     10|      1|      1|   1|     63|
[05/28 09:22:53  13636s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:22:53  13636s] #
[05/28 09:22:53  13636s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3456.90 (MB), peak = 4457.44 (MB)
[05/28 09:22:53  13636s] #start 11th fixing drc iteration ...
[05/28 09:23:06  13649s] ### Gcell dirty-map stats: routing = 16.56%
[05/28 09:23:06  13649s] #   number of violations = 63
[05/28 09:23:06  13649s] #
[05/28 09:23:06  13649s] #  By Layer and Type:
[05/28 09:23:06  13649s] #
[05/28 09:23:06  13649s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:06  13649s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:23:06  13649s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:06  13649s] #  M1     |    33|     9|     10|      1|      1|   1|     55|
[05/28 09:23:06  13649s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:23:06  13649s] #  Totals |    34|    16|     10|      1|      1|   1|     63|
[05/28 09:23:06  13649s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:06  13649s] #
[05/28 09:23:06  13649s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3457.00 (MB), peak = 4457.44 (MB)
[05/28 09:23:06  13649s] #start 12th fixing drc iteration ...
[05/28 09:23:21  13664s] ### Gcell dirty-map stats: routing = 17.08%
[05/28 09:23:21  13664s] #   number of violations = 63
[05/28 09:23:21  13664s] #
[05/28 09:23:21  13664s] #  By Layer and Type:
[05/28 09:23:21  13664s] #
[05/28 09:23:21  13664s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:21  13664s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:23:21  13664s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:21  13664s] #  M1     |    33|     9|     10|      1|      1|   1|     55|
[05/28 09:23:21  13664s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:23:21  13664s] #  Totals |    34|    16|     10|      1|      1|   1|     63|
[05/28 09:23:21  13664s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:21  13664s] #
[05/28 09:23:21  13664s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3457.11 (MB), peak = 4457.44 (MB)
[05/28 09:23:21  13664s] #start 13th fixing drc iteration ...
[05/28 09:23:25  13668s] ### Gcell dirty-map stats: routing = 17.08%
[05/28 09:23:25  13668s] #   number of violations = 63
[05/28 09:23:25  13668s] #
[05/28 09:23:25  13668s] #  By Layer and Type:
[05/28 09:23:25  13668s] #
[05/28 09:23:25  13668s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:25  13668s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:23:25  13668s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:25  13668s] #  M1     |    33|     9|     10|      1|      1|   1|     55|
[05/28 09:23:25  13668s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:23:25  13668s] #  Totals |    34|    16|     10|      1|      1|   1|     63|
[05/28 09:23:25  13668s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:25  13668s] #
[05/28 09:23:25  13668s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3456.53 (MB), peak = 4457.44 (MB)
[05/28 09:23:25  13668s] #start 14th fixing drc iteration ...
[05/28 09:23:30  13673s] ### Gcell dirty-map stats: routing = 17.08%
[05/28 09:23:30  13673s] #   number of violations = 63
[05/28 09:23:30  13673s] #
[05/28 09:23:30  13673s] #  By Layer and Type:
[05/28 09:23:30  13673s] #
[05/28 09:23:30  13673s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:30  13673s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:23:30  13673s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:30  13673s] #  M1     |    33|     9|     10|      1|      1|   1|     55|
[05/28 09:23:30  13673s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:23:30  13673s] #  Totals |    34|    16|     10|      1|      1|   1|     63|
[05/28 09:23:30  13673s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:30  13673s] #
[05/28 09:23:30  13673s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3456.34 (MB), peak = 4457.44 (MB)
[05/28 09:23:30  13673s] #start 15th fixing drc iteration ...
[05/28 09:23:37  13680s] ### Gcell dirty-map stats: routing = 17.08%
[05/28 09:23:37  13680s] #   number of violations = 63
[05/28 09:23:37  13680s] #
[05/28 09:23:37  13680s] #  By Layer and Type:
[05/28 09:23:37  13680s] #
[05/28 09:23:37  13680s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:37  13680s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:23:37  13680s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:37  13680s] #  M1     |    33|     9|     10|      1|      1|   1|     55|
[05/28 09:23:37  13680s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:23:37  13680s] #  Totals |    34|    16|     10|      1|      1|   1|     63|
[05/28 09:23:37  13680s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:37  13680s] #
[05/28 09:23:37  13680s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3456.77 (MB), peak = 4457.44 (MB)
[05/28 09:23:37  13680s] #start 16th fixing drc iteration ...
[05/28 09:23:46  13690s] ### Gcell dirty-map stats: routing = 17.20%
[05/28 09:23:46  13690s] #   number of violations = 58
[05/28 09:23:46  13690s] #
[05/28 09:23:46  13690s] #  By Layer and Type:
[05/28 09:23:46  13690s] #
[05/28 09:23:46  13690s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:46  13690s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:23:46  13690s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:46  13690s] #  M1     |    32|    10|     11|      1|      1|   1|     56|
[05/28 09:23:46  13690s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:23:46  13690s] #  Totals |    33|    11|     11|      1|      1|   1|     58|
[05/28 09:23:46  13690s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:46  13690s] #
[05/28 09:23:46  13690s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3456.62 (MB), peak = 4457.44 (MB)
[05/28 09:23:46  13690s] #start 17th fixing drc iteration ...
[05/28 09:23:58  13701s] ### Gcell dirty-map stats: routing = 17.24%
[05/28 09:23:58  13701s] #   number of violations = 58
[05/28 09:23:58  13701s] #
[05/28 09:23:58  13701s] #  By Layer and Type:
[05/28 09:23:58  13701s] #
[05/28 09:23:58  13701s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:58  13701s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:23:58  13701s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:58  13701s] #  M1     |    32|    10|     11|      1|      1|   1|     56|
[05/28 09:23:58  13701s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:23:58  13701s] #  Totals |    33|    11|     11|      1|      1|   1|     58|
[05/28 09:23:58  13701s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:23:58  13701s] #
[05/28 09:23:58  13701s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3457.02 (MB), peak = 4457.44 (MB)
[05/28 09:23:58  13701s] #start 18th fixing drc iteration ...
[05/28 09:24:13  13717s] ### Gcell dirty-map stats: routing = 17.28%
[05/28 09:24:13  13717s] #   number of violations = 58
[05/28 09:24:13  13717s] #
[05/28 09:24:13  13717s] #  By Layer and Type:
[05/28 09:24:13  13717s] #
[05/28 09:24:13  13717s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:24:13  13717s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:24:13  13717s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:24:13  13717s] #  M1     |    32|    10|     11|      1|      1|   1|     56|
[05/28 09:24:13  13717s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:24:13  13717s] #  Totals |    33|    11|     11|      1|      1|   1|     58|
[05/28 09:24:13  13717s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:24:13  13717s] #
[05/28 09:24:13  13717s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3457.17 (MB), peak = 4457.44 (MB)
[05/28 09:24:13  13717s] #start 19th fixing drc iteration ...
[05/28 09:24:17  13721s] ### Gcell dirty-map stats: routing = 17.28%
[05/28 09:24:17  13721s] #   number of violations = 60
[05/28 09:24:17  13721s] #
[05/28 09:24:17  13721s] #  By Layer and Type:
[05/28 09:24:17  13721s] #
[05/28 09:24:17  13721s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:17  13721s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:24:17  13721s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:17  13721s] #  M1     |      0|    33|    10|     11|      2|      1|     57|
[05/28 09:24:17  13721s] #  M2     |      1|     1|     1|      0|      0|      0|      3|
[05/28 09:24:17  13721s] #  Totals |      1|    34|    11|     11|      2|      1|     60|
[05/28 09:24:17  13721s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:17  13721s] #
[05/28 09:24:17  13721s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3456.25 (MB), peak = 4457.44 (MB)
[05/28 09:24:17  13721s] #start 20th fixing drc iteration ...
[05/28 09:24:22  13726s] ### Gcell dirty-map stats: routing = 17.28%
[05/28 09:24:22  13726s] #   number of violations = 60
[05/28 09:24:22  13726s] #
[05/28 09:24:22  13726s] #  By Layer and Type:
[05/28 09:24:22  13726s] #
[05/28 09:24:22  13726s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:22  13726s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:24:22  13726s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:22  13726s] #  M1     |      0|    33|    10|     11|      2|      1|     57|
[05/28 09:24:22  13726s] #  M2     |      1|     1|     1|      0|      0|      0|      3|
[05/28 09:24:22  13726s] #  Totals |      1|    34|    11|     11|      2|      1|     60|
[05/28 09:24:22  13726s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:22  13726s] #
[05/28 09:24:22  13726s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3456.36 (MB), peak = 4457.44 (MB)
[05/28 09:24:22  13726s] #Complete Detail Routing.
[05/28 09:24:22  13726s] #Total wire length = 6085 um.
[05/28 09:24:22  13726s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:24:22  13726s] #Total wire length on LAYER M1 = 116 um.
[05/28 09:24:22  13726s] #Total wire length on LAYER M2 = 1286 um.
[05/28 09:24:22  13726s] #Total wire length on LAYER C1 = 1775 um.
[05/28 09:24:22  13726s] #Total wire length on LAYER C2 = 1837 um.
[05/28 09:24:22  13726s] #Total wire length on LAYER C3 = 1061 um.
[05/28 09:24:22  13726s] #Total wire length on LAYER C4 = 9 um.
[05/28 09:24:22  13726s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:24:22  13726s] #Total wire length on LAYER JA = 0 um.
[05/28 09:24:22  13726s] #Total wire length on LAYER QA = 0 um.
[05/28 09:24:22  13726s] #Total wire length on LAYER QB = 0 um.
[05/28 09:24:22  13726s] #Total wire length on LAYER LB = 0 um.
[05/28 09:24:22  13726s] #Total number of vias = 9697
[05/28 09:24:22  13726s] #Total number of multi-cut vias = 6730 ( 69.4%)
[05/28 09:24:22  13726s] #Total number of single cut vias = 2967 ( 30.6%)
[05/28 09:24:22  13726s] #Up-Via Summary (total 9697):
[05/28 09:24:22  13726s] #                   single-cut          multi-cut      Total
[05/28 09:24:22  13726s] #-----------------------------------------------------------
[05/28 09:24:22  13726s] # M1               877 ( 58.9%)       613 ( 41.1%)       1490
[05/28 09:24:22  13726s] # M2              1306 ( 32.1%)      2766 ( 67.9%)       4072
[05/28 09:24:22  13726s] # C1               617 ( 21.8%)      2210 ( 78.2%)       2827
[05/28 09:24:22  13726s] # C2               158 ( 12.2%)      1136 ( 87.8%)       1294
[05/28 09:24:22  13726s] # C3                 9 ( 64.3%)         5 ( 35.7%)         14
[05/28 09:24:22  13726s] #-----------------------------------------------------------
[05/28 09:24:22  13726s] #                 2967 ( 30.6%)      6730 ( 69.4%)       9697 
[05/28 09:24:22  13726s] #
[05/28 09:24:22  13726s] #Total number of DRC violations = 60
[05/28 09:24:22  13726s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:24:22  13726s] #Cpu time = 00:02:53
[05/28 09:24:22  13726s] #Elapsed time = 00:02:53
[05/28 09:24:22  13726s] #Increased memory = 12.53 (MB)
[05/28 09:24:22  13726s] #Total memory = 3455.75 (MB)
[05/28 09:24:22  13726s] #Peak memory = 4457.44 (MB)
[05/28 09:24:22  13726s] ### detail_route design signature (633): route=834130629 flt_obj=0 vio=439676950 shield_wire=1
[05/28 09:24:22  13726s] ### Time Record (DB Export) is installed.
[05/28 09:24:23  13726s] ### export design design signature (634): route=834130629 fixed_route=2147340251 flt_obj=0 vio=439676950 swire=282492057 shield_wire=1 net_attr=1953702133 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:24:23  13726s] ### Time Record (DB Export) is uninstalled.
[05/28 09:24:23  13726s] ### Time Record (Post Callback) is installed.
[05/28 09:24:23  13726s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:24:23  13726s] #
[05/28 09:24:23  13726s] #detailRoute statistics:
[05/28 09:24:23  13726s] #Cpu time = 00:02:54
[05/28 09:24:23  13726s] #Elapsed time = 00:02:53
[05/28 09:24:23  13726s] #Increased memory = -8.81 (MB)
[05/28 09:24:23  13726s] #Total memory = 3438.39 (MB)
[05/28 09:24:23  13726s] #Peak memory = 4457.44 (MB)
[05/28 09:24:23  13726s] #Number of warnings = 34
[05/28 09:24:23  13726s] #Total number of warnings = 408
[05/28 09:24:23  13726s] #Number of fails = 0
[05/28 09:24:23  13726s] #Total number of fails = 0
[05/28 09:24:23  13726s] #Complete detailRoute on Wed May 28 09:24:23 2025
[05/28 09:24:23  13726s] #
[05/28 09:24:23  13726s] ### import design signature (635): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:24:23  13726s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:23  13726s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:23  13726s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:23  13726s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:23  13726s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:24:23  13726s] #% End detailRoute (date=05/28 09:24:23, total cpu=0:02:54, real=0:02:53, peak res=3724.8M, current mem=3436.7M)
[05/28 09:24:23  13726s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:24:23  13726s] #
[05/28 09:24:23  13726s] #  Scalability Statistics
[05/28 09:24:23  13726s] #
[05/28 09:24:23  13726s] #-------------------------+---------+-------------+------------+
[05/28 09:24:23  13726s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:24:23  13726s] #-------------------------+---------+-------------+------------+
[05/28 09:24:23  13726s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:24:23  13726s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:24:23  13726s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:24:23  13726s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:24:23  13726s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:24:23  13726s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:24:23  13726s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:24:23  13726s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/28 09:24:23  13726s] #  Detail Routing         | 00:02:52|     00:02:51|         1.0|
[05/28 09:24:23  13726s] #  Entire Command         | 00:02:54|     00:02:53|         1.0|
[05/28 09:24:23  13726s] #-------------------------+---------+-------------+------------+
[05/28 09:24:23  13726s] #
[05/28 09:24:36  13729s] <CMD> verify_drc
[05/28 09:24:36  13729s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:24:36  13729s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:24:36  13729s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:24:36  13729s]  *** Starting Verify DRC (MEM: 4523.4) ***
[05/28 09:24:36  13729s] 
[05/28 09:24:36  13729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:36  13729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:36  13729s]   VERIFY DRC ...... Starting Verification
[05/28 09:24:36  13729s]   VERIFY DRC ...... Initializing
[05/28 09:24:36  13729s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:24:36  13729s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:24:36  13729s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:24:36  13729s]   VERIFY DRC ...... Using new threading
[05/28 09:24:36  13729s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:24:36  13729s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:24:36  13729s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:24:36  13729s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 09:24:36  13729s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:24:37  13729s]   VERIFY DRC ...... Sub-Area : 3 complete 20 Viols.
[05/28 09:24:37  13729s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:24:37  13729s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 09:24:37  13729s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:24:37  13729s]   VERIFY DRC ...... Using new threading
[05/28 09:24:37  13729s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:24:37  13729s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:24:37  13729s] 
[05/28 09:24:37  13729s]   Verification Complete : 46 Viols.
[05/28 09:24:37  13729s] 
[05/28 09:24:37  13729s]  Violation Summary By Layer and Type:
[05/28 09:24:37  13729s] 
[05/28 09:24:37  13729s] 	          Short    Color   EOLCol   CutSpc   MetSpc   CShort   Totals
[05/28 09:24:37  13729s] 	M1           20       10       10        0        0        0       40
[05/28 09:24:37  13729s] 	V1            0        0        0        2        0        1        3
[05/28 09:24:37  13729s] 	M2            1        1        0        0        1        0        3
[05/28 09:24:37  13729s] 	Totals       21       11       10        2        1        1       46
[05/28 09:24:37  13729s] 
[05/28 09:24:37  13729s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 09:24:37  13729s] 
[05/28 09:24:37  13729s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:24:38  13730s] <CMD> ecoRoute -fix_drc
[05/28 09:24:38  13730s] ### Time Record (ecoRoute) is installed.
[05/28 09:24:38  13730s] **INFO: User settings:
[05/28 09:24:38  13730s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:24:38  13730s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:24:38  13730s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:24:38  13730s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:24:38  13730s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:24:38  13730s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:24:38  13730s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:24:38  13730s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:24:38  13730s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:24:38  13730s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:24:38  13730s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:24:38  13730s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:24:38  13730s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:24:38  13730s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:24:38  13730s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:24:38  13730s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:24:38  13730s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:24:38  13730s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:24:38  13730s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:24:38  13730s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:24:38  13730s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:24:38  13730s] setDesignMode -process                                                                    22
[05/28 09:24:38  13730s] 
[05/28 09:24:39  13730s] #% Begin detailRoute (date=05/28 09:24:38, mem=3439.1M)
[05/28 09:24:39  13730s] 
[05/28 09:24:39  13730s] detailRoute -fix_drc
[05/28 09:24:39  13730s] 
[05/28 09:24:39  13730s] #Start detailRoute on Wed May 28 09:24:39 2025
[05/28 09:24:39  13730s] #
[05/28 09:24:39  13730s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:24:39  13730s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:24:39  13730s] ### Time Record (detailRoute) is installed.
[05/28 09:24:39  13730s] ### Time Record (Pre Callback) is installed.
[05/28 09:24:39  13730s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:24:39  13730s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:24:39  13730s] ### Time Record (DB Import) is installed.
[05/28 09:24:39  13730s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:24:39  13730s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:24:39  13730s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:24:39  13730s] eee: pegSigSF=1.070000
[05/28 09:24:39  13730s] Initializing multi-corner resistance tables ...
[05/28 09:24:39  13730s] eee: Grid unit RC data computation started
[05/28 09:24:39  13730s] eee: Grid unit RC data computation completed
[05/28 09:24:39  13730s] eee: l=1 avDens=0.006723 usedTrk=52.887593 availTrk=7867.241379 sigTrk=52.887593
[05/28 09:24:39  13730s] eee: l=2 avDens=0.042121 usedTrk=250.198333 availTrk=5940.000000 sigTrk=250.198333
[05/28 09:24:39  13730s] eee: l=3 avDens=0.105372 usedTrk=328.759814 availTrk=3120.000000 sigTrk=328.759814
[05/28 09:24:39  13730s] eee: l=4 avDens=0.109056 usedTrk=340.254631 availTrk=3120.000000 sigTrk=340.254631
[05/28 09:24:39  13730s] eee: l=5 avDens=0.066850 usedTrk=196.540370 availTrk=2940.000000 sigTrk=196.540370
[05/28 09:24:39  13730s] eee: l=6 avDens=0.004722 usedTrk=1.700000 availTrk=360.000000 sigTrk=1.700000
[05/28 09:24:39  13730s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:24:39  13730s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:24:39  13730s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:24:39  13730s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:24:39  13730s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:24:39  13730s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:24:39  13730s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.238279 uaWl=1.000000 uaWlH=0.461500 aWlH=0.000000 lMod=0 pMax=0.876700 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:24:39  13730s] eee: NetCapCache creation started. (Current Mem: 4534.453M) 
[05/28 09:24:39  13730s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4534.453M) 
[05/28 09:24:39  13730s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:24:39  13730s] eee: Metal Layers Info:
[05/28 09:24:39  13730s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:24:39  13730s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:24:39  13730s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:24:39  13730s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:24:39  13730s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:24:39  13730s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:24:39  13730s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:24:39  13730s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:24:39  13730s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:24:39  13730s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:24:39  13730s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:24:39  13730s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:24:39  13730s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:24:39  13730s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:24:39  13730s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:24:39  13730s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:24:39  13730s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:24:39  13730s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:24:39  13730s] ### Net info: total nets: 1152
[05/28 09:24:39  13730s] ### Net info: dirty nets: 0
[05/28 09:24:39  13730s] ### Net info: marked as disconnected nets: 0
[05/28 09:24:39  13730s] ### Net info: fully routed nets: 1150
[05/28 09:24:39  13730s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:24:39  13730s] ### Net info: unrouted nets: 0
[05/28 09:24:39  13730s] ### Net info: re-extraction nets: 0
[05/28 09:24:39  13730s] ### Net info: ignored nets: 0
[05/28 09:24:39  13730s] ### Net info: skip routing nets: 0
[05/28 09:24:39  13730s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:39  13730s] ### import design signature (636): route=1282084818 fixed_route=2147340251 flt_obj=0 vio=255403050 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:24:39  13730s] ### Time Record (DB Import) is uninstalled.
[05/28 09:24:39  13730s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:24:39  13730s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:39  13730s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:24:39  13730s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:39  13730s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:39  13730s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:39  13730s] ### Time Record (Data Preparation) is installed.
[05/28 09:24:39  13730s] #Start routing data preparation on Wed May 28 09:24:39 2025
[05/28 09:24:39  13730s] #
[05/28 09:24:39  13730s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:39  13730s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:39  13730s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:24:39  13730s] #Initial pin access analysis.
[05/28 09:24:39  13730s] #Detail pin access analysis.
[05/28 09:24:39  13730s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:24:39  13730s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:24:39  13730s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:24:39  13730s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:24:39  13730s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:24:39  13730s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:24:39  13730s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:24:39  13730s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:24:39  13730s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:24:39  13730s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:24:39  13730s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:24:39  13730s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:24:39  13730s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:24:39  13730s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:24:39  13730s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:24:39  13730s] #pin_access_rlayer=3(C1)
[05/28 09:24:39  13730s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:24:39  13730s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:24:39  13730s] #enable_dpt_layer_shield=F
[05/28 09:24:39  13730s] #has_line_end_grid=F
[05/28 09:24:39  13730s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:24:39  13730s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3437.47 (MB), peak = 4457.44 (MB)
[05/28 09:24:39  13730s] #Regenerating Ggrids automatically.
[05/28 09:24:39  13730s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:24:39  13730s] #Using automatically generated G-grids.
[05/28 09:24:40  13732s] #Done routing data preparation.
[05/28 09:24:40  13732s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3442.10 (MB), peak = 4457.44 (MB)
[05/28 09:24:40  13732s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:24:40  13732s] ### Time Record (Detail Routing) is installed.
[05/28 09:24:40  13732s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:40  13732s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:40  13732s] ### Time Record (Data Preparation) is installed.
[05/28 09:24:40  13732s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:24:40  13732s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:24:40  13732s] #Start instance access analysis using 1 thread...
[05/28 09:24:40  13732s] #Set layer M1 to be advanced pin access layer.
[05/28 09:24:40  13732s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:24:40  13732s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:24:40  13732s] #30 instance pins are hard to access
[05/28 09:24:40  13732s] #Instance access analysis statistics:
[05/28 09:24:40  13732s] #Cpu time = 00:00:00
[05/28 09:24:40  13732s] #Elapsed time = 00:00:00
[05/28 09:24:40  13732s] #Increased memory = 0.00 (MB)
[05/28 09:24:40  13732s] #Total memory = 3442.10 (MB)
[05/28 09:24:40  13732s] #Peak memory = 4457.44 (MB)
[05/28 09:24:40  13732s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:24:40  13732s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:24:40  13732s] #
[05/28 09:24:40  13732s] #Start Detail Routing..
[05/28 09:24:40  13732s] #start initial detail routing ...
[05/28 09:24:40  13732s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:24:40  13732s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:24:40  13732s] #   number of violations = 106
[05/28 09:24:40  13732s] #
[05/28 09:24:40  13732s] #  By Layer and Type:
[05/28 09:24:40  13732s] #
[05/28 09:24:40  13732s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:40  13732s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:24:40  13732s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:40  13732s] #  M1     |      0|    53|    20|     21|      4|      2|    100|
[05/28 09:24:40  13732s] #  M2     |      2|     2|     2|      0|      0|      0|      6|
[05/28 09:24:40  13732s] #  Totals |      2|    55|    22|     21|      4|      2|    106|
[05/28 09:24:40  13732s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:40  13732s] #
[05/28 09:24:40  13732s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3444.35 (MB), peak = 4457.44 (MB)
[05/28 09:24:40  13732s] #start 1st fixing drc iteration ...
[05/28 09:24:44  13735s] ### Gcell dirty-map stats: routing = 2.68%
[05/28 09:24:44  13735s] #   number of violations = 87
[05/28 09:24:44  13735s] #
[05/28 09:24:44  13735s] #  By Layer and Type:
[05/28 09:24:44  13735s] #
[05/28 09:24:44  13735s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:44  13735s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:24:44  13735s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:44  13735s] #  M1     |      0|    50|    13|     14|      4|      1|     82|
[05/28 09:24:44  13735s] #  M2     |      2|     1|     2|      0|      0|      0|      5|
[05/28 09:24:44  13735s] #  Totals |      2|    51|    15|     14|      4|      1|     87|
[05/28 09:24:44  13735s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:24:44  13735s] #
[05/28 09:24:44  13735s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3445.08 (MB), peak = 4457.44 (MB)
[05/28 09:24:44  13735s] #start 2nd fixing drc iteration ...
[05/28 09:24:49  13741s] ### Gcell dirty-map stats: routing = 4.72%
[05/28 09:24:49  13741s] #   number of violations = 77
[05/28 09:24:49  13741s] #
[05/28 09:24:49  13741s] #  By Layer and Type:
[05/28 09:24:49  13741s] #
[05/28 09:24:49  13741s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:24:49  13741s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:24:49  13741s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:24:49  13741s] #  M1     |    44|    12|     13|      3|      1|   2|     75|
[05/28 09:24:49  13741s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:24:49  13741s] #  Totals |    45|    13|     13|      3|      1|   2|     77|
[05/28 09:24:49  13741s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:24:49  13741s] #
[05/28 09:24:49  13741s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3446.29 (MB), peak = 4457.44 (MB)
[05/28 09:24:49  13741s] #start 3rd fixing drc iteration ...
[05/28 09:24:56  13747s] ### Gcell dirty-map stats: routing = 6.12%
[05/28 09:24:56  13747s] #   number of violations = 76
[05/28 09:24:56  13747s] #
[05/28 09:24:56  13747s] #  By Layer and Type:
[05/28 09:24:56  13747s] #
[05/28 09:24:56  13747s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:24:56  13747s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:24:56  13747s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:24:56  13747s] #  M1     |    45|    12|     13|      2|      1|   1|     74|
[05/28 09:24:56  13747s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:24:56  13747s] #  Totals |    46|    13|     13|      2|      1|   1|     76|
[05/28 09:24:56  13747s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:24:56  13747s] #
[05/28 09:24:56  13747s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3446.84 (MB), peak = 4457.44 (MB)
[05/28 09:24:56  13747s] #start 4th fixing drc iteration ...
[05/28 09:25:05  13756s] ### Gcell dirty-map stats: routing = 11.04%
[05/28 09:25:05  13756s] #   number of violations = 68
[05/28 09:25:05  13756s] #
[05/28 09:25:05  13756s] #  By Layer and Type:
[05/28 09:25:05  13756s] #
[05/28 09:25:05  13756s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:05  13756s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:25:05  13756s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:05  13756s] #  M1     |      1|    40|     9|     12|      2|      1|   1|     66|
[05/28 09:25:05  13756s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:25:05  13756s] #  Totals |      1|    41|    10|     12|      2|      1|   1|     68|
[05/28 09:25:05  13756s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:05  13756s] #
[05/28 09:25:05  13756s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3446.72 (MB), peak = 4457.44 (MB)
[05/28 09:25:05  13756s] #start 5th fixing drc iteration ...
[05/28 09:25:17  13768s] ### Gcell dirty-map stats: routing = 14.84%
[05/28 09:25:17  13768s] #   number of violations = 67
[05/28 09:25:17  13768s] #
[05/28 09:25:17  13768s] #  By Layer and Type:
[05/28 09:25:17  13768s] #
[05/28 09:25:17  13768s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:17  13768s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:25:17  13768s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:17  13768s] #  M1     |    40|    10|     12|      1|      1|   1|     65|
[05/28 09:25:17  13768s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:25:17  13768s] #  Totals |    41|    11|     12|      1|      1|   1|     67|
[05/28 09:25:17  13768s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:17  13768s] #
[05/28 09:25:17  13768s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3447.09 (MB), peak = 4457.44 (MB)
[05/28 09:25:17  13768s] #start 6th fixing drc iteration ...
[05/28 09:25:32  13783s] ### Gcell dirty-map stats: routing = 15.28%
[05/28 09:25:32  13783s] #   number of violations = 67
[05/28 09:25:32  13783s] #
[05/28 09:25:32  13783s] #  By Layer and Type:
[05/28 09:25:32  13783s] #
[05/28 09:25:32  13783s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:32  13783s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:25:32  13783s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:32  13783s] #  M1     |    40|    10|     12|      1|      1|   1|     65|
[05/28 09:25:32  13783s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:25:32  13783s] #  Totals |    41|    11|     12|      1|      1|   1|     67|
[05/28 09:25:32  13783s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:32  13783s] #
[05/28 09:25:32  13783s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3447.58 (MB), peak = 4457.44 (MB)
[05/28 09:25:32  13783s] #start 7th fixing drc iteration ...
[05/28 09:25:36  13787s] ### Gcell dirty-map stats: routing = 15.28%
[05/28 09:25:36  13787s] #   number of violations = 67
[05/28 09:25:36  13787s] #
[05/28 09:25:36  13787s] #  By Layer and Type:
[05/28 09:25:36  13787s] #
[05/28 09:25:36  13787s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:36  13787s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:25:36  13787s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:36  13787s] #  M1     |    39|    10|     12|      1|      1|   2|     65|
[05/28 09:25:36  13787s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:25:36  13787s] #  Totals |    40|    11|     12|      1|      1|   2|     67|
[05/28 09:25:36  13787s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:36  13787s] #
[05/28 09:25:36  13787s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3446.94 (MB), peak = 4457.44 (MB)
[05/28 09:25:36  13787s] #start 8th fixing drc iteration ...
[05/28 09:25:42  13793s] ### Gcell dirty-map stats: routing = 15.84%
[05/28 09:25:42  13793s] #   number of violations = 65
[05/28 09:25:42  13793s] #
[05/28 09:25:42  13793s] #  By Layer and Type:
[05/28 09:25:42  13793s] #
[05/28 09:25:42  13793s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:42  13793s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:25:42  13793s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:42  13793s] #  M1     |    38|    10|     12|      1|      1|   1|     63|
[05/28 09:25:42  13793s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:25:42  13793s] #  Totals |    40|    10|     12|      1|      1|   1|     65|
[05/28 09:25:42  13793s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:42  13793s] #
[05/28 09:25:42  13793s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3446.58 (MB), peak = 4457.44 (MB)
[05/28 09:25:42  13793s] #start 9th fixing drc iteration ...
[05/28 09:25:50  13801s] ### Gcell dirty-map stats: routing = 15.84%
[05/28 09:25:50  13801s] #   number of violations = 65
[05/28 09:25:50  13801s] #
[05/28 09:25:50  13801s] #  By Layer and Type:
[05/28 09:25:50  13801s] #
[05/28 09:25:50  13801s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:50  13801s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:25:50  13801s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:50  13801s] #  M1     |    38|    10|     12|      1|      1|   1|     63|
[05/28 09:25:50  13801s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:25:50  13801s] #  Totals |    40|    10|     12|      1|      1|   1|     65|
[05/28 09:25:50  13801s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:25:50  13801s] #
[05/28 09:25:50  13802s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3447.10 (MB), peak = 4457.44 (MB)
[05/28 09:25:50  13802s] #start 10th fixing drc iteration ...
[05/28 09:26:01  13812s] ### Gcell dirty-map stats: routing = 15.88%
[05/28 09:26:01  13812s] #   number of violations = 65
[05/28 09:26:01  13812s] #
[05/28 09:26:01  13812s] #  By Layer and Type:
[05/28 09:26:01  13812s] #
[05/28 09:26:01  13812s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:01  13812s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:26:01  13812s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:01  13812s] #  M1     |    38|    10|     12|      1|      1|   1|     63|
[05/28 09:26:01  13812s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:26:01  13812s] #  Totals |    40|    10|     12|      1|      1|   1|     65|
[05/28 09:26:01  13812s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:01  13812s] #
[05/28 09:26:01  13812s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3450.09 (MB), peak = 4457.44 (MB)
[05/28 09:26:01  13812s] #start 11th fixing drc iteration ...
[05/28 09:26:14  13825s] ### Gcell dirty-map stats: routing = 16.36%
[05/28 09:26:14  13825s] #   number of violations = 64
[05/28 09:26:14  13825s] #
[05/28 09:26:14  13825s] #  By Layer and Type:
[05/28 09:26:14  13825s] #
[05/28 09:26:14  13825s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:14  13825s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:26:14  13825s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:14  13825s] #  M1     |    39|     9|     11|      1|      1|   1|     62|
[05/28 09:26:14  13825s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:26:14  13825s] #  Totals |    41|     9|     11|      1|      1|   1|     64|
[05/28 09:26:14  13825s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:14  13825s] #
[05/28 09:26:14  13825s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3450.35 (MB), peak = 4457.44 (MB)
[05/28 09:26:14  13825s] #start 12th fixing drc iteration ...
[05/28 09:26:32  13843s] ### Gcell dirty-map stats: routing = 17.36%
[05/28 09:26:32  13843s] #   number of violations = 64
[05/28 09:26:32  13843s] #
[05/28 09:26:32  13843s] #  By Layer and Type:
[05/28 09:26:32  13843s] #
[05/28 09:26:32  13843s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:32  13843s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:26:32  13843s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:32  13843s] #  M1     |    39|     9|     11|      1|      1|   1|     62|
[05/28 09:26:32  13843s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:26:32  13843s] #  Totals |    41|     9|     11|      1|      1|   1|     64|
[05/28 09:26:32  13843s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:32  13843s] #
[05/28 09:26:32  13843s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3456.25 (MB), peak = 4457.44 (MB)
[05/28 09:26:32  13843s] #start 13th fixing drc iteration ...
[05/28 09:26:36  13848s] ### Gcell dirty-map stats: routing = 17.56%
[05/28 09:26:36  13848s] #   number of violations = 64
[05/28 09:26:36  13848s] #
[05/28 09:26:36  13848s] #  By Layer and Type:
[05/28 09:26:36  13848s] #
[05/28 09:26:36  13848s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:36  13848s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:26:36  13848s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:36  13848s] #  M1     |    39|     9|     11|      1|      1|   1|     62|
[05/28 09:26:36  13848s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:26:36  13848s] #  Totals |    41|     9|     11|      1|      1|   1|     64|
[05/28 09:26:36  13848s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:36  13848s] #
[05/28 09:26:36  13848s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3455.88 (MB), peak = 4457.44 (MB)
[05/28 09:26:36  13848s] #start 14th fixing drc iteration ...
[05/28 09:26:42  13853s] ### Gcell dirty-map stats: routing = 17.56%
[05/28 09:26:42  13853s] #   number of violations = 64
[05/28 09:26:42  13853s] #
[05/28 09:26:42  13853s] #  By Layer and Type:
[05/28 09:26:42  13853s] #
[05/28 09:26:42  13853s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:42  13853s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:26:42  13853s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:42  13853s] #  M1     |    39|     9|     11|      1|      1|   1|     62|
[05/28 09:26:42  13853s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:26:42  13853s] #  Totals |    41|     9|     11|      1|      1|   1|     64|
[05/28 09:26:42  13853s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:42  13853s] #
[05/28 09:26:42  13853s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3455.00 (MB), peak = 4457.44 (MB)
[05/28 09:26:42  13853s] #start 15th fixing drc iteration ...
[05/28 09:26:48  13860s] ### Gcell dirty-map stats: routing = 17.56%
[05/28 09:26:48  13860s] #   number of violations = 64
[05/28 09:26:48  13860s] #
[05/28 09:26:48  13860s] #  By Layer and Type:
[05/28 09:26:48  13860s] #
[05/28 09:26:48  13860s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:48  13860s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:26:48  13860s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:48  13860s] #  M1     |    39|     9|     11|      1|      1|   1|     62|
[05/28 09:26:48  13860s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:26:48  13860s] #  Totals |    41|     9|     11|      1|      1|   1|     64|
[05/28 09:26:48  13860s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:26:48  13860s] #
[05/28 09:26:48  13860s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3455.51 (MB), peak = 4457.44 (MB)
[05/28 09:26:48  13860s] #start 16th fixing drc iteration ...
[05/28 09:27:00  13872s] ### Gcell dirty-map stats: routing = 17.56%
[05/28 09:27:00  13872s] #   number of violations = 64
[05/28 09:27:00  13872s] #
[05/28 09:27:00  13872s] #  By Layer and Type:
[05/28 09:27:00  13872s] #
[05/28 09:27:00  13872s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:00  13872s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:27:00  13872s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:00  13872s] #  M1     |    39|     9|     11|      1|      1|   1|     62|
[05/28 09:27:00  13872s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:27:00  13872s] #  Totals |    41|     9|     11|      1|      1|   1|     64|
[05/28 09:27:00  13872s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:00  13872s] #
[05/28 09:27:00  13872s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3463.89 (MB), peak = 4457.44 (MB)
[05/28 09:27:00  13872s] #start 17th fixing drc iteration ...
[05/28 09:27:12  13883s] ### Gcell dirty-map stats: routing = 17.56%
[05/28 09:27:12  13883s] #   number of violations = 64
[05/28 09:27:12  13883s] #
[05/28 09:27:12  13883s] #  By Layer and Type:
[05/28 09:27:12  13883s] #
[05/28 09:27:12  13883s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:12  13883s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:27:12  13883s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:12  13883s] #  M1     |    39|     9|     11|      1|      1|   1|     62|
[05/28 09:27:12  13883s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:27:12  13883s] #  Totals |    41|     9|     11|      1|      1|   1|     64|
[05/28 09:27:12  13883s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:12  13883s] #
[05/28 09:27:12  13883s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3464.14 (MB), peak = 4457.44 (MB)
[05/28 09:27:12  13883s] #start 18th fixing drc iteration ...
[05/28 09:27:28  13900s] ### Gcell dirty-map stats: routing = 17.56%
[05/28 09:27:28  13900s] #   number of violations = 64
[05/28 09:27:28  13900s] #
[05/28 09:27:28  13900s] #  By Layer and Type:
[05/28 09:27:28  13900s] #
[05/28 09:27:28  13900s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:28  13900s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:27:28  13900s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:28  13900s] #  M1     |    39|     9|     11|      1|      1|   1|     62|
[05/28 09:27:28  13900s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:27:28  13900s] #  Totals |    41|     9|     11|      1|      1|   1|     64|
[05/28 09:27:28  13900s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:28  13900s] #
[05/28 09:27:28  13900s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3464.33 (MB), peak = 4457.44 (MB)
[05/28 09:27:28  13900s] #start 19th fixing drc iteration ...
[05/28 09:27:32  13904s] ### Gcell dirty-map stats: routing = 17.56%
[05/28 09:27:32  13904s] #   number of violations = 64
[05/28 09:27:32  13904s] #
[05/28 09:27:32  13904s] #  By Layer and Type:
[05/28 09:27:32  13904s] #
[05/28 09:27:32  13904s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:32  13904s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:27:32  13904s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:32  13904s] #  M1     |    39|     9|     11|      1|      1|   1|     62|
[05/28 09:27:32  13904s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:27:32  13904s] #  Totals |    41|     9|     11|      1|      1|   1|     64|
[05/28 09:27:32  13904s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:32  13904s] #
[05/28 09:27:32  13904s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3463.81 (MB), peak = 4457.44 (MB)
[05/28 09:27:32  13904s] #start 20th fixing drc iteration ...
[05/28 09:27:38  13910s] ### Gcell dirty-map stats: routing = 17.56%
[05/28 09:27:38  13910s] #   number of violations = 64
[05/28 09:27:38  13910s] #
[05/28 09:27:38  13910s] #  By Layer and Type:
[05/28 09:27:38  13910s] #
[05/28 09:27:38  13910s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:38  13910s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:27:38  13910s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:38  13910s] #  M1     |    39|     9|     11|      1|      1|   1|     62|
[05/28 09:27:38  13910s] #  M2     |     2|     0|      0|      0|      0|   0|      2|
[05/28 09:27:38  13910s] #  Totals |    41|     9|     11|      1|      1|   1|     64|
[05/28 09:27:38  13910s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:38  13910s] #
[05/28 09:27:38  13910s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3463.23 (MB), peak = 4457.44 (MB)
[05/28 09:27:38  13910s] #Complete Detail Routing.
[05/28 09:27:38  13910s] #Total wire length = 6085 um.
[05/28 09:27:38  13910s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:27:38  13910s] #Total wire length on LAYER M1 = 116 um.
[05/28 09:27:38  13910s] #Total wire length on LAYER M2 = 1288 um.
[05/28 09:27:38  13910s] #Total wire length on LAYER C1 = 1778 um.
[05/28 09:27:38  13910s] #Total wire length on LAYER C2 = 1835 um.
[05/28 09:27:38  13910s] #Total wire length on LAYER C3 = 1060 um.
[05/28 09:27:38  13910s] #Total wire length on LAYER C4 = 9 um.
[05/28 09:27:38  13910s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:27:38  13910s] #Total wire length on LAYER JA = 0 um.
[05/28 09:27:38  13910s] #Total wire length on LAYER QA = 0 um.
[05/28 09:27:38  13910s] #Total wire length on LAYER QB = 0 um.
[05/28 09:27:38  13910s] #Total wire length on LAYER LB = 0 um.
[05/28 09:27:38  13910s] #Total number of vias = 9686
[05/28 09:27:38  13910s] #Total number of multi-cut vias = 6728 ( 69.5%)
[05/28 09:27:38  13910s] #Total number of single cut vias = 2958 ( 30.5%)
[05/28 09:27:38  13910s] #Up-Via Summary (total 9686):
[05/28 09:27:38  13910s] #                   single-cut          multi-cut      Total
[05/28 09:27:38  13910s] #-----------------------------------------------------------
[05/28 09:27:38  13910s] # M1               880 ( 59.0%)       612 ( 41.0%)       1492
[05/28 09:27:38  13910s] # M2              1306 ( 32.1%)      2765 ( 67.9%)       4071
[05/28 09:27:38  13910s] # C1               614 ( 21.7%)      2210 ( 78.3%)       2824
[05/28 09:27:38  13910s] # C2               150 ( 11.7%)      1136 ( 88.3%)       1286
[05/28 09:27:38  13910s] # C3                 8 ( 61.5%)         5 ( 38.5%)         13
[05/28 09:27:38  13910s] #-----------------------------------------------------------
[05/28 09:27:38  13910s] #                 2958 ( 30.5%)      6728 ( 69.5%)       9686 
[05/28 09:27:38  13910s] #
[05/28 09:27:38  13910s] #Total number of DRC violations = 64
[05/28 09:27:38  13910s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:27:38  13910s] #Cpu time = 00:03:00
[05/28 09:27:38  13910s] #Elapsed time = 00:02:59
[05/28 09:27:38  13910s] #Increased memory = 29.47 (MB)
[05/28 09:27:38  13910s] #Total memory = 3462.64 (MB)
[05/28 09:27:38  13910s] #Peak memory = 4457.44 (MB)
[05/28 09:27:38  13910s] ### detail_route design signature (681): route=434449507 flt_obj=0 vio=1933436954 shield_wire=1
[05/28 09:27:38  13910s] ### Time Record (DB Export) is installed.
[05/28 09:27:38  13910s] ### export design design signature (682): route=434449507 fixed_route=2147340251 flt_obj=0 vio=1933436954 swire=282492057 shield_wire=1 net_attr=1478141453 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:27:38  13910s] ### Time Record (DB Export) is uninstalled.
[05/28 09:27:38  13910s] ### Time Record (Post Callback) is installed.
[05/28 09:27:38  13910s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:27:38  13910s] #
[05/28 09:27:38  13910s] #detailRoute statistics:
[05/28 09:27:38  13910s] #Cpu time = 00:03:00
[05/28 09:27:38  13910s] #Elapsed time = 00:02:59
[05/28 09:27:38  13910s] #Increased memory = 13.02 (MB)
[05/28 09:27:38  13910s] #Total memory = 3452.16 (MB)
[05/28 09:27:38  13910s] #Peak memory = 4457.44 (MB)
[05/28 09:27:38  13910s] #Number of warnings = 34
[05/28 09:27:38  13910s] #Total number of warnings = 449
[05/28 09:27:38  13910s] #Number of fails = 0
[05/28 09:27:38  13910s] #Total number of fails = 0
[05/28 09:27:38  13910s] #Complete detailRoute on Wed May 28 09:27:38 2025
[05/28 09:27:38  13910s] #
[05/28 09:27:38  13910s] ### import design signature (683): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:27:38  13910s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:38  13910s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:38  13910s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:38  13910s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:38  13910s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:27:38  13910s] #% End detailRoute (date=05/28 09:27:38, total cpu=0:03:00, real=0:02:59, peak res=3738.8M, current mem=3422.9M)
[05/28 09:27:38  13910s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:27:38  13910s] #
[05/28 09:27:38  13910s] #  Scalability Statistics
[05/28 09:27:38  13910s] #
[05/28 09:27:38  13910s] #-------------------------+---------+-------------+------------+
[05/28 09:27:38  13910s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:27:38  13910s] #-------------------------+---------+-------------+------------+
[05/28 09:27:38  13910s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:27:38  13910s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:27:38  13910s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:27:38  13910s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:27:38  13910s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:27:38  13910s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:27:38  13910s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:27:38  13910s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/28 09:27:38  13910s] #  Detail Routing         | 00:02:58|     00:02:57|         1.0|
[05/28 09:27:38  13910s] #  Entire Command         | 00:03:00|     00:03:00|         1.0|
[05/28 09:27:38  13910s] #-------------------------+---------+-------------+------------+
[05/28 09:27:38  13910s] #
[05/28 09:27:49  13912s] <CMD> verify_drc
[05/28 09:27:49  13912s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:27:49  13912s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:27:49  13912s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:27:49  13912s]  *** Starting Verify DRC (MEM: 4524.4) ***
[05/28 09:27:49  13912s] 
[05/28 09:27:49  13912s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:49  13912s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:49  13912s]   VERIFY DRC ...... Starting Verification
[05/28 09:27:49  13912s]   VERIFY DRC ...... Initializing
[05/28 09:27:49  13912s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:27:49  13912s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:27:49  13912s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:27:49  13912s]   VERIFY DRC ...... Using new threading
[05/28 09:27:49  13912s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:27:50  13913s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:27:50  13913s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:27:50  13913s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 09:27:50  13913s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:27:50  13913s]   VERIFY DRC ...... Sub-Area : 3 complete 17 Viols.
[05/28 09:27:50  13913s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:27:50  13913s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 09:27:50  13913s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:27:50  13913s]   VERIFY DRC ...... Using new threading
[05/28 09:27:50  13913s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:27:50  13913s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:27:50  13913s] 
[05/28 09:27:50  13913s]   Verification Complete : 43 Viols.
[05/28 09:27:50  13913s] 
[05/28 09:27:50  13913s]  Violation Summary By Layer and Type:
[05/28 09:27:50  13913s] 
[05/28 09:27:50  13913s] 	          Short    Color   EOLCol   CutSpc   CShort      Enc   Totals
[05/28 09:27:50  13913s] 	M1           20        9        9        0        0        0       38
[05/28 09:27:50  13913s] 	V1            0        0        0        1        1        1        3
[05/28 09:27:50  13913s] 	M2            2        0        0        0        0        0        2
[05/28 09:27:50  13913s] 	Totals       22        9        9        1        1        1       43
[05/28 09:27:50  13913s] 
[05/28 09:27:50  13913s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 09:27:50  13913s] 
[05/28 09:27:50  13913s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:27:52  13913s] <CMD> ecoRoute -fix_drc
[05/28 09:27:52  13913s] ### Time Record (ecoRoute) is installed.
[05/28 09:27:52  13913s] **INFO: User settings:
[05/28 09:27:52  13913s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:27:52  13913s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:27:52  13913s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:27:52  13913s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:27:52  13913s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:27:52  13913s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:27:52  13913s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:27:52  13913s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:27:52  13913s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:27:52  13913s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:27:52  13913s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:27:52  13913s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:27:52  13913s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:27:52  13913s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:27:52  13913s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:27:52  13913s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:27:52  13913s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:27:52  13913s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:27:52  13913s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:27:52  13913s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:27:52  13913s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:27:52  13913s] setDesignMode -process                                                                    22
[05/28 09:27:52  13913s] 
[05/28 09:27:52  13914s] #% Begin detailRoute (date=05/28 09:27:52, mem=3425.7M)
[05/28 09:27:52  13914s] 
[05/28 09:27:52  13914s] detailRoute -fix_drc
[05/28 09:27:52  13914s] 
[05/28 09:27:52  13914s] #Start detailRoute on Wed May 28 09:27:52 2025
[05/28 09:27:52  13914s] #
[05/28 09:27:52  13914s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:27:52  13914s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:27:52  13914s] ### Time Record (detailRoute) is installed.
[05/28 09:27:52  13914s] ### Time Record (Pre Callback) is installed.
[05/28 09:27:52  13914s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:27:52  13914s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:27:52  13914s] ### Time Record (DB Import) is installed.
[05/28 09:27:52  13914s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:27:52  13914s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:27:52  13914s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:27:52  13914s] eee: pegSigSF=1.070000
[05/28 09:27:52  13914s] Initializing multi-corner resistance tables ...
[05/28 09:27:52  13914s] eee: Grid unit RC data computation started
[05/28 09:27:52  13914s] eee: Grid unit RC data computation completed
[05/28 09:27:52  13914s] eee: l=1 avDens=0.006731 usedTrk=52.952592 availTrk=7867.241379 sigTrk=52.952592
[05/28 09:27:52  13914s] eee: l=2 avDens=0.042183 usedTrk=250.567222 availTrk=5940.000000 sigTrk=250.567222
[05/28 09:27:52  13914s] eee: l=3 avDens=0.105538 usedTrk=329.279444 availTrk=3120.000000 sigTrk=329.279444
[05/28 09:27:52  13914s] eee: l=4 avDens=0.108896 usedTrk=339.754630 availTrk=3120.000000 sigTrk=339.754630
[05/28 09:27:52  13914s] eee: l=5 avDens=0.066737 usedTrk=196.207038 availTrk=2940.000000 sigTrk=196.207038
[05/28 09:27:52  13914s] eee: l=6 avDens=0.005333 usedTrk=1.600000 availTrk=300.000000 sigTrk=1.600000
[05/28 09:27:52  13914s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:27:52  13914s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:27:52  13914s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:27:52  13914s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:27:52  13914s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:27:52  13914s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:27:52  13914s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.246591 uaWl=1.000000 uaWlH=0.460600 aWlH=0.000000 lMod=0 pMax=0.876500 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:27:52  13914s] eee: NetCapCache creation started. (Current Mem: 4535.469M) 
[05/28 09:27:52  13914s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4535.469M) 
[05/28 09:27:52  13914s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:27:52  13914s] eee: Metal Layers Info:
[05/28 09:27:52  13914s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:27:52  13914s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:27:52  13914s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:27:52  13914s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:27:52  13914s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:27:52  13914s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:27:52  13914s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:27:52  13914s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:27:52  13914s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:27:52  13914s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:27:52  13914s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:27:52  13914s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:27:52  13914s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:27:52  13914s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:27:52  13914s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:27:52  13914s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:27:52  13914s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:27:52  13914s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:27:52  13914s] ### Net info: total nets: 1152
[05/28 09:27:52  13914s] ### Net info: dirty nets: 0
[05/28 09:27:52  13914s] ### Net info: marked as disconnected nets: 0
[05/28 09:27:52  13914s] ### Net info: fully routed nets: 1150
[05/28 09:27:52  13914s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:27:52  13914s] ### Net info: unrouted nets: 0
[05/28 09:27:52  13914s] ### Net info: re-extraction nets: 0
[05/28 09:27:52  13914s] ### Net info: ignored nets: 0
[05/28 09:27:52  13914s] ### Net info: skip routing nets: 0
[05/28 09:27:52  13914s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:52  13914s] ### import design signature (684): route=255532482 fixed_route=2147340251 flt_obj=0 vio=2113952508 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:27:52  13914s] ### Time Record (DB Import) is uninstalled.
[05/28 09:27:52  13914s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:27:52  13914s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:52  13914s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:27:52  13914s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:52  13914s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:52  13914s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:52  13914s] ### Time Record (Data Preparation) is installed.
[05/28 09:27:52  13914s] #Start routing data preparation on Wed May 28 09:27:52 2025
[05/28 09:27:52  13914s] #
[05/28 09:27:52  13914s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:52  13914s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:52  13914s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:27:52  13914s] #Initial pin access analysis.
[05/28 09:27:52  13914s] #Detail pin access analysis.
[05/28 09:27:52  13914s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:27:52  13914s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:27:52  13914s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:27:52  13914s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:27:52  13914s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:27:52  13914s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:27:52  13914s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:27:52  13914s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:27:52  13914s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:27:52  13914s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:27:52  13914s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:27:52  13914s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:27:52  13914s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:27:52  13914s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:27:52  13914s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:27:52  13914s] #pin_access_rlayer=3(C1)
[05/28 09:27:52  13914s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:27:52  13914s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:27:52  13914s] #enable_dpt_layer_shield=F
[05/28 09:27:52  13914s] #has_line_end_grid=F
[05/28 09:27:52  13914s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:27:52  13914s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3424.58 (MB), peak = 4457.44 (MB)
[05/28 09:27:52  13914s] #Regenerating Ggrids automatically.
[05/28 09:27:52  13914s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:27:52  13914s] #Using automatically generated G-grids.
[05/28 09:27:54  13915s] #Done routing data preparation.
[05/28 09:27:54  13915s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3429.14 (MB), peak = 4457.44 (MB)
[05/28 09:27:54  13915s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:27:54  13915s] ### Time Record (Detail Routing) is installed.
[05/28 09:27:54  13915s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:54  13915s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:54  13915s] ### Time Record (Data Preparation) is installed.
[05/28 09:27:54  13915s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:27:54  13915s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:27:54  13915s] #Start instance access analysis using 1 thread...
[05/28 09:27:54  13915s] #Set layer M1 to be advanced pin access layer.
[05/28 09:27:54  13915s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:27:54  13915s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:27:54  13915s] #30 instance pins are hard to access
[05/28 09:27:54  13915s] #Instance access analysis statistics:
[05/28 09:27:54  13915s] #Cpu time = 00:00:00
[05/28 09:27:54  13915s] #Elapsed time = 00:00:00
[05/28 09:27:54  13915s] #Increased memory = 0.00 (MB)
[05/28 09:27:54  13915s] #Total memory = 3429.14 (MB)
[05/28 09:27:54  13915s] #Peak memory = 4457.44 (MB)
[05/28 09:27:54  13915s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:27:54  13915s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:27:54  13915s] #
[05/28 09:27:54  13915s] #Start Detail Routing..
[05/28 09:27:54  13915s] #start initial detail routing ...
[05/28 09:27:54  13915s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:27:54  13915s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:27:54  13915s] #   number of violations = 107
[05/28 09:27:54  13915s] #
[05/28 09:27:54  13915s] #  By Layer and Type:
[05/28 09:27:54  13915s] #
[05/28 09:27:54  13915s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:54  13915s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:27:54  13915s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:54  13915s] #  M1     |    59|    18|     20|      2|      2|   2|    103|
[05/28 09:27:54  13915s] #  M2     |     4|     0|      0|      0|      0|   0|      4|
[05/28 09:27:54  13915s] #  Totals |    63|    18|     20|      2|      2|   2|    107|
[05/28 09:27:54  13915s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:54  13915s] #
[05/28 09:27:54  13915s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3431.31 (MB), peak = 4457.44 (MB)
[05/28 09:27:54  13915s] #start 1st fixing drc iteration ...
[05/28 09:27:58  13919s] ### Gcell dirty-map stats: routing = 2.96%
[05/28 09:27:58  13919s] #   number of violations = 91
[05/28 09:27:58  13919s] #
[05/28 09:27:58  13919s] #  By Layer and Type:
[05/28 09:27:58  13919s] #
[05/28 09:27:58  13919s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:58  13919s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:27:58  13919s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:58  13919s] #  M1     |    56|    12|     14|      2|      2|   1|     87|
[05/28 09:27:58  13919s] #  M2     |     4|     0|      0|      0|      0|   0|      4|
[05/28 09:27:58  13919s] #  Totals |    60|    12|     14|      2|      2|   1|     91|
[05/28 09:27:58  13919s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:27:58  13919s] #
[05/28 09:27:58  13919s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3432.32 (MB), peak = 4457.44 (MB)
[05/28 09:27:58  13919s] #start 2nd fixing drc iteration ...
[05/28 09:28:04  13925s] ### Gcell dirty-map stats: routing = 4.32%
[05/28 09:28:04  13925s] #   number of violations = 84
[05/28 09:28:04  13925s] #
[05/28 09:28:04  13925s] #  By Layer and Type:
[05/28 09:28:04  13925s] #
[05/28 09:28:04  13925s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:04  13925s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:28:04  13925s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:04  13925s] #  M1     |    52|    11|     13|      2|      1|   2|     81|
[05/28 09:28:04  13925s] #  M2     |     3|     0|      0|      0|      0|   0|      3|
[05/28 09:28:04  13925s] #  Totals |    55|    11|     13|      2|      1|   2|     84|
[05/28 09:28:04  13925s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:04  13925s] #
[05/28 09:28:04  13925s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3433.14 (MB), peak = 4457.44 (MB)
[05/28 09:28:04  13925s] #start 3rd fixing drc iteration ...
[05/28 09:28:11  13933s] ### Gcell dirty-map stats: routing = 5.36%
[05/28 09:28:11  13933s] #   number of violations = 84
[05/28 09:28:11  13933s] #
[05/28 09:28:11  13933s] #  By Layer and Type:
[05/28 09:28:11  13933s] #
[05/28 09:28:11  13933s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:11  13933s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:28:11  13933s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:11  13933s] #  M1     |    53|    11|     13|      2|      1|   1|     81|
[05/28 09:28:11  13933s] #  M2     |     3|     0|      0|      0|      0|   0|      3|
[05/28 09:28:11  13933s] #  Totals |    56|    11|     13|      2|      1|   1|     84|
[05/28 09:28:11  13933s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:11  13933s] #
[05/28 09:28:11  13933s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3433.79 (MB), peak = 4457.44 (MB)
[05/28 09:28:11  13933s] #start 4th fixing drc iteration ...
[05/28 09:28:22  13943s] ### Gcell dirty-map stats: routing = 10.20%
[05/28 09:28:22  13943s] #   number of violations = 76
[05/28 09:28:22  13943s] #
[05/28 09:28:22  13943s] #  By Layer and Type:
[05/28 09:28:22  13943s] #
[05/28 09:28:22  13943s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:22  13943s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:28:22  13943s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:22  13943s] #  M1     |      1|    48|     8|     12|      2|      1|   1|     73|
[05/28 09:28:22  13943s] #  M2     |      0|     3|     0|      0|      0|      0|   0|      3|
[05/28 09:28:22  13943s] #  Totals |      1|    51|     8|     12|      2|      1|   1|     76|
[05/28 09:28:22  13943s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:22  13943s] #
[05/28 09:28:22  13943s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3433.66 (MB), peak = 4457.44 (MB)
[05/28 09:28:22  13943s] #start 5th fixing drc iteration ...
[05/28 09:28:34  13955s] ### Gcell dirty-map stats: routing = 14.36%
[05/28 09:28:34  13955s] #   number of violations = 76
[05/28 09:28:34  13955s] #
[05/28 09:28:34  13955s] #  By Layer and Type:
[05/28 09:28:34  13955s] #
[05/28 09:28:34  13955s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:28:34  13955s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:28:34  13955s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:28:34  13955s] #  M1     |      0|    49|     9|     12|      2|      1|     73|
[05/28 09:28:34  13955s] #  M2     |      1|     1|     1|      0|      0|      0|      3|
[05/28 09:28:34  13955s] #  Totals |      1|    50|    10|     12|      2|      1|     76|
[05/28 09:28:34  13955s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:28:34  13955s] #
[05/28 09:28:34  13955s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3433.95 (MB), peak = 4457.44 (MB)
[05/28 09:28:34  13955s] #start 6th fixing drc iteration ...
[05/28 09:28:49  13970s] ### Gcell dirty-map stats: routing = 15.16%
[05/28 09:28:49  13970s] #   number of violations = 76
[05/28 09:28:49  13970s] #
[05/28 09:28:49  13970s] #  By Layer and Type:
[05/28 09:28:49  13970s] #
[05/28 09:28:49  13970s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:49  13970s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:28:49  13970s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:49  13970s] #  M1     |    48|     9|     12|      2|      1|   1|     73|
[05/28 09:28:49  13970s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:28:49  13970s] #  Totals |    49|    11|     12|      2|      1|   1|     76|
[05/28 09:28:49  13970s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:49  13970s] #
[05/28 09:28:49  13970s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3444.77 (MB), peak = 4457.44 (MB)
[05/28 09:28:49  13970s] #start 7th fixing drc iteration ...
[05/28 09:28:53  13974s] ### Gcell dirty-map stats: routing = 15.44%
[05/28 09:28:53  13974s] #   number of violations = 74
[05/28 09:28:53  13974s] #
[05/28 09:28:53  13974s] #  By Layer and Type:
[05/28 09:28:53  13974s] #
[05/28 09:28:53  13974s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:53  13974s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:28:53  13974s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:53  13974s] #  M1     |    45|     9|     12|      2|      1|   2|     71|
[05/28 09:28:53  13974s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:28:53  13974s] #  Totals |    46|    11|     12|      2|      1|   2|     74|
[05/28 09:28:53  13974s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:53  13974s] #
[05/28 09:28:53  13974s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3444.20 (MB), peak = 4457.44 (MB)
[05/28 09:28:53  13974s] #start 8th fixing drc iteration ...
[05/28 09:28:59  13980s] ### Gcell dirty-map stats: routing = 15.80%
[05/28 09:28:59  13980s] #   number of violations = 74
[05/28 09:28:59  13980s] #
[05/28 09:28:59  13980s] #  By Layer and Type:
[05/28 09:28:59  13980s] #
[05/28 09:28:59  13980s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:59  13980s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:28:59  13980s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:59  13980s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:28:59  13980s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:28:59  13980s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:28:59  13980s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:28:59  13980s] #
[05/28 09:28:59  13981s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3447.19 (MB), peak = 4457.44 (MB)
[05/28 09:28:59  13981s] #start 9th fixing drc iteration ...
[05/28 09:29:07  13988s] ### Gcell dirty-map stats: routing = 15.80%
[05/28 09:29:07  13988s] #   number of violations = 74
[05/28 09:29:07  13988s] #
[05/28 09:29:07  13988s] #  By Layer and Type:
[05/28 09:29:07  13988s] #
[05/28 09:29:07  13988s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:07  13988s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:29:07  13988s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:07  13988s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:29:07  13988s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:29:07  13988s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:29:07  13988s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:07  13988s] #
[05/28 09:29:07  13988s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3447.43 (MB), peak = 4457.44 (MB)
[05/28 09:29:07  13988s] #start 10th fixing drc iteration ...
[05/28 09:29:18  14000s] ### Gcell dirty-map stats: routing = 15.84%
[05/28 09:29:18  14000s] #   number of violations = 74
[05/28 09:29:18  14000s] #
[05/28 09:29:18  14000s] #  By Layer and Type:
[05/28 09:29:18  14000s] #
[05/28 09:29:18  14000s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:18  14000s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:29:18  14000s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:18  14000s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:29:18  14000s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:29:18  14000s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:29:18  14000s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:18  14000s] #
[05/28 09:29:18  14000s] #cpu time = 00:00:12, elapsed time = 00:00:11, memory = 3476.00 (MB), peak = 4457.44 (MB)
[05/28 09:29:18  14000s] #start 11th fixing drc iteration ...
[05/28 09:29:32  14013s] ### Gcell dirty-map stats: routing = 15.88%
[05/28 09:29:32  14013s] #   number of violations = 74
[05/28 09:29:32  14013s] #
[05/28 09:29:32  14013s] #  By Layer and Type:
[05/28 09:29:32  14013s] #
[05/28 09:29:32  14013s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:32  14013s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:29:32  14013s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:32  14013s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:29:32  14013s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:29:32  14013s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:29:32  14013s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:32  14013s] #
[05/28 09:29:32  14013s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3474.70 (MB), peak = 4457.44 (MB)
[05/28 09:29:32  14013s] #start 12th fixing drc iteration ...
[05/28 09:29:50  14032s] ### Gcell dirty-map stats: routing = 16.40%
[05/28 09:29:50  14032s] #   number of violations = 74
[05/28 09:29:50  14032s] #
[05/28 09:29:50  14032s] #  By Layer and Type:
[05/28 09:29:50  14032s] #
[05/28 09:29:50  14032s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:50  14032s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:29:50  14032s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:50  14032s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:29:50  14032s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:29:50  14032s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:29:50  14032s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:50  14032s] #
[05/28 09:29:50  14032s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3480.09 (MB), peak = 4457.44 (MB)
[05/28 09:29:50  14032s] #start 13th fixing drc iteration ...
[05/28 09:29:54  14036s] ### Gcell dirty-map stats: routing = 16.40%
[05/28 09:29:54  14036s] #   number of violations = 74
[05/28 09:29:54  14036s] #
[05/28 09:29:54  14036s] #  By Layer and Type:
[05/28 09:29:54  14036s] #
[05/28 09:29:54  14036s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:54  14036s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:29:54  14036s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:54  14036s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:29:54  14036s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:29:54  14036s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:29:54  14036s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:29:54  14036s] #
[05/28 09:29:54  14036s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3479.66 (MB), peak = 4457.44 (MB)
[05/28 09:29:54  14036s] #start 14th fixing drc iteration ...
[05/28 09:30:00  14042s] ### Gcell dirty-map stats: routing = 16.40%
[05/28 09:30:00  14042s] #   number of violations = 74
[05/28 09:30:00  14042s] #
[05/28 09:30:00  14042s] #  By Layer and Type:
[05/28 09:30:00  14042s] #
[05/28 09:30:00  14042s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:00  14042s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:30:00  14042s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:00  14042s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:30:00  14042s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:30:00  14042s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:30:00  14042s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:00  14042s] #
[05/28 09:30:00  14042s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3476.27 (MB), peak = 4457.44 (MB)
[05/28 09:30:00  14042s] #start 15th fixing drc iteration ...
[05/28 09:30:08  14050s] ### Gcell dirty-map stats: routing = 16.48%
[05/28 09:30:08  14050s] #   number of violations = 74
[05/28 09:30:08  14050s] #
[05/28 09:30:08  14050s] #  By Layer and Type:
[05/28 09:30:08  14050s] #
[05/28 09:30:08  14050s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:08  14050s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:30:08  14050s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:08  14050s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:30:08  14050s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:30:08  14050s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:30:08  14050s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:08  14050s] #
[05/28 09:30:08  14050s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3473.39 (MB), peak = 4457.44 (MB)
[05/28 09:30:08  14050s] #start 16th fixing drc iteration ...
[05/28 09:30:22  14064s] ### Gcell dirty-map stats: routing = 16.48%
[05/28 09:30:22  14064s] #   number of violations = 74
[05/28 09:30:22  14064s] #
[05/28 09:30:22  14064s] #  By Layer and Type:
[05/28 09:30:22  14064s] #
[05/28 09:30:22  14064s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:22  14064s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:30:22  14064s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:22  14064s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:30:22  14064s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:30:22  14064s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:30:22  14064s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:22  14064s] #
[05/28 09:30:22  14064s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3500.14 (MB), peak = 4457.44 (MB)
[05/28 09:30:22  14064s] #start 17th fixing drc iteration ...
[05/28 09:30:35  14076s] ### Gcell dirty-map stats: routing = 16.48%
[05/28 09:30:35  14076s] #   number of violations = 74
[05/28 09:30:35  14076s] #
[05/28 09:30:35  14076s] #  By Layer and Type:
[05/28 09:30:35  14076s] #
[05/28 09:30:35  14076s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:35  14076s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:30:35  14076s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:35  14076s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:30:35  14076s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:30:35  14076s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:30:35  14076s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:35  14076s] #
[05/28 09:30:35  14076s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3489.14 (MB), peak = 4457.44 (MB)
[05/28 09:30:35  14076s] #start 18th fixing drc iteration ...
[05/28 09:30:55  14097s] ### Gcell dirty-map stats: routing = 16.48%
[05/28 09:30:55  14097s] #   number of violations = 74
[05/28 09:30:55  14097s] #
[05/28 09:30:55  14097s] #  By Layer and Type:
[05/28 09:30:55  14097s] #
[05/28 09:30:55  14097s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:55  14097s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:30:55  14097s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:55  14097s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:30:55  14097s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:30:55  14097s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:30:55  14097s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:55  14097s] #
[05/28 09:30:55  14097s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3490.99 (MB), peak = 4457.44 (MB)
[05/28 09:30:55  14097s] #start 19th fixing drc iteration ...
[05/28 09:30:59  14101s] ### Gcell dirty-map stats: routing = 16.48%
[05/28 09:30:59  14101s] #   number of violations = 74
[05/28 09:30:59  14101s] #
[05/28 09:30:59  14101s] #  By Layer and Type:
[05/28 09:30:59  14101s] #
[05/28 09:30:59  14101s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:59  14101s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:30:59  14101s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:59  14101s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:30:59  14101s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:30:59  14101s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:30:59  14101s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:30:59  14101s] #
[05/28 09:30:59  14101s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3486.97 (MB), peak = 4457.44 (MB)
[05/28 09:30:59  14101s] #start 20th fixing drc iteration ...
[05/28 09:31:05  14107s] ### Gcell dirty-map stats: routing = 16.48%
[05/28 09:31:05  14107s] #   number of violations = 74
[05/28 09:31:05  14107s] #
[05/28 09:31:05  14107s] #  By Layer and Type:
[05/28 09:31:05  14107s] #
[05/28 09:31:05  14107s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:31:05  14107s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:31:05  14107s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:31:05  14107s] #  M1     |    46|     9|     12|      2|      1|   1|     71|
[05/28 09:31:05  14107s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 09:31:05  14107s] #  Totals |    47|    11|     12|      2|      1|   1|     74|
[05/28 09:31:05  14107s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:31:05  14107s] #
[05/28 09:31:05  14107s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3480.28 (MB), peak = 4457.44 (MB)
[05/28 09:31:05  14107s] #Complete Detail Routing.
[05/28 09:31:05  14107s] #Total wire length = 6083 um.
[05/28 09:31:05  14107s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:31:05  14107s] #Total wire length on LAYER M1 = 116 um.
[05/28 09:31:05  14107s] #Total wire length on LAYER M2 = 1289 um.
[05/28 09:31:05  14107s] #Total wire length on LAYER C1 = 1775 um.
[05/28 09:31:05  14107s] #Total wire length on LAYER C2 = 1833 um.
[05/28 09:31:05  14107s] #Total wire length on LAYER C3 = 1061 um.
[05/28 09:31:05  14107s] #Total wire length on LAYER C4 = 9 um.
[05/28 09:31:05  14107s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:31:05  14107s] #Total wire length on LAYER JA = 0 um.
[05/28 09:31:05  14107s] #Total wire length on LAYER QA = 0 um.
[05/28 09:31:05  14107s] #Total wire length on LAYER QB = 0 um.
[05/28 09:31:05  14107s] #Total wire length on LAYER LB = 0 um.
[05/28 09:31:05  14107s] #Total number of vias = 9693
[05/28 09:31:05  14107s] #Total number of multi-cut vias = 6728 ( 69.4%)
[05/28 09:31:05  14107s] #Total number of single cut vias = 2965 ( 30.6%)
[05/28 09:31:05  14107s] #Up-Via Summary (total 9693):
[05/28 09:31:05  14107s] #                   single-cut          multi-cut      Total
[05/28 09:31:05  14107s] #-----------------------------------------------------------
[05/28 09:31:05  14107s] # M1               878 ( 58.9%)       612 ( 41.1%)       1490
[05/28 09:31:05  14107s] # M2              1312 ( 32.2%)      2765 ( 67.8%)       4077
[05/28 09:31:05  14107s] # C1               610 ( 21.6%)      2210 ( 78.4%)       2820
[05/28 09:31:05  14107s] # C2               155 ( 12.0%)      1136 ( 88.0%)       1291
[05/28 09:31:05  14107s] # C3                10 ( 66.7%)         5 ( 33.3%)         15
[05/28 09:31:05  14107s] #-----------------------------------------------------------
[05/28 09:31:05  14107s] #                 2965 ( 30.6%)      6728 ( 69.4%)       9693 
[05/28 09:31:05  14107s] #
[05/28 09:31:05  14107s] #Total number of DRC violations = 74
[05/28 09:31:05  14107s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:31:05  14107s] #Cpu time = 00:03:13
[05/28 09:31:05  14107s] #Elapsed time = 00:03:13
[05/28 09:31:05  14107s] #Increased memory = 59.39 (MB)
[05/28 09:31:05  14107s] #Total memory = 3479.68 (MB)
[05/28 09:31:05  14107s] #Peak memory = 4457.44 (MB)
[05/28 09:31:05  14107s] ### detail_route design signature (729): route=1635217826 flt_obj=0 vio=2083484417 shield_wire=1
[05/28 09:31:05  14107s] ### Time Record (DB Export) is installed.
[05/28 09:31:05  14107s] ### export design design signature (730): route=1635217826 fixed_route=2147340251 flt_obj=0 vio=2083484417 swire=282492057 shield_wire=1 net_attr=1389438073 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:31:05  14107s] ### Time Record (DB Export) is uninstalled.
[05/28 09:31:05  14107s] ### Time Record (Post Callback) is installed.
[05/28 09:31:05  14107s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:31:05  14107s] #
[05/28 09:31:05  14107s] #detailRoute statistics:
[05/28 09:31:05  14107s] #Cpu time = 00:03:13
[05/28 09:31:05  14107s] #Elapsed time = 00:03:13
[05/28 09:31:05  14107s] #Increased memory = 44.32 (MB)
[05/28 09:31:05  14107s] #Total memory = 3470.04 (MB)
[05/28 09:31:05  14107s] #Peak memory = 4457.44 (MB)
[05/28 09:31:05  14107s] #Number of warnings = 34
[05/28 09:31:05  14107s] #Total number of warnings = 490
[05/28 09:31:05  14107s] #Number of fails = 0
[05/28 09:31:05  14107s] #Total number of fails = 0
[05/28 09:31:05  14107s] #Complete detailRoute on Wed May 28 09:31:05 2025
[05/28 09:31:05  14107s] #
[05/28 09:31:05  14107s] ### import design signature (731): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:31:05  14107s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:05  14107s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:05  14107s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:05  14107s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:05  14107s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:31:05  14107s] #% End detailRoute (date=05/28 09:31:05, total cpu=0:03:14, real=0:03:13, peak res=3744.8M, current mem=3459.9M)
[05/28 09:31:05  14107s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:31:05  14107s] #
[05/28 09:31:05  14107s] #  Scalability Statistics
[05/28 09:31:05  14107s] #
[05/28 09:31:05  14107s] #-------------------------+---------+-------------+------------+
[05/28 09:31:05  14107s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:31:05  14107s] #-------------------------+---------+-------------+------------+
[05/28 09:31:05  14107s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:31:05  14107s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:31:05  14107s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:31:05  14107s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:31:05  14107s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:31:05  14107s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:31:05  14107s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:31:05  14107s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/28 09:31:05  14107s] #  Detail Routing         | 00:03:12|     00:03:11|         1.0|
[05/28 09:31:05  14107s] #  Entire Command         | 00:03:14|     00:03:13|         1.0|
[05/28 09:31:05  14107s] #-------------------------+---------+-------------+------------+
[05/28 09:31:05  14107s] #
[05/28 09:31:05  14107s] **ERROR: (IMPQTF-4044):	Error occurs when ' U~R' is executed with the error message: 'invalid command name "U~R"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPQTF-4044):	Error occurs when ' R' is executed with the error message: 'invalid command name "R"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPQTF-4044):	Error occurs when '#R' is executed with the error message: 'invalid command name "#R"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPQTF-4044):	Error occurs when '+#R' is executed with the error message: 'invalid command name "+#R"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> panCenter 120.89900 34.77400
[05/28 09:31:05  14107s] <CMD> panCenter 199.01000 15.55800
[05/28 09:31:05  14107s] <CMD> panCenter 277.12100 -3.65800
[05/28 09:31:05  14107s] <CMD> panCenter 355.23200 -22.87400
[05/28 09:31:05  14107s] <CMD> panCenter 433.34300 -42.09000
[05/28 09:31:05  14107s] <CMD> panCenter 511.45400 -61.30600
[05/28 09:31:05  14107s] <CMD> panCenter 589.56500 -80.52200
[05/28 09:31:05  14107s] <CMD> panCenter 667.67600 -99.73800
[05/28 09:31:06  14107s] <CMD> zoomBox 562.86200 -185.58500 772.49000 -13.89000
[05/28 09:31:11  14109s] <CMD> zoomBox 584.98500 -180.45700 763.16900 -34.51600
[05/28 09:31:17  14110s] <CMD> fit
[05/28 09:31:20  14111s] <CMD> zoomBox -11.732 -3.399 79.594 71.401 main.layout.win
[05/28 09:31:23  14113s] <CMD> gui_select -rect {74.59300 22.36800 72.74500 22.91100}
[05/28 09:31:24  14113s] <CMD> pan -3.91400 10.50700
[05/28 09:31:25  14113s] <CMD> zoomBox -8.47000 1.41700 69.15700 64.99700
[05/28 09:31:25  14113s] <CMD> zoomBox -1.49700 3.73200 64.48600 57.77500
[05/28 09:31:25  14114s] <CMD> zoomBox 4.64100 5.72300 60.72700 51.66000
[05/28 09:31:26  14114s] <CMD> zoomBox -6.82200 1.28600 70.80600 64.86700
[05/28 09:31:26  14114s] <CMD> zoomBox -12.72700 -1.55200 78.60100 73.25000
[05/28 09:31:31  14115s] <CMD> verify_drc
[05/28 09:31:31  14115s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:31:31  14115s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:31:31  14115s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:31:31  14115s]  *** Starting Verify DRC (MEM: 4536.7) ***
[05/28 09:31:31  14115s] 
[05/28 09:31:31  14115s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:31  14115s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:31  14115s]   VERIFY DRC ...... Starting Verification
[05/28 09:31:31  14115s]   VERIFY DRC ...... Initializing
[05/28 09:31:31  14115s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:31:31  14115s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:31:31  14115s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:31:31  14115s]   VERIFY DRC ...... Using new threading
[05/28 09:31:31  14115s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:31:31  14115s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:31:31  14115s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:31:31  14116s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 09:31:31  14116s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:31:32  14116s]   VERIFY DRC ...... Sub-Area : 3 complete 24 Viols.
[05/28 09:31:32  14116s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:31:32  14116s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 09:31:32  14116s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:31:32  14116s]   VERIFY DRC ...... Using new threading
[05/28 09:31:32  14116s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:31:32  14116s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:31:32  14116s] 
[05/28 09:31:32  14116s]   Verification Complete : 50 Viols.
[05/28 09:31:32  14116s] 
[05/28 09:31:32  14116s]  Violation Summary By Layer and Type:
[05/28 09:31:32  14116s] 
[05/28 09:31:32  14116s] 	          Short    Color   EOLCol   MinStp   CutSpc   CShort      Enc   Totals
[05/28 09:31:32  14116s] 	M1           21        9       10        3        0        0        0       43
[05/28 09:31:32  14116s] 	V1            0        0        0        0        2        1        1        4
[05/28 09:31:32  14116s] 	M2            1        2        0        0        0        0        0        3
[05/28 09:31:32  14116s] 	Totals       22       11       10        3        2        1        1       50
[05/28 09:31:32  14116s] 
[05/28 09:31:32  14116s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 09:31:32  14116s] 
[05/28 09:31:32  14116s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:31:45  14119s] <CMD> verify_connectivity
[05/28 09:31:45  14119s] VERIFY_CONNECTIVITY use new engine.
[05/28 09:31:45  14119s] 
[05/28 09:31:45  14119s] ******** Start: VERIFY CONNECTIVITY ********
[05/28 09:31:45  14119s] Start Time: Wed May 28 09:31:45 2025
[05/28 09:31:45  14119s] 
[05/28 09:31:45  14119s] Design Name: TOP
[05/28 09:31:45  14119s] Database Units: 1000
[05/28 09:31:45  14119s] Design Boundary: (0.0000, 0.0000) (67.8600, 68.0000)
[05/28 09:31:45  14119s] Error Limit = 1000; Warning Limit = 50
[05/28 09:31:45  14119s] Check all nets
[05/28 09:31:45  14119s] 
[05/28 09:31:45  14119s] Begin Summary 
[05/28 09:31:45  14119s]   Found no problems or warnings.
[05/28 09:31:45  14119s] End Summary
[05/28 09:31:45  14119s] 
[05/28 09:31:45  14119s] End Time: Wed May 28 09:31:45 2025
[05/28 09:31:45  14119s] Time Elapsed: 0:00:00.0
[05/28 09:31:45  14119s] 
[05/28 09:31:45  14119s] ******** End: VERIFY CONNECTIVITY ********
[05/28 09:31:45  14119s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/28 09:31:45  14119s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[05/28 09:31:45  14119s] 
[05/28 09:31:45  14119s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:31:49  14120s] <CMD> ecoRoute -fix_drc
[05/28 09:31:49  14120s] ### Time Record (ecoRoute) is installed.
[05/28 09:31:49  14120s] **INFO: User settings:
[05/28 09:31:49  14120s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:31:49  14120s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:31:49  14120s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:31:49  14120s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:31:49  14120s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:31:49  14120s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:31:49  14120s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:31:49  14120s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:31:49  14120s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:31:49  14120s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:31:49  14120s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:31:49  14120s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:31:49  14120s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:31:49  14120s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:31:49  14120s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:31:49  14120s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:31:49  14120s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:31:49  14120s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:31:49  14120s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:31:49  14120s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:31:49  14120s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:31:49  14120s] setDesignMode -process                                                                    22
[05/28 09:31:49  14120s] 
[05/28 09:31:49  14120s] #% Begin detailRoute (date=05/28 09:31:49, mem=3462.0M)
[05/28 09:31:49  14120s] 
[05/28 09:31:49  14120s] detailRoute -fix_drc
[05/28 09:31:49  14120s] 
[05/28 09:31:49  14120s] #Start detailRoute on Wed May 28 09:31:49 2025
[05/28 09:31:49  14120s] #
[05/28 09:31:49  14120s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:31:49  14120s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:31:49  14120s] ### Time Record (detailRoute) is installed.
[05/28 09:31:49  14120s] ### Time Record (Pre Callback) is installed.
[05/28 09:31:49  14120s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:31:49  14120s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:31:49  14120s] ### Time Record (DB Import) is installed.
[05/28 09:31:49  14120s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:31:49  14120s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:31:49  14120s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:31:49  14120s] eee: pegSigSF=1.070000
[05/28 09:31:49  14120s] Initializing multi-corner resistance tables ...
[05/28 09:31:49  14120s] eee: Grid unit RC data computation started
[05/28 09:31:49  14120s] eee: Grid unit RC data computation completed
[05/28 09:31:49  14120s] eee: l=1 avDens=0.006726 usedTrk=52.912222 availTrk=7867.241379 sigTrk=52.912222
[05/28 09:31:49  14120s] eee: l=2 avDens=0.042222 usedTrk=250.800371 availTrk=5940.000000 sigTrk=250.800371
[05/28 09:31:49  14120s] eee: l=3 avDens=0.105374 usedTrk=328.767777 availTrk=3120.000000 sigTrk=328.767777
[05/28 09:31:49  14120s] eee: l=4 avDens=0.108787 usedTrk=339.416667 availTrk=3120.000000 sigTrk=339.416667
[05/28 09:31:49  14120s] eee: l=5 avDens=0.066833 usedTrk=196.490371 availTrk=2940.000000 sigTrk=196.490371
[05/28 09:31:49  14120s] eee: l=6 avDens=0.004676 usedTrk=1.683333 availTrk=360.000000 sigTrk=1.683333
[05/28 09:31:49  14120s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:31:49  14120s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:31:49  14120s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:31:49  14120s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:31:49  14120s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:31:49  14120s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:31:49  14120s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.245133 uaWl=1.000000 uaWlH=0.460700 aWlH=0.000000 lMod=0 pMax=0.876500 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:31:49  14120s] eee: NetCapCache creation started. (Current Mem: 4548.789M) 
[05/28 09:31:49  14120s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4548.789M) 
[05/28 09:31:49  14120s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:31:49  14120s] eee: Metal Layers Info:
[05/28 09:31:49  14120s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:31:49  14120s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:31:49  14120s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:31:49  14120s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:31:49  14120s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:31:49  14120s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:31:49  14120s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:31:49  14120s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:31:49  14120s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:31:49  14120s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:31:49  14120s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:31:49  14120s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:31:49  14120s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:31:49  14120s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:31:49  14120s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:31:49  14120s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:31:49  14120s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:31:49  14120s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:31:49  14120s] ### Net info: total nets: 1152
[05/28 09:31:49  14120s] ### Net info: dirty nets: 0
[05/28 09:31:49  14120s] ### Net info: marked as disconnected nets: 0
[05/28 09:31:49  14120s] ### Net info: fully routed nets: 1150
[05/28 09:31:49  14120s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:31:49  14120s] ### Net info: unrouted nets: 0
[05/28 09:31:49  14120s] ### Net info: re-extraction nets: 0
[05/28 09:31:49  14120s] ### Net info: ignored nets: 0
[05/28 09:31:49  14120s] ### Net info: skip routing nets: 0
[05/28 09:31:49  14120s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:49  14120s] ### import design signature (732): route=149231696 fixed_route=2147340251 flt_obj=0 vio=1976213387 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:31:49  14120s] ### Time Record (DB Import) is uninstalled.
[05/28 09:31:49  14120s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:31:49  14120s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:49  14120s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:31:49  14120s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:49  14120s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:49  14120s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:49  14120s] ### Time Record (Data Preparation) is installed.
[05/28 09:31:49  14120s] #Start routing data preparation on Wed May 28 09:31:49 2025
[05/28 09:31:49  14120s] #
[05/28 09:31:49  14120s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:49  14120s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:49  14120s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:31:49  14120s] #Initial pin access analysis.
[05/28 09:31:49  14120s] #Detail pin access analysis.
[05/28 09:31:49  14120s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:31:49  14120s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:31:49  14120s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:31:49  14120s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:31:49  14120s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:31:49  14120s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:31:49  14120s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:31:49  14120s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:31:49  14120s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:31:49  14120s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:31:49  14120s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:31:49  14120s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:31:49  14120s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:31:49  14120s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:31:49  14120s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:31:49  14120s] #pin_access_rlayer=3(C1)
[05/28 09:31:49  14120s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:31:49  14120s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:31:49  14120s] #enable_dpt_layer_shield=F
[05/28 09:31:49  14120s] #has_line_end_grid=F
[05/28 09:31:49  14120s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:31:49  14120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3457.62 (MB), peak = 4457.44 (MB)
[05/28 09:31:49  14120s] #Regenerating Ggrids automatically.
[05/28 09:31:49  14120s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:31:49  14120s] #Using automatically generated G-grids.
[05/28 09:31:51  14122s] #Done routing data preparation.
[05/28 09:31:51  14122s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3462.30 (MB), peak = 4457.44 (MB)
[05/28 09:31:51  14122s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:31:51  14122s] ### Time Record (Detail Routing) is installed.
[05/28 09:31:51  14122s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:51  14122s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:51  14122s] ### Time Record (Data Preparation) is installed.
[05/28 09:31:51  14122s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:31:51  14122s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:31:51  14122s] #Start instance access analysis using 1 thread...
[05/28 09:31:51  14122s] #Set layer M1 to be advanced pin access layer.
[05/28 09:31:51  14122s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:31:51  14122s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:31:51  14122s] #30 instance pins are hard to access
[05/28 09:31:51  14122s] #Instance access analysis statistics:
[05/28 09:31:51  14122s] #Cpu time = 00:00:00
[05/28 09:31:51  14122s] #Elapsed time = 00:00:00
[05/28 09:31:51  14122s] #Increased memory = 0.00 (MB)
[05/28 09:31:51  14122s] #Total memory = 3462.30 (MB)
[05/28 09:31:51  14122s] #Peak memory = 4457.44 (MB)
[05/28 09:31:51  14122s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:31:51  14122s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:31:51  14122s] #
[05/28 09:31:51  14122s] #Start Detail Routing..
[05/28 09:31:51  14122s] #start initial detail routing ...
[05/28 09:31:51  14122s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:31:51  14122s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:31:51  14122s] #   number of violations = 124
[05/28 09:31:51  14122s] #
[05/28 09:31:51  14122s] #  By Layer and Type:
[05/28 09:31:51  14122s] #
[05/28 09:31:51  14122s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:31:51  14122s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:31:51  14122s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:31:51  14122s] #  M1     |    67|      3|    18|     22|      4|      2|   2|    118|
[05/28 09:31:51  14122s] #  M2     |     2|      0|     4|      0|      0|      0|   0|      6|
[05/28 09:31:51  14122s] #  Totals |    69|      3|    22|     22|      4|      2|   2|    124|
[05/28 09:31:51  14122s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:31:51  14122s] #
[05/28 09:31:51  14122s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3464.50 (MB), peak = 4457.44 (MB)
[05/28 09:31:51  14122s] #start 1st fixing drc iteration ...
[05/28 09:31:55  14126s] ### Gcell dirty-map stats: routing = 1.00%
[05/28 09:31:55  14126s] #   number of violations = 118
[05/28 09:31:55  14126s] #
[05/28 09:31:55  14126s] #  By Layer and Type:
[05/28 09:31:55  14126s] #
[05/28 09:31:55  14126s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:31:55  14126s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:31:55  14126s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:31:55  14126s] #  M1     |    67|      3|    15|     19|      4|      2|   2|    112|
[05/28 09:31:55  14126s] #  M2     |     2|      0|     4|      0|      0|      0|   0|      6|
[05/28 09:31:55  14126s] #  Totals |    69|      3|    19|     19|      4|      2|   2|    118|
[05/28 09:31:55  14126s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:31:55  14126s] #
[05/28 09:31:55  14126s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3465.19 (MB), peak = 4457.44 (MB)
[05/28 09:31:55  14126s] #start 2nd fixing drc iteration ...
[05/28 09:32:01  14132s] ### Gcell dirty-map stats: routing = 2.36%
[05/28 09:32:01  14132s] #   number of violations = 111
[05/28 09:32:01  14132s] #
[05/28 09:32:01  14132s] #  By Layer and Type:
[05/28 09:32:01  14132s] #
[05/28 09:32:01  14132s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:32:01  14132s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:32:01  14132s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:32:01  14132s] #  M1     |    63|      3|    14|     18|      4|      1|   3|    106|
[05/28 09:32:01  14132s] #  M2     |     1|      0|     4|      0|      0|      0|   0|      5|
[05/28 09:32:01  14132s] #  Totals |    64|      3|    18|     18|      4|      1|   3|    111|
[05/28 09:32:01  14132s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:32:01  14132s] #
[05/28 09:32:01  14132s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3466.08 (MB), peak = 4457.44 (MB)
[05/28 09:32:01  14132s] #start 3rd fixing drc iteration ...
[05/28 09:32:08  14139s] ### Gcell dirty-map stats: routing = 4.64%
[05/28 09:32:08  14139s] #   number of violations = 104
[05/28 09:32:08  14139s] #
[05/28 09:32:08  14139s] #  By Layer and Type:
[05/28 09:32:08  14139s] #
[05/28 09:32:08  14139s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:08  14139s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:32:08  14139s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:08  14139s] #  M1     |    64|    13|     16|      4|      1|   1|     99|
[05/28 09:32:08  14139s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:32:08  14139s] #  Totals |    65|    17|     16|      4|      1|   1|    104|
[05/28 09:32:08  14139s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:08  14139s] #
[05/28 09:32:08  14139s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3466.86 (MB), peak = 4457.44 (MB)
[05/28 09:32:08  14139s] #start 4th fixing drc iteration ...
[05/28 09:32:19  14150s] ### Gcell dirty-map stats: routing = 9.12%
[05/28 09:32:19  14150s] #   number of violations = 95
[05/28 09:32:19  14150s] #
[05/28 09:32:19  14150s] #  By Layer and Type:
[05/28 09:32:19  14150s] #
[05/28 09:32:19  14150s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:19  14150s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:32:19  14150s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:19  14150s] #  M1     |      1|    58|    10|     15|      4|      1|   1|     90|
[05/28 09:32:19  14150s] #  M2     |      0|     1|     4|      0|      0|      0|   0|      5|
[05/28 09:32:19  14150s] #  Totals |      1|    59|    14|     15|      4|      1|   1|     95|
[05/28 09:32:19  14150s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:19  14150s] #
[05/28 09:32:19  14150s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3466.69 (MB), peak = 4457.44 (MB)
[05/28 09:32:19  14150s] #start 5th fixing drc iteration ...
[05/28 09:32:31  14162s] ### Gcell dirty-map stats: routing = 12.12%
[05/28 09:32:31  14162s] #   number of violations = 94
[05/28 09:32:31  14162s] #
[05/28 09:32:31  14162s] #  By Layer and Type:
[05/28 09:32:31  14162s] #
[05/28 09:32:31  14162s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:31  14162s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:32:31  14162s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:31  14162s] #  M1     |    58|    11|     15|      3|      1|   1|     89|
[05/28 09:32:31  14162s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:32:31  14162s] #  Totals |    59|    15|     15|      3|      1|   1|     94|
[05/28 09:32:31  14162s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:31  14162s] #
[05/28 09:32:31  14162s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3466.98 (MB), peak = 4457.44 (MB)
[05/28 09:32:31  14162s] #start 6th fixing drc iteration ...
[05/28 09:32:52  14183s] ### Gcell dirty-map stats: routing = 12.56%
[05/28 09:32:52  14183s] #   number of violations = 94
[05/28 09:32:52  14183s] #
[05/28 09:32:52  14183s] #  By Layer and Type:
[05/28 09:32:52  14183s] #
[05/28 09:32:52  14183s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:52  14183s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:32:52  14183s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:52  14183s] #  M1     |    58|    11|     15|      3|      1|   1|     89|
[05/28 09:32:52  14183s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:32:52  14183s] #  Totals |    59|    15|     15|      3|      1|   1|     94|
[05/28 09:32:52  14183s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:52  14183s] #
[05/28 09:32:52  14183s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 3512.16 (MB), peak = 4457.44 (MB)
[05/28 09:32:52  14183s] #start 7th fixing drc iteration ...
[05/28 09:32:56  14187s] ### Gcell dirty-map stats: routing = 13.16%
[05/28 09:32:56  14187s] #   number of violations = 92
[05/28 09:32:56  14187s] #
[05/28 09:32:56  14187s] #  By Layer and Type:
[05/28 09:32:56  14187s] #
[05/28 09:32:56  14187s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:56  14187s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:32:56  14187s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:56  14187s] #  M1     |      0|    57|    11|     15|      2|      1|   1|     87|
[05/28 09:32:56  14187s] #  M2     |      1|     1|     3|      0|      0|      0|   0|      5|
[05/28 09:32:56  14187s] #  Totals |      1|    58|    14|     15|      2|      1|   1|     92|
[05/28 09:32:56  14187s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:32:56  14187s] #
[05/28 09:32:56  14187s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3509.98 (MB), peak = 4457.44 (MB)
[05/28 09:32:56  14187s] #start 8th fixing drc iteration ...
[05/28 09:33:02  14193s] ### Gcell dirty-map stats: routing = 13.80%
[05/28 09:33:02  14193s] #   number of violations = 88
[05/28 09:33:02  14193s] #
[05/28 09:33:02  14193s] #  By Layer and Type:
[05/28 09:33:02  14193s] #
[05/28 09:33:02  14193s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:02  14193s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:33:02  14193s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:02  14193s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:33:02  14193s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:33:02  14193s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:33:02  14193s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:02  14193s] #
[05/28 09:33:02  14193s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3509.14 (MB), peak = 4457.44 (MB)
[05/28 09:33:02  14193s] #start 9th fixing drc iteration ...
[05/28 09:33:09  14201s] ### Gcell dirty-map stats: routing = 13.80%
[05/28 09:33:09  14201s] #   number of violations = 88
[05/28 09:33:09  14201s] #
[05/28 09:33:09  14201s] #  By Layer and Type:
[05/28 09:33:09  14201s] #
[05/28 09:33:09  14201s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:09  14201s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:33:09  14201s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:09  14201s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:33:09  14201s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:33:09  14201s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:33:09  14201s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:09  14201s] #
[05/28 09:33:09  14201s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3508.45 (MB), peak = 4457.44 (MB)
[05/28 09:33:09  14201s] #start 10th fixing drc iteration ...
[05/28 09:33:20  14211s] ### Gcell dirty-map stats: routing = 13.80%
[05/28 09:33:20  14211s] #   number of violations = 88
[05/28 09:33:20  14211s] #
[05/28 09:33:20  14211s] #  By Layer and Type:
[05/28 09:33:20  14211s] #
[05/28 09:33:20  14211s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:20  14211s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:33:20  14211s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:20  14211s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:33:20  14211s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:33:20  14211s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:33:20  14211s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:20  14211s] #
[05/28 09:33:20  14211s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3505.54 (MB), peak = 4457.44 (MB)
[05/28 09:33:20  14211s] #start 11th fixing drc iteration ...
[05/28 09:33:34  14225s] ### Gcell dirty-map stats: routing = 13.80%
[05/28 09:33:34  14225s] #   number of violations = 88
[05/28 09:33:34  14225s] #
[05/28 09:33:34  14225s] #  By Layer and Type:
[05/28 09:33:34  14225s] #
[05/28 09:33:34  14225s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:34  14225s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:33:34  14225s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:34  14225s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:33:34  14225s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:33:34  14225s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:33:34  14225s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:34  14225s] #
[05/28 09:33:34  14225s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3505.74 (MB), peak = 4457.44 (MB)
[05/28 09:33:34  14225s] #start 12th fixing drc iteration ...
[05/28 09:33:50  14242s] ### Gcell dirty-map stats: routing = 14.84%
[05/28 09:33:50  14242s] #   number of violations = 88
[05/28 09:33:50  14242s] #
[05/28 09:33:50  14242s] #  By Layer and Type:
[05/28 09:33:50  14242s] #
[05/28 09:33:50  14242s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:50  14242s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:33:50  14242s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:50  14242s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:33:50  14242s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:33:50  14242s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:33:50  14242s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:50  14242s] #
[05/28 09:33:51  14242s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3505.18 (MB), peak = 4457.44 (MB)
[05/28 09:33:51  14242s] #start 13th fixing drc iteration ...
[05/28 09:33:55  14246s] ### Gcell dirty-map stats: routing = 14.84%
[05/28 09:33:55  14246s] #   number of violations = 88
[05/28 09:33:55  14246s] #
[05/28 09:33:55  14246s] #  By Layer and Type:
[05/28 09:33:55  14246s] #
[05/28 09:33:55  14246s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:55  14246s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:33:55  14246s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:55  14246s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:33:55  14246s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:33:55  14246s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:33:55  14246s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:33:55  14246s] #
[05/28 09:33:55  14246s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3504.58 (MB), peak = 4457.44 (MB)
[05/28 09:33:55  14246s] #start 14th fixing drc iteration ...
[05/28 09:34:01  14252s] ### Gcell dirty-map stats: routing = 14.84%
[05/28 09:34:01  14252s] #   number of violations = 88
[05/28 09:34:01  14252s] #
[05/28 09:34:01  14252s] #  By Layer and Type:
[05/28 09:34:01  14252s] #
[05/28 09:34:01  14252s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:01  14252s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:34:01  14252s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:01  14252s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:34:01  14252s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:34:01  14252s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:34:01  14252s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:01  14252s] #
[05/28 09:34:01  14252s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3503.07 (MB), peak = 4457.44 (MB)
[05/28 09:34:01  14252s] #start 15th fixing drc iteration ...
[05/28 09:34:08  14259s] ### Gcell dirty-map stats: routing = 14.92%
[05/28 09:34:08  14259s] #   number of violations = 88
[05/28 09:34:08  14259s] #
[05/28 09:34:08  14259s] #  By Layer and Type:
[05/28 09:34:08  14259s] #
[05/28 09:34:08  14259s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:08  14259s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:34:08  14259s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:08  14259s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:34:08  14259s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:34:08  14259s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:34:08  14259s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:08  14259s] #
[05/28 09:34:08  14259s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3498.82 (MB), peak = 4457.44 (MB)
[05/28 09:34:08  14259s] #start 16th fixing drc iteration ...
[05/28 09:34:19  14270s] ### Gcell dirty-map stats: routing = 15.00%
[05/28 09:34:19  14270s] #   number of violations = 88
[05/28 09:34:19  14270s] #
[05/28 09:34:19  14270s] #  By Layer and Type:
[05/28 09:34:19  14270s] #
[05/28 09:34:19  14270s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:19  14270s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:34:19  14270s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:19  14270s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:34:19  14270s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:34:19  14270s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:34:19  14270s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:19  14270s] #
[05/28 09:34:19  14270s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3498.27 (MB), peak = 4457.44 (MB)
[05/28 09:34:19  14270s] #start 17th fixing drc iteration ...
[05/28 09:34:31  14283s] ### Gcell dirty-map stats: routing = 15.00%
[05/28 09:34:31  14283s] #   number of violations = 88
[05/28 09:34:31  14283s] #
[05/28 09:34:31  14283s] #  By Layer and Type:
[05/28 09:34:31  14283s] #
[05/28 09:34:31  14283s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:31  14283s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:34:31  14283s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:31  14283s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:34:31  14283s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:34:31  14283s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:34:31  14283s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:31  14283s] #
[05/28 09:34:31  14283s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3497.66 (MB), peak = 4457.44 (MB)
[05/28 09:34:31  14283s] #start 18th fixing drc iteration ...
[05/28 09:34:48  14299s] ### Gcell dirty-map stats: routing = 15.00%
[05/28 09:34:48  14299s] #   number of violations = 88
[05/28 09:34:48  14299s] #
[05/28 09:34:48  14299s] #  By Layer and Type:
[05/28 09:34:48  14299s] #
[05/28 09:34:48  14299s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:48  14299s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:34:48  14299s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:48  14299s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:34:48  14299s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:34:48  14299s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:34:48  14299s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:48  14299s] #
[05/28 09:34:48  14299s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3492.67 (MB), peak = 4457.44 (MB)
[05/28 09:34:48  14299s] #start 19th fixing drc iteration ...
[05/28 09:34:52  14304s] ### Gcell dirty-map stats: routing = 15.00%
[05/28 09:34:52  14304s] #   number of violations = 88
[05/28 09:34:52  14304s] #
[05/28 09:34:52  14304s] #  By Layer and Type:
[05/28 09:34:52  14304s] #
[05/28 09:34:52  14304s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:52  14304s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:34:52  14304s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:52  14304s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:34:52  14304s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:34:52  14304s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:34:52  14304s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:52  14304s] #
[05/28 09:34:52  14304s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3489.39 (MB), peak = 4457.44 (MB)
[05/28 09:34:52  14304s] #start 20th fixing drc iteration ...
[05/28 09:34:57  14309s] ### Gcell dirty-map stats: routing = 15.00%
[05/28 09:34:57  14309s] #   number of violations = 88
[05/28 09:34:57  14309s] #
[05/28 09:34:57  14309s] #  By Layer and Type:
[05/28 09:34:57  14309s] #
[05/28 09:34:57  14309s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:57  14309s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:34:57  14309s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:57  14309s] #  M1     |      1|    55|    11|     15|      1|      1|     84|
[05/28 09:34:57  14309s] #  M2     |      0|     1|     3|      0|      0|      0|      4|
[05/28 09:34:57  14309s] #  Totals |      1|    56|    14|     15|      1|      1|     88|
[05/28 09:34:58  14309s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:34:58  14309s] #
[05/28 09:34:58  14309s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3487.07 (MB), peak = 4457.44 (MB)
[05/28 09:34:58  14309s] #Complete Detail Routing.
[05/28 09:34:58  14309s] #Total wire length = 6083 um.
[05/28 09:34:58  14309s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:34:58  14309s] #Total wire length on LAYER M1 = 116 um.
[05/28 09:34:58  14309s] #Total wire length on LAYER M2 = 1288 um.
[05/28 09:34:58  14309s] #Total wire length on LAYER C1 = 1777 um.
[05/28 09:34:58  14309s] #Total wire length on LAYER C2 = 1835 um.
[05/28 09:34:58  14309s] #Total wire length on LAYER C3 = 1059 um.
[05/28 09:34:58  14309s] #Total wire length on LAYER C4 = 9 um.
[05/28 09:34:58  14309s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:34:58  14309s] #Total wire length on LAYER JA = 0 um.
[05/28 09:34:58  14309s] #Total wire length on LAYER QA = 0 um.
[05/28 09:34:58  14309s] #Total wire length on LAYER QB = 0 um.
[05/28 09:34:58  14309s] #Total wire length on LAYER LB = 0 um.
[05/28 09:34:58  14309s] #Total number of vias = 9684
[05/28 09:34:58  14309s] #Total number of multi-cut vias = 6728 ( 69.5%)
[05/28 09:34:58  14309s] #Total number of single cut vias = 2956 ( 30.5%)
[05/28 09:34:58  14309s] #Up-Via Summary (total 9684):
[05/28 09:34:58  14309s] #                   single-cut          multi-cut      Total
[05/28 09:34:58  14309s] #-----------------------------------------------------------
[05/28 09:34:58  14309s] # M1               878 ( 58.9%)       612 ( 41.1%)       1490
[05/28 09:34:58  14309s] # M2              1311 ( 32.2%)      2765 ( 67.8%)       4076
[05/28 09:34:58  14309s] # C1               610 ( 21.6%)      2210 ( 78.4%)       2820
[05/28 09:34:58  14309s] # C2               149 ( 11.6%)      1136 ( 88.4%)       1285
[05/28 09:34:58  14309s] # C3                 8 ( 61.5%)         5 ( 38.5%)         13
[05/28 09:34:58  14309s] #-----------------------------------------------------------
[05/28 09:34:58  14309s] #                 2956 ( 30.5%)      6728 ( 69.5%)       9684 
[05/28 09:34:58  14309s] #
[05/28 09:34:58  14309s] #Total number of DRC violations = 88
[05/28 09:34:58  14309s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:34:58  14309s] #Cpu time = 00:03:09
[05/28 09:34:58  14309s] #Elapsed time = 00:03:08
[05/28 09:34:58  14309s] #Increased memory = 33.11 (MB)
[05/28 09:34:58  14309s] #Total memory = 3486.46 (MB)
[05/28 09:34:58  14309s] #Peak memory = 4457.44 (MB)
[05/28 09:34:58  14309s] ### detail_route design signature (777): route=1510908438 flt_obj=0 vio=1621369581 shield_wire=1
[05/28 09:34:58  14309s] ### Time Record (DB Export) is installed.
[05/28 09:34:58  14309s] ### export design design signature (778): route=1510908438 fixed_route=2147340251 flt_obj=0 vio=1621369581 swire=282492057 shield_wire=1 net_attr=1178488623 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:34:58  14309s] ### Time Record (DB Export) is uninstalled.
[05/28 09:34:58  14309s] ### Time Record (Post Callback) is installed.
[05/28 09:34:58  14309s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:34:58  14309s] #
[05/28 09:34:58  14309s] #detailRoute statistics:
[05/28 09:34:58  14309s] #Cpu time = 00:03:09
[05/28 09:34:58  14309s] #Elapsed time = 00:03:09
[05/28 09:34:58  14309s] #Increased memory = 9.45 (MB)
[05/28 09:34:58  14309s] #Total memory = 3471.44 (MB)
[05/28 09:34:58  14309s] #Peak memory = 4457.44 (MB)
[05/28 09:34:58  14309s] #Number of warnings = 34
[05/28 09:34:58  14309s] #Total number of warnings = 531
[05/28 09:34:58  14309s] #Number of fails = 0
[05/28 09:34:58  14309s] #Total number of fails = 0
[05/28 09:34:58  14309s] #Complete detailRoute on Wed May 28 09:34:58 2025
[05/28 09:34:58  14309s] #
[05/28 09:34:58  14309s] ### import design signature (779): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:34:58  14309s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:34:58  14309s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:34:58  14309s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:34:58  14309s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:34:58  14309s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:34:58  14309s] #% End detailRoute (date=05/28 09:34:58, total cpu=0:03:09, real=0:03:09, peak res=3761.4M, current mem=3462.2M)
[05/28 09:34:58  14309s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:34:58  14309s] #
[05/28 09:34:58  14309s] #  Scalability Statistics
[05/28 09:34:58  14309s] #
[05/28 09:34:58  14309s] #-------------------------+---------+-------------+------------+
[05/28 09:34:58  14309s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:34:58  14309s] #-------------------------+---------+-------------+------------+
[05/28 09:34:58  14309s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:34:58  14309s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:34:58  14309s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:34:58  14309s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:34:58  14309s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:34:58  14309s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:34:58  14309s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:34:58  14309s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/28 09:34:58  14309s] #  Detail Routing         | 00:03:07|     00:03:07|         1.0|
[05/28 09:34:58  14309s] #  Entire Command         | 00:03:09|     00:03:09|         1.0|
[05/28 09:34:58  14309s] #-------------------------+---------+-------------+------------+
[05/28 09:34:58  14309s] #
[05/28 09:34:58  14309s] **ERROR: (IMPQTF-4044):	Error occurs when '6WR' is executed with the error message: 'invalid command name "6WR"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPQTF-4044):	Error occurs when 'sR' is executed with the error message: 'invalid command name "sR"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> selectInst DECAP229
[05/28 09:34:58  14309s] **ERROR: (IMPQTF-4044):	Error occurs when 'fnR' is executed with the error message: 'invalid command name "fnR"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPQTF-4044):	Error occurs when '#R' is executed with the error message: 'invalid command name "#R"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> deselectAll
[05/28 09:34:58  14309s] <CMD> zoomBox -59.64700 -14.66600 115.31100 128.63300
[05/28 09:35:37  14317s] <CMD> verify_drc
[05/28 09:35:37  14317s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:35:37  14317s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:35:37  14317s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:35:37  14317s]  *** Starting Verify DRC (MEM: 4547.4) ***
[05/28 09:35:37  14317s] 
[05/28 09:35:37  14317s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:37  14317s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:37  14317s]   VERIFY DRC ...... Starting Verification
[05/28 09:35:37  14317s]   VERIFY DRC ...... Initializing
[05/28 09:35:37  14317s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:35:37  14317s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:35:37  14317s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:35:37  14317s]   VERIFY DRC ...... Using new threading
[05/28 09:35:37  14317s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:35:37  14317s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:35:37  14317s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:35:38  14317s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 09:35:38  14317s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:35:38  14318s]   VERIFY DRC ...... Sub-Area : 3 complete 19 Viols.
[05/28 09:35:38  14318s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:35:38  14318s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 09:35:38  14318s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:35:38  14318s]   VERIFY DRC ...... Using new threading
[05/28 09:35:38  14318s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:35:38  14318s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:35:38  14318s] 
[05/28 09:35:38  14318s]   Verification Complete : 45 Viols.
[05/28 09:35:38  14318s] 
[05/28 09:35:38  14318s]  Violation Summary By Layer and Type:
[05/28 09:35:38  14318s] 
[05/28 09:35:38  14318s] 	          Short    Color   EOLCol   MetSpc   CutSpc   CShort   Totals
[05/28 09:35:38  14318s] 	M1           21        9        9        1        0        0       40
[05/28 09:35:38  14318s] 	V1            0        0        0        0        1        1        2
[05/28 09:35:38  14318s] 	M2            1        2        0        0        0        0        3
[05/28 09:35:38  14318s] 	Totals       22       11        9        1        1        1       45
[05/28 09:35:38  14318s] 
[05/28 09:35:38  14318s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 09:35:38  14318s] 
[05/28 09:35:38  14318s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:35:43  14319s] <CMD> ecoRoute -fix_drc
[05/28 09:35:43  14319s] ### Time Record (ecoRoute) is installed.
[05/28 09:35:43  14319s] **INFO: User settings:
[05/28 09:35:43  14319s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:35:43  14319s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:35:43  14319s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:35:43  14319s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:35:43  14319s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:35:43  14319s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:35:43  14319s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:35:43  14319s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:35:43  14319s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:35:43  14319s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:35:43  14319s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:35:43  14319s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:35:43  14319s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:35:43  14319s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:35:43  14319s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:35:43  14319s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:35:43  14319s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:35:43  14319s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:35:43  14319s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:35:43  14319s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:35:43  14319s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:35:43  14319s] setDesignMode -process                                                                    22
[05/28 09:35:43  14319s] 
[05/28 09:35:43  14319s] #% Begin detailRoute (date=05/28 09:35:43, mem=3465.8M)
[05/28 09:35:43  14319s] 
[05/28 09:35:43  14319s] detailRoute -fix_drc
[05/28 09:35:43  14319s] 
[05/28 09:35:43  14319s] #Start detailRoute on Wed May 28 09:35:43 2025
[05/28 09:35:43  14319s] #
[05/28 09:35:43  14319s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:35:43  14319s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:35:43  14319s] ### Time Record (detailRoute) is installed.
[05/28 09:35:43  14319s] ### Time Record (Pre Callback) is installed.
[05/28 09:35:43  14319s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:35:43  14319s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:35:43  14319s] ### Time Record (DB Import) is installed.
[05/28 09:35:43  14319s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:35:43  14319s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:35:43  14319s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:35:43  14319s] eee: pegSigSF=1.070000
[05/28 09:35:43  14319s] Initializing multi-corner resistance tables ...
[05/28 09:35:43  14319s] eee: Grid unit RC data computation started
[05/28 09:35:43  14319s] eee: Grid unit RC data computation completed
[05/28 09:35:43  14319s] eee: l=1 avDens=0.006725 usedTrk=52.906481 availTrk=7867.241379 sigTrk=52.906481
[05/28 09:35:43  14319s] eee: l=2 avDens=0.042169 usedTrk=250.485556 availTrk=5940.000000 sigTrk=250.485556
[05/28 09:35:43  14319s] eee: l=3 avDens=0.105465 usedTrk=329.050370 availTrk=3120.000000 sigTrk=329.050370
[05/28 09:35:43  14319s] eee: l=4 avDens=0.108921 usedTrk=339.833333 availTrk=3120.000000 sigTrk=339.833333
[05/28 09:35:43  14319s] eee: l=5 avDens=0.066680 usedTrk=196.040371 availTrk=2940.000000 sigTrk=196.040371
[05/28 09:35:43  14319s] eee: l=6 avDens=0.005333 usedTrk=1.600000 availTrk=300.000000 sigTrk=1.600000
[05/28 09:35:43  14319s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:35:43  14319s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:35:43  14319s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:35:43  14319s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:35:43  14319s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:35:43  14319s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:35:43  14319s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.245341 uaWl=1.000000 uaWlH=0.460600 aWlH=0.000000 lMod=0 pMax=0.876500 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:35:43  14319s] eee: NetCapCache creation started. (Current Mem: 4559.453M) 
[05/28 09:35:43  14319s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4559.453M) 
[05/28 09:35:43  14319s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:35:43  14319s] eee: Metal Layers Info:
[05/28 09:35:43  14319s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:35:43  14319s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:35:43  14319s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:35:43  14319s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:35:43  14319s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:35:43  14319s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:35:43  14319s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:35:43  14319s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:35:43  14319s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:35:43  14319s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:35:43  14319s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:35:43  14319s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:35:43  14319s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:35:43  14319s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:35:43  14319s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:35:43  14319s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:35:43  14319s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:35:43  14319s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:35:43  14319s] ### Net info: total nets: 1152
[05/28 09:35:43  14319s] ### Net info: dirty nets: 0
[05/28 09:35:43  14319s] ### Net info: marked as disconnected nets: 0
[05/28 09:35:43  14319s] ### Net info: fully routed nets: 1150
[05/28 09:35:43  14319s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:35:43  14319s] ### Net info: unrouted nets: 0
[05/28 09:35:43  14319s] ### Net info: re-extraction nets: 0
[05/28 09:35:43  14319s] ### Net info: ignored nets: 0
[05/28 09:35:43  14319s] ### Net info: skip routing nets: 0
[05/28 09:35:43  14319s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:43  14319s] ### import design signature (780): route=1391313494 fixed_route=2147340251 flt_obj=0 vio=1010310294 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:35:43  14319s] ### Time Record (DB Import) is uninstalled.
[05/28 09:35:43  14319s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:35:43  14319s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:43  14319s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:35:43  14319s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:43  14319s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:43  14319s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:43  14319s] ### Time Record (Data Preparation) is installed.
[05/28 09:35:43  14319s] #Start routing data preparation on Wed May 28 09:35:43 2025
[05/28 09:35:43  14319s] #
[05/28 09:35:43  14319s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:43  14319s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:43  14319s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:35:43  14319s] #Initial pin access analysis.
[05/28 09:35:43  14319s] #Detail pin access analysis.
[05/28 09:35:44  14319s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:35:44  14319s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:35:44  14319s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:35:44  14319s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:35:44  14319s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:35:44  14319s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:35:44  14319s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:35:44  14319s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:35:44  14319s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:35:44  14319s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:35:44  14319s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:35:44  14319s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:35:44  14319s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:35:44  14319s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:35:44  14319s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:35:44  14319s] #pin_access_rlayer=3(C1)
[05/28 09:35:44  14319s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:35:44  14319s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:35:44  14319s] #enable_dpt_layer_shield=F
[05/28 09:35:44  14319s] #has_line_end_grid=F
[05/28 09:35:44  14319s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:35:44  14319s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3461.10 (MB), peak = 4457.44 (MB)
[05/28 09:35:44  14320s] #Regenerating Ggrids automatically.
[05/28 09:35:44  14320s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:35:44  14320s] #Using automatically generated G-grids.
[05/28 09:35:45  14321s] #Done routing data preparation.
[05/28 09:35:45  14321s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3465.77 (MB), peak = 4457.44 (MB)
[05/28 09:35:45  14321s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:35:45  14321s] ### Time Record (Detail Routing) is installed.
[05/28 09:35:45  14321s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:45  14321s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:45  14321s] ### Time Record (Data Preparation) is installed.
[05/28 09:35:45  14321s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:35:45  14321s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:35:45  14321s] #Start instance access analysis using 1 thread...
[05/28 09:35:45  14321s] #Set layer M1 to be advanced pin access layer.
[05/28 09:35:45  14321s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:35:45  14321s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:35:45  14321s] #30 instance pins are hard to access
[05/28 09:35:45  14321s] #Instance access analysis statistics:
[05/28 09:35:45  14321s] #Cpu time = 00:00:00
[05/28 09:35:45  14321s] #Elapsed time = 00:00:00
[05/28 09:35:45  14321s] #Increased memory = 0.00 (MB)
[05/28 09:35:45  14321s] #Total memory = 3465.77 (MB)
[05/28 09:35:45  14321s] #Peak memory = 4457.44 (MB)
[05/28 09:35:45  14321s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:35:45  14321s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:35:45  14321s] #
[05/28 09:35:45  14321s] #Start Detail Routing..
[05/28 09:35:45  14321s] #start initial detail routing ...
[05/28 09:35:45  14321s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:35:45  14321s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:35:45  14321s] #   number of violations = 133
[05/28 09:35:45  14321s] #
[05/28 09:35:45  14321s] #  By Layer and Type:
[05/28 09:35:45  14321s] #
[05/28 09:35:45  14321s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:35:45  14321s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:35:45  14321s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:35:45  14321s] #  M1     |      2|    76|    20|     24|      2|      2|    126|
[05/28 09:35:45  14321s] #  M2     |      0|     2|     5|      0|      0|      0|      7|
[05/28 09:35:45  14321s] #  Totals |      2|    78|    25|     24|      2|      2|    133|
[05/28 09:35:45  14321s] #---------+-------+------+------+-------+-------+-------+-------+
[05/28 09:35:45  14321s] #
[05/28 09:35:45  14321s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3468.20 (MB), peak = 4457.44 (MB)
[05/28 09:35:45  14321s] #start 1st fixing drc iteration ...
[05/28 09:35:49  14325s] ### Gcell dirty-map stats: routing = 1.52%
[05/28 09:35:49  14325s] #   number of violations = 125
[05/28 09:35:49  14325s] #
[05/28 09:35:49  14325s] #  By Layer and Type:
[05/28 09:35:49  14325s] #
[05/28 09:35:49  14325s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:35:49  14325s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:35:49  14325s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:35:49  14325s] #  M1     |    75|    17|     21|      2|      2|   1|    118|
[05/28 09:35:49  14325s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:35:49  14325s] #  Totals |    77|    22|     21|      2|      2|   1|    125|
[05/28 09:35:49  14325s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:35:49  14325s] #
[05/28 09:35:49  14325s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3468.62 (MB), peak = 4457.44 (MB)
[05/28 09:35:49  14325s] #start 2nd fixing drc iteration ...
[05/28 09:35:54  14330s] ### Gcell dirty-map stats: routing = 3.16%
[05/28 09:35:54  14330s] #   number of violations = 116
[05/28 09:35:54  14330s] #
[05/28 09:35:54  14330s] #  By Layer and Type:
[05/28 09:35:54  14330s] #
[05/28 09:35:54  14330s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:35:54  14330s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:35:54  14330s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:35:54  14330s] #  M1     |    71|    15|     19|      2|      1|   2|    110|
[05/28 09:35:54  14330s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:35:54  14330s] #  Totals |    72|    20|     19|      2|      1|   2|    116|
[05/28 09:35:54  14330s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:35:54  14330s] #
[05/28 09:35:54  14330s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3469.73 (MB), peak = 4457.44 (MB)
[05/28 09:35:54  14330s] #start 3rd fixing drc iteration ...
[05/28 09:36:01  14337s] ### Gcell dirty-map stats: routing = 4.80%
[05/28 09:36:01  14337s] #   number of violations = 116
[05/28 09:36:01  14337s] #
[05/28 09:36:01  14337s] #  By Layer and Type:
[05/28 09:36:01  14337s] #
[05/28 09:36:01  14337s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:01  14337s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:36:01  14337s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:01  14337s] #  M1     |    72|    15|     19|      2|      1|   1|    110|
[05/28 09:36:01  14337s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:36:01  14337s] #  Totals |    73|    20|     19|      2|      1|   1|    116|
[05/28 09:36:01  14337s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:01  14337s] #
[05/28 09:36:01  14337s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3470.30 (MB), peak = 4457.44 (MB)
[05/28 09:36:01  14337s] #start 4th fixing drc iteration ...
[05/28 09:36:11  14347s] ### Gcell dirty-map stats: routing = 9.08%
[05/28 09:36:11  14347s] #   number of violations = 108
[05/28 09:36:11  14347s] #
[05/28 09:36:11  14347s] #  By Layer and Type:
[05/28 09:36:11  14347s] #
[05/28 09:36:11  14347s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:11  14347s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:36:11  14347s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:11  14347s] #  M1     |      1|    67|    12|     18|      2|      1|   1|    102|
[05/28 09:36:11  14347s] #  M2     |      0|     1|     5|      0|      0|      0|   0|      6|
[05/28 09:36:11  14347s] #  Totals |      1|    68|    17|     18|      2|      1|   1|    108|
[05/28 09:36:11  14347s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:11  14347s] #
[05/28 09:36:11  14347s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3470.12 (MB), peak = 4457.44 (MB)
[05/28 09:36:11  14347s] #start 5th fixing drc iteration ...
[05/28 09:36:24  14359s] ### Gcell dirty-map stats: routing = 11.84%
[05/28 09:36:24  14359s] #   number of violations = 107
[05/28 09:36:24  14359s] #
[05/28 09:36:24  14359s] #  By Layer and Type:
[05/28 09:36:24  14359s] #
[05/28 09:36:24  14359s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:24  14359s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:36:24  14359s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:24  14359s] #  M1     |    67|    13|     18|      1|      1|   1|    101|
[05/28 09:36:24  14359s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:36:24  14359s] #  Totals |    68|    18|     18|      1|      1|   1|    107|
[05/28 09:36:24  14359s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:24  14359s] #
[05/28 09:36:24  14359s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3470.39 (MB), peak = 4457.44 (MB)
[05/28 09:36:24  14359s] #start 6th fixing drc iteration ...
[05/28 09:36:41  14377s] ### Gcell dirty-map stats: routing = 12.28%
[05/28 09:36:41  14377s] #   number of violations = 107
[05/28 09:36:41  14377s] #
[05/28 09:36:41  14377s] #  By Layer and Type:
[05/28 09:36:41  14377s] #
[05/28 09:36:41  14377s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:41  14377s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:36:41  14377s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:41  14377s] #  M1     |    67|    13|     18|      1|      1|   1|    101|
[05/28 09:36:41  14377s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:36:41  14377s] #  Totals |    68|    18|     18|      1|      1|   1|    107|
[05/28 09:36:41  14377s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:41  14377s] #
[05/28 09:36:41  14377s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3482.69 (MB), peak = 4457.44 (MB)
[05/28 09:36:41  14377s] #start 7th fixing drc iteration ...
[05/28 09:36:46  14382s] ### Gcell dirty-map stats: routing = 12.28%
[05/28 09:36:46  14382s] #   number of violations = 107
[05/28 09:36:46  14382s] #
[05/28 09:36:46  14382s] #  By Layer and Type:
[05/28 09:36:46  14382s] #
[05/28 09:36:46  14382s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:46  14382s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:36:46  14382s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:46  14382s] #  M1     |    66|    13|     18|      1|      1|   2|    101|
[05/28 09:36:46  14382s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:36:46  14382s] #  Totals |    67|    18|     18|      1|      1|   2|    107|
[05/28 09:36:46  14382s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:46  14382s] #
[05/28 09:36:46  14382s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3481.63 (MB), peak = 4457.44 (MB)
[05/28 09:36:46  14382s] #start 8th fixing drc iteration ...
[05/28 09:36:51  14387s] ### Gcell dirty-map stats: routing = 12.92%
[05/28 09:36:51  14387s] #   number of violations = 105
[05/28 09:36:51  14387s] #
[05/28 09:36:51  14387s] #  By Layer and Type:
[05/28 09:36:51  14387s] #
[05/28 09:36:51  14387s] #---------+------+------+-------+-------+-------+-------+
[05/28 09:36:51  14387s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:36:51  14387s] #---------+------+------+-------+-------+-------+-------+
[05/28 09:36:51  14387s] #  M1     |    66|    13|     18|      1|      1|     99|
[05/28 09:36:51  14387s] #  M2     |     1|     5|      0|      0|      0|      6|
[05/28 09:36:51  14387s] #  Totals |    67|    18|     18|      1|      1|    105|
[05/28 09:36:51  14387s] #---------+------+------+-------+-------+-------+-------+
[05/28 09:36:51  14387s] #
[05/28 09:36:51  14387s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3481.57 (MB), peak = 4457.44 (MB)
[05/28 09:36:51  14387s] #start 9th fixing drc iteration ...
[05/28 09:36:59  14395s] ### Gcell dirty-map stats: routing = 12.92%
[05/28 09:36:59  14395s] #   number of violations = 105
[05/28 09:36:59  14395s] #
[05/28 09:36:59  14395s] #  By Layer and Type:
[05/28 09:36:59  14395s] #
[05/28 09:36:59  14395s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:59  14395s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:36:59  14395s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:59  14395s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:36:59  14395s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:36:59  14395s] #  Totals |    66|    18|     18|      1|      1|   1|    105|
[05/28 09:36:59  14395s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:36:59  14395s] #
[05/28 09:36:59  14395s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3481.45 (MB), peak = 4457.44 (MB)
[05/28 09:36:59  14395s] #start 10th fixing drc iteration ...
[05/28 09:37:09  14405s] ### Gcell dirty-map stats: routing = 13.64%
[05/28 09:37:09  14405s] #   number of violations = 103
[05/28 09:37:09  14405s] #
[05/28 09:37:09  14405s] #  By Layer and Type:
[05/28 09:37:09  14405s] #
[05/28 09:37:09  14405s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:09  14405s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:37:09  14405s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:09  14405s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:37:09  14405s] #  M2     |     1|     3|      0|      0|      0|   0|      4|
[05/28 09:37:09  14405s] #  Totals |    66|    16|     18|      1|      1|   1|    103|
[05/28 09:37:09  14405s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:09  14405s] #
[05/28 09:37:09  14405s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3480.01 (MB), peak = 4457.44 (MB)
[05/28 09:37:09  14405s] #start 11th fixing drc iteration ...
[05/28 09:37:23  14419s] ### Gcell dirty-map stats: routing = 13.64%
[05/28 09:37:23  14419s] #   number of violations = 103
[05/28 09:37:23  14419s] #
[05/28 09:37:23  14419s] #  By Layer and Type:
[05/28 09:37:23  14419s] #
[05/28 09:37:23  14419s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:23  14419s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:37:23  14419s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:23  14419s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:37:23  14419s] #  M2     |     1|     3|      0|      0|      0|   0|      4|
[05/28 09:37:23  14419s] #  Totals |    66|    16|     18|      1|      1|   1|    103|
[05/28 09:37:23  14419s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:23  14419s] #
[05/28 09:37:23  14419s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3480.21 (MB), peak = 4457.44 (MB)
[05/28 09:37:23  14419s] #start 12th fixing drc iteration ...
[05/28 09:37:41  14437s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:37:41  14437s] #   number of violations = 103
[05/28 09:37:41  14437s] #
[05/28 09:37:41  14437s] #  By Layer and Type:
[05/28 09:37:41  14437s] #
[05/28 09:37:41  14437s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:41  14437s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:37:41  14437s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:41  14437s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:37:41  14437s] #  M2     |     1|     3|      0|      0|      0|   0|      4|
[05/28 09:37:41  14437s] #  Totals |    66|    16|     18|      1|      1|   1|    103|
[05/28 09:37:41  14437s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:41  14437s] #
[05/28 09:37:41  14437s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3480.12 (MB), peak = 4457.44 (MB)
[05/28 09:37:41  14437s] #start 13th fixing drc iteration ...
[05/28 09:37:45  14441s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:37:45  14441s] #   number of violations = 103
[05/28 09:37:45  14441s] #
[05/28 09:37:45  14441s] #  By Layer and Type:
[05/28 09:37:45  14441s] #
[05/28 09:37:45  14441s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:45  14441s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:37:45  14441s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:45  14441s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:37:45  14441s] #  M2     |     1|     3|      0|      0|      0|   0|      4|
[05/28 09:37:45  14441s] #  Totals |    66|    16|     18|      1|      1|   1|    103|
[05/28 09:37:45  14441s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:45  14441s] #
[05/28 09:37:45  14441s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3479.66 (MB), peak = 4457.44 (MB)
[05/28 09:37:45  14441s] #start 14th fixing drc iteration ...
[05/28 09:37:50  14446s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:37:50  14446s] #   number of violations = 103
[05/28 09:37:50  14446s] #
[05/28 09:37:50  14446s] #  By Layer and Type:
[05/28 09:37:50  14446s] #
[05/28 09:37:50  14446s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:50  14446s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:37:50  14446s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:50  14446s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:37:50  14446s] #  M2     |     1|     3|      0|      0|      0|   0|      4|
[05/28 09:37:50  14446s] #  Totals |    66|    16|     18|      1|      1|   1|    103|
[05/28 09:37:50  14446s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:50  14446s] #
[05/28 09:37:50  14446s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3479.58 (MB), peak = 4457.44 (MB)
[05/28 09:37:50  14446s] #start 15th fixing drc iteration ...
[05/28 09:37:58  14454s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:37:58  14454s] #   number of violations = 103
[05/28 09:37:58  14454s] #
[05/28 09:37:58  14454s] #  By Layer and Type:
[05/28 09:37:58  14454s] #
[05/28 09:37:58  14454s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:58  14454s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:37:58  14454s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:58  14454s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:37:58  14454s] #  M2     |     1|     3|      0|      0|      0|   0|      4|
[05/28 09:37:58  14454s] #  Totals |    66|    16|     18|      1|      1|   1|    103|
[05/28 09:37:58  14454s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:37:58  14454s] #
[05/28 09:37:58  14454s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3478.90 (MB), peak = 4457.44 (MB)
[05/28 09:37:58  14454s] #start 16th fixing drc iteration ...
[05/28 09:38:08  14464s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:38:08  14464s] #   number of violations = 103
[05/28 09:38:08  14464s] #
[05/28 09:38:08  14464s] #  By Layer and Type:
[05/28 09:38:08  14464s] #
[05/28 09:38:08  14464s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:08  14464s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:38:08  14464s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:08  14464s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:38:08  14464s] #  M2     |     1|     3|      0|      0|      0|   0|      4|
[05/28 09:38:08  14464s] #  Totals |    66|    16|     18|      1|      1|   1|    103|
[05/28 09:38:08  14464s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:08  14464s] #
[05/28 09:38:08  14464s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3478.94 (MB), peak = 4457.44 (MB)
[05/28 09:38:08  14464s] #start 17th fixing drc iteration ...
[05/28 09:38:21  14477s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:38:21  14477s] #   number of violations = 103
[05/28 09:38:21  14477s] #
[05/28 09:38:21  14477s] #  By Layer and Type:
[05/28 09:38:21  14477s] #
[05/28 09:38:21  14477s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:21  14477s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:38:21  14477s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:21  14477s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:38:21  14477s] #  M2     |     1|     3|      0|      0|      0|   0|      4|
[05/28 09:38:21  14477s] #  Totals |    66|    16|     18|      1|      1|   1|    103|
[05/28 09:38:21  14477s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:21  14477s] #
[05/28 09:38:21  14477s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3479.13 (MB), peak = 4457.44 (MB)
[05/28 09:38:21  14477s] #start 18th fixing drc iteration ...
[05/28 09:38:38  14495s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:38:38  14495s] #   number of violations = 103
[05/28 09:38:38  14495s] #
[05/28 09:38:38  14495s] #  By Layer and Type:
[05/28 09:38:38  14495s] #
[05/28 09:38:38  14495s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:38  14495s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:38:38  14495s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:38  14495s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:38:38  14495s] #  M2     |     1|     3|      0|      0|      0|   0|      4|
[05/28 09:38:38  14495s] #  Totals |    66|    16|     18|      1|      1|   1|    103|
[05/28 09:38:38  14495s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:38  14495s] #
[05/28 09:38:38  14495s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3479.28 (MB), peak = 4457.44 (MB)
[05/28 09:38:38  14495s] #start 19th fixing drc iteration ...
[05/28 09:38:42  14499s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:38:42  14499s] #   number of violations = 103
[05/28 09:38:42  14499s] #
[05/28 09:38:42  14499s] #  By Layer and Type:
[05/28 09:38:42  14499s] #
[05/28 09:38:42  14499s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:42  14499s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:38:42  14499s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:42  14499s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:38:42  14499s] #  M2     |     1|     3|      0|      0|      0|   0|      4|
[05/28 09:38:42  14499s] #  Totals |    66|    16|     18|      1|      1|   1|    103|
[05/28 09:38:42  14499s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:42  14499s] #
[05/28 09:38:42  14499s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3478.71 (MB), peak = 4457.44 (MB)
[05/28 09:38:42  14499s] #start 20th fixing drc iteration ...
[05/28 09:38:47  14504s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:38:47  14504s] #   number of violations = 103
[05/28 09:38:47  14504s] #
[05/28 09:38:47  14504s] #  By Layer and Type:
[05/28 09:38:47  14504s] #
[05/28 09:38:47  14504s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:47  14504s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:38:47  14504s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:47  14504s] #  M1     |    65|    13|     18|      1|      1|   1|     99|
[05/28 09:38:47  14504s] #  M2     |     1|     3|      0|      0|      0|   0|      4|
[05/28 09:38:47  14504s] #  Totals |    66|    16|     18|      1|      1|   1|    103|
[05/28 09:38:47  14504s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:38:47  14504s] #
[05/28 09:38:47  14504s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3478.58 (MB), peak = 4457.44 (MB)
[05/28 09:38:47  14504s] #Complete Detail Routing.
[05/28 09:38:47  14504s] #Total wire length = 6084 um.
[05/28 09:38:47  14504s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:38:47  14504s] #Total wire length on LAYER M1 = 116 um.
[05/28 09:38:47  14504s] #Total wire length on LAYER M2 = 1287 um.
[05/28 09:38:47  14504s] #Total wire length on LAYER C1 = 1777 um.
[05/28 09:38:47  14504s] #Total wire length on LAYER C2 = 1835 um.
[05/28 09:38:47  14504s] #Total wire length on LAYER C3 = 1060 um.
[05/28 09:38:47  14504s] #Total wire length on LAYER C4 = 9 um.
[05/28 09:38:47  14504s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:38:47  14504s] #Total wire length on LAYER JA = 0 um.
[05/28 09:38:47  14504s] #Total wire length on LAYER QA = 0 um.
[05/28 09:38:47  14504s] #Total wire length on LAYER QB = 0 um.
[05/28 09:38:47  14504s] #Total wire length on LAYER LB = 0 um.
[05/28 09:38:47  14504s] #Total number of vias = 9693
[05/28 09:38:47  14504s] #Total number of multi-cut vias = 6729 ( 69.4%)
[05/28 09:38:47  14504s] #Total number of single cut vias = 2964 ( 30.6%)
[05/28 09:38:47  14504s] #Up-Via Summary (total 9693):
[05/28 09:38:47  14504s] #                   single-cut          multi-cut      Total
[05/28 09:38:47  14504s] #-----------------------------------------------------------
[05/28 09:38:47  14504s] # M1               877 ( 58.9%)       613 ( 41.1%)       1490
[05/28 09:38:47  14504s] # M2              1309 ( 32.1%)      2765 ( 67.9%)       4074
[05/28 09:38:47  14504s] # C1               613 ( 21.7%)      2210 ( 78.3%)       2823
[05/28 09:38:47  14504s] # C2               155 ( 12.0%)      1136 ( 88.0%)       1291
[05/28 09:38:47  14504s] # C3                10 ( 66.7%)         5 ( 33.3%)         15
[05/28 09:38:47  14504s] #-----------------------------------------------------------
[05/28 09:38:47  14504s] #                 2964 ( 30.6%)      6729 ( 69.4%)       9693 
[05/28 09:38:47  14504s] #
[05/28 09:38:47  14504s] #Total number of DRC violations = 103
[05/28 09:38:47  14504s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:38:47  14504s] #Cpu time = 00:03:04
[05/28 09:38:47  14504s] #Elapsed time = 00:03:04
[05/28 09:38:47  14504s] #Increased memory = 21.20 (MB)
[05/28 09:38:47  14504s] #Total memory = 3477.98 (MB)
[05/28 09:38:47  14504s] #Peak memory = 4457.44 (MB)
[05/28 09:38:47  14504s] ### detail_route design signature (825): route=960480530 flt_obj=0 vio=736217182 shield_wire=1
[05/28 09:38:47  14504s] ### Time Record (DB Export) is installed.
[05/28 09:38:47  14504s] ### export design design signature (826): route=960480530 fixed_route=2147340251 flt_obj=0 vio=736217182 swire=282492057 shield_wire=1 net_attr=1841354142 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:38:48  14504s] ### Time Record (DB Export) is uninstalled.
[05/28 09:38:48  14504s] ### Time Record (Post Callback) is installed.
[05/28 09:38:48  14504s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:38:48  14504s] #
[05/28 09:38:48  14504s] #detailRoute statistics:
[05/28 09:38:48  14504s] #Cpu time = 00:03:05
[05/28 09:38:48  14504s] #Elapsed time = 00:03:04
[05/28 09:38:48  14504s] #Increased memory = 3.05 (MB)
[05/28 09:38:48  14504s] #Total memory = 3468.85 (MB)
[05/28 09:38:48  14504s] #Peak memory = 4457.44 (MB)
[05/28 09:38:48  14504s] #Number of warnings = 34
[05/28 09:38:48  14504s] #Total number of warnings = 572
[05/28 09:38:48  14504s] #Number of fails = 0
[05/28 09:38:48  14504s] #Total number of fails = 0
[05/28 09:38:48  14504s] #Complete detailRoute on Wed May 28 09:38:48 2025
[05/28 09:38:48  14504s] #
[05/28 09:38:48  14504s] ### import design signature (827): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:38:48  14504s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:38:48  14504s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:38:48  14504s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:38:48  14504s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:38:48  14504s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:38:48  14504s] #% End detailRoute (date=05/28 09:38:48, total cpu=0:03:05, real=0:03:05, peak res=3757.8M, current mem=3465.0M)
[05/28 09:38:48  14504s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:38:48  14504s] #
[05/28 09:38:48  14504s] #  Scalability Statistics
[05/28 09:38:48  14504s] #
[05/28 09:38:48  14504s] #-------------------------+---------+-------------+------------+
[05/28 09:38:48  14504s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:38:48  14504s] #-------------------------+---------+-------------+------------+
[05/28 09:38:48  14504s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:38:48  14504s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:38:48  14504s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:38:48  14504s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:38:48  14504s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:38:48  14504s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:38:48  14504s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:38:48  14504s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/28 09:38:48  14504s] #  Detail Routing         | 00:03:03|     00:03:02|         1.0|
[05/28 09:38:48  14504s] #  Entire Command         | 00:03:05|     00:03:05|         1.0|
[05/28 09:38:48  14504s] #-------------------------+---------+-------------+------------+
[05/28 09:38:48  14504s] #
[05/28 09:42:04  14543s] <CMD> verify_drc
[05/28 09:42:04  14543s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:42:04  14543s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:42:04  14543s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:42:04  14543s]  *** Starting Verify DRC (MEM: 4547.7) ***
[05/28 09:42:04  14543s] 
[05/28 09:42:04  14543s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:04  14543s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:04  14543s]   VERIFY DRC ...... Starting Verification
[05/28 09:42:04  14543s]   VERIFY DRC ...... Initializing
[05/28 09:42:04  14543s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:42:04  14543s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:42:04  14543s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:42:04  14543s]   VERIFY DRC ...... Using new threading
[05/28 09:42:04  14543s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:42:04  14543s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:42:04  14543s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:42:04  14543s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 09:42:04  14543s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:42:04  14543s]   VERIFY DRC ...... Sub-Area : 3 complete 19 Viols.
[05/28 09:42:04  14543s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:42:04  14543s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 09:42:04  14543s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:42:04  14543s]   VERIFY DRC ...... Using new threading
[05/28 09:42:04  14543s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:42:04  14543s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:42:04  14543s] 
[05/28 09:42:04  14543s]   Verification Complete : 45 Viols.
[05/28 09:42:04  14543s] 
[05/28 09:42:04  14543s]  Violation Summary By Layer and Type:
[05/28 09:42:04  14543s] 
[05/28 09:42:04  14543s] 	          Short    Color   EOLCol   CutSpc   CShort      Enc   Totals
[05/28 09:42:04  14543s] 	M1           21        9        9        0        0        0       39
[05/28 09:42:04  14543s] 	V1            0        0        0        1        1        1        3
[05/28 09:42:04  14543s] 	M2            1        2        0        0        0        0        3
[05/28 09:42:04  14543s] 	Totals       22       11        9        1        1        1       45
[05/28 09:42:04  14543s] 
[05/28 09:42:04  14543s]  *** End Verify DRC (CPU TIME: 0:00:00.8  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/28 09:42:04  14543s] 
[05/28 09:42:04  14543s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:42:06  14544s] <CMD> ecoRoute -fix_drc
[05/28 09:42:06  14544s] ### Time Record (ecoRoute) is installed.
[05/28 09:42:06  14544s] **INFO: User settings:
[05/28 09:42:06  14544s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:42:06  14544s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:42:06  14544s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:42:06  14544s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:42:06  14544s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:42:06  14544s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:42:06  14544s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:42:06  14544s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:42:06  14544s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:42:06  14544s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:42:06  14544s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:42:06  14544s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:42:06  14544s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:42:06  14544s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:42:06  14544s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:42:06  14544s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:42:06  14544s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:42:06  14544s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:42:06  14544s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:42:06  14544s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:42:06  14544s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:42:06  14544s] setDesignMode -process                                                                    22
[05/28 09:42:06  14544s] 
[05/28 09:42:06  14544s] #% Begin detailRoute (date=05/28 09:42:06, mem=3467.5M)
[05/28 09:42:06  14544s] 
[05/28 09:42:06  14544s] detailRoute -fix_drc
[05/28 09:42:06  14544s] 
[05/28 09:42:06  14544s] #Start detailRoute on Wed May 28 09:42:06 2025
[05/28 09:42:06  14544s] #
[05/28 09:42:06  14544s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:42:06  14544s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:42:06  14544s] ### Time Record (detailRoute) is installed.
[05/28 09:42:06  14544s] ### Time Record (Pre Callback) is installed.
[05/28 09:42:06  14544s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:42:06  14544s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:42:06  14544s] ### Time Record (DB Import) is installed.
[05/28 09:42:06  14544s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:42:06  14544s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:42:06  14544s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:42:06  14544s] eee: pegSigSF=1.070000
[05/28 09:42:06  14544s] Initializing multi-corner resistance tables ...
[05/28 09:42:06  14544s] eee: Grid unit RC data computation started
[05/28 09:42:06  14544s] eee: Grid unit RC data computation completed
[05/28 09:42:06  14544s] eee: l=1 avDens=0.006731 usedTrk=52.953889 availTrk=7867.241379 sigTrk=52.953889
[05/28 09:42:06  14544s] eee: l=2 avDens=0.042164 usedTrk=250.453519 availTrk=5940.000000 sigTrk=250.453519
[05/28 09:42:06  14544s] eee: l=3 avDens=0.105453 usedTrk=329.012037 availTrk=3120.000000 sigTrk=329.012037
[05/28 09:42:06  14544s] eee: l=4 avDens=0.108900 usedTrk=339.766667 availTrk=3120.000000 sigTrk=339.766667
[05/28 09:42:06  14544s] eee: l=5 avDens=0.066782 usedTrk=196.340371 availTrk=2940.000000 sigTrk=196.340371
[05/28 09:42:06  14544s] eee: l=6 avDens=0.004676 usedTrk=1.683333 availTrk=360.000000 sigTrk=1.683333
[05/28 09:42:06  14544s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:42:06  14544s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:42:06  14544s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:42:06  14544s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:42:06  14544s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:42:06  14544s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:42:06  14544s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.245341 uaWl=1.000000 uaWlH=0.460800 aWlH=0.000000 lMod=0 pMax=0.876600 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:42:06  14544s] eee: NetCapCache creation started. (Current Mem: 4557.766M) 
[05/28 09:42:06  14544s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4557.766M) 
[05/28 09:42:06  14544s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:42:06  14544s] eee: Metal Layers Info:
[05/28 09:42:06  14544s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:42:06  14544s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:42:06  14544s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:42:06  14544s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:42:06  14544s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:42:06  14544s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:42:06  14544s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:42:06  14544s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:42:06  14544s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:42:06  14544s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:42:06  14544s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:42:06  14544s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:42:06  14544s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:42:06  14544s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:42:06  14544s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:42:06  14544s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:42:06  14544s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:42:06  14544s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:42:06  14544s] ### Net info: total nets: 1152
[05/28 09:42:06  14544s] ### Net info: dirty nets: 0
[05/28 09:42:06  14544s] ### Net info: marked as disconnected nets: 0
[05/28 09:42:06  14544s] ### Net info: fully routed nets: 1150
[05/28 09:42:06  14544s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:42:06  14544s] ### Net info: unrouted nets: 0
[05/28 09:42:06  14544s] ### Net info: re-extraction nets: 0
[05/28 09:42:06  14544s] ### Net info: ignored nets: 0
[05/28 09:42:06  14544s] ### Net info: skip routing nets: 0
[05/28 09:42:06  14544s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:06  14544s] ### import design signature (828): route=1750478169 fixed_route=2147340251 flt_obj=0 vio=276011668 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:42:06  14544s] ### Time Record (DB Import) is uninstalled.
[05/28 09:42:06  14544s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:42:06  14544s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:06  14544s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:42:06  14544s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:06  14544s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:06  14544s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:06  14544s] ### Time Record (Data Preparation) is installed.
[05/28 09:42:06  14544s] #Start routing data preparation on Wed May 28 09:42:06 2025
[05/28 09:42:06  14544s] #
[05/28 09:42:06  14544s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:06  14544s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:06  14544s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:42:06  14544s] #Initial pin access analysis.
[05/28 09:42:06  14544s] #Detail pin access analysis.
[05/28 09:42:06  14544s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:42:06  14544s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:42:06  14544s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:42:06  14544s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:42:06  14544s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:42:06  14544s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:42:06  14544s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:42:06  14544s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:42:06  14544s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:42:06  14544s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:42:06  14544s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:42:06  14544s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:42:06  14544s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:42:06  14544s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:42:06  14544s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:42:06  14544s] #pin_access_rlayer=3(C1)
[05/28 09:42:06  14544s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:42:06  14544s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:42:06  14544s] #enable_dpt_layer_shield=F
[05/28 09:42:06  14544s] #has_line_end_grid=F
[05/28 09:42:06  14544s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:42:07  14544s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3467.60 (MB), peak = 4457.44 (MB)
[05/28 09:42:07  14544s] #Regenerating Ggrids automatically.
[05/28 09:42:07  14544s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:42:07  14544s] #Using automatically generated G-grids.
[05/28 09:42:08  14546s] #Done routing data preparation.
[05/28 09:42:08  14546s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3472.36 (MB), peak = 4457.44 (MB)
[05/28 09:42:08  14546s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:42:08  14546s] ### Time Record (Detail Routing) is installed.
[05/28 09:42:08  14546s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:08  14546s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:08  14546s] ### Time Record (Data Preparation) is installed.
[05/28 09:42:08  14546s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:42:08  14546s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:42:08  14546s] #Start instance access analysis using 1 thread...
[05/28 09:42:08  14546s] #Set layer M1 to be advanced pin access layer.
[05/28 09:42:08  14546s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:42:08  14546s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:42:08  14546s] #30 instance pins are hard to access
[05/28 09:42:08  14546s] #Instance access analysis statistics:
[05/28 09:42:08  14546s] #Cpu time = 00:00:00
[05/28 09:42:08  14546s] #Elapsed time = 00:00:00
[05/28 09:42:08  14546s] #Increased memory = 0.00 (MB)
[05/28 09:42:08  14546s] #Total memory = 3472.36 (MB)
[05/28 09:42:08  14546s] #Peak memory = 4457.44 (MB)
[05/28 09:42:08  14546s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:42:08  14546s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:42:08  14546s] #
[05/28 09:42:08  14546s] #Start Detail Routing..
[05/28 09:42:08  14546s] #start initial detail routing ...
[05/28 09:42:08  14546s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:42:08  14546s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:42:08  14546s] #   number of violations = 148
[05/28 09:42:08  14546s] #
[05/28 09:42:08  14546s] #  By Layer and Type:
[05/28 09:42:08  14546s] #
[05/28 09:42:08  14546s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:08  14546s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:42:08  14546s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:08  14546s] #  M1     |    86|    22|     27|      2|      2|   2|    141|
[05/28 09:42:08  14546s] #  M2     |     2|     5|      0|      0|      0|   0|      7|
[05/28 09:42:08  14546s] #  Totals |    88|    27|     27|      2|      2|   2|    148|
[05/28 09:42:08  14546s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:08  14546s] #
[05/28 09:42:08  14546s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3474.64 (MB), peak = 4457.44 (MB)
[05/28 09:42:08  14546s] #start 1st fixing drc iteration ...
[05/28 09:42:12  14550s] ### Gcell dirty-map stats: routing = 1.36%
[05/28 09:42:12  14550s] #   number of violations = 141
[05/28 09:42:12  14550s] #
[05/28 09:42:12  14550s] #  By Layer and Type:
[05/28 09:42:12  14550s] #
[05/28 09:42:12  14550s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:12  14550s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:42:12  14550s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:12  14550s] #  M1     |    86|    19|     24|      2|      2|   2|    135|
[05/28 09:42:12  14550s] #  M2     |     2|     4|      0|      0|      0|   0|      6|
[05/28 09:42:12  14550s] #  Totals |    88|    23|     24|      2|      2|   2|    141|
[05/28 09:42:12  14550s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:12  14550s] #
[05/28 09:42:12  14550s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3475.34 (MB), peak = 4457.44 (MB)
[05/28 09:42:12  14550s] #start 2nd fixing drc iteration ...
[05/28 09:42:17  14555s] ### Gcell dirty-map stats: routing = 3.40%
[05/28 09:42:17  14555s] #   number of violations = 131
[05/28 09:42:17  14555s] #
[05/28 09:42:17  14555s] #  By Layer and Type:
[05/28 09:42:17  14555s] #
[05/28 09:42:17  14555s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:17  14555s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:42:17  14555s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:17  14555s] #  M1     |    82|    17|     22|      2|      1|   2|    126|
[05/28 09:42:17  14555s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:42:17  14555s] #  Totals |    83|    21|     22|      2|      1|   2|    131|
[05/28 09:42:17  14555s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:17  14555s] #
[05/28 09:42:17  14555s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3476.41 (MB), peak = 4457.44 (MB)
[05/28 09:42:17  14555s] #start 3rd fixing drc iteration ...
[05/28 09:42:24  14562s] ### Gcell dirty-map stats: routing = 4.88%
[05/28 09:42:24  14562s] #   number of violations = 131
[05/28 09:42:24  14562s] #
[05/28 09:42:24  14562s] #  By Layer and Type:
[05/28 09:42:24  14562s] #
[05/28 09:42:24  14562s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:24  14562s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:42:24  14562s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:24  14562s] #  M1     |    83|    17|     22|      2|      1|   1|    126|
[05/28 09:42:24  14562s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:42:24  14562s] #  Totals |    84|    21|     22|      2|      1|   1|    131|
[05/28 09:42:24  14562s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:24  14562s] #
[05/28 09:42:24  14562s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3476.86 (MB), peak = 4457.44 (MB)
[05/28 09:42:24  14562s] #start 4th fixing drc iteration ...
[05/28 09:42:34  14572s] ### Gcell dirty-map stats: routing = 9.16%
[05/28 09:42:34  14572s] #   number of violations = 123
[05/28 09:42:34  14572s] #
[05/28 09:42:34  14572s] #  By Layer and Type:
[05/28 09:42:34  14572s] #
[05/28 09:42:34  14572s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:34  14572s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:42:34  14572s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:34  14572s] #  M1     |      1|    78|    14|     21|      2|      1|   1|    118|
[05/28 09:42:34  14572s] #  M2     |      0|     1|     4|      0|      0|      0|   0|      5|
[05/28 09:42:34  14572s] #  Totals |      1|    79|    18|     21|      2|      1|   1|    123|
[05/28 09:42:34  14572s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:34  14572s] #
[05/28 09:42:34  14572s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3476.75 (MB), peak = 4457.44 (MB)
[05/28 09:42:34  14572s] #start 5th fixing drc iteration ...
[05/28 09:42:47  14585s] ### Gcell dirty-map stats: routing = 11.92%
[05/28 09:42:47  14585s] #   number of violations = 122
[05/28 09:42:47  14585s] #
[05/28 09:42:47  14585s] #  By Layer and Type:
[05/28 09:42:47  14585s] #
[05/28 09:42:47  14585s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:47  14585s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:42:47  14585s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:47  14585s] #  M1     |    78|    15|     21|      1|      1|   1|    117|
[05/28 09:42:47  14585s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:42:47  14585s] #  Totals |    79|    19|     21|      1|      1|   1|    122|
[05/28 09:42:47  14585s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:42:47  14585s] #
[05/28 09:42:47  14585s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3477.11 (MB), peak = 4457.44 (MB)
[05/28 09:42:47  14585s] #start 6th fixing drc iteration ...
[05/28 09:43:05  14603s] ### Gcell dirty-map stats: routing = 12.36%
[05/28 09:43:05  14603s] #   number of violations = 122
[05/28 09:43:05  14603s] #
[05/28 09:43:05  14603s] #  By Layer and Type:
[05/28 09:43:05  14603s] #
[05/28 09:43:05  14603s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:05  14603s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:43:05  14603s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:05  14603s] #  M1     |    78|    15|     21|      1|      1|   1|    117|
[05/28 09:43:05  14603s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:43:05  14603s] #  Totals |    79|    19|     21|      1|      1|   1|    122|
[05/28 09:43:05  14603s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:05  14603s] #
[05/28 09:43:05  14603s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3482.77 (MB), peak = 4457.44 (MB)
[05/28 09:43:05  14603s] #start 7th fixing drc iteration ...
[05/28 09:43:09  14607s] ### Gcell dirty-map stats: routing = 12.36%
[05/28 09:43:09  14607s] #   number of violations = 124
[05/28 09:43:09  14607s] #
[05/28 09:43:09  14607s] #  By Layer and Type:
[05/28 09:43:09  14607s] #
[05/28 09:43:09  14607s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:09  14607s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:43:09  14607s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:09  14607s] #  M1     |      0|    78|    15|     21|      2|      1|   1|    118|
[05/28 09:43:09  14607s] #  M2     |      1|     1|     4|      0|      0|      0|   0|      6|
[05/28 09:43:09  14607s] #  Totals |      1|    79|    19|     21|      2|      1|   1|    124|
[05/28 09:43:09  14607s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:09  14607s] #
[05/28 09:43:09  14607s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3482.27 (MB), peak = 4457.44 (MB)
[05/28 09:43:09  14607s] #start 8th fixing drc iteration ...
[05/28 09:43:14  14612s] ### Gcell dirty-map stats: routing = 13.00%
[05/28 09:43:14  14612s] #   number of violations = 120
[05/28 09:43:14  14612s] #
[05/28 09:43:14  14612s] #  By Layer and Type:
[05/28 09:43:14  14612s] #
[05/28 09:43:14  14612s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:14  14612s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:43:14  14612s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:14  14612s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:43:14  14612s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:43:14  14612s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:43:14  14612s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:14  14612s] #
[05/28 09:43:14  14612s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3481.63 (MB), peak = 4457.44 (MB)
[05/28 09:43:14  14612s] #start 9th fixing drc iteration ...
[05/28 09:43:22  14620s] ### Gcell dirty-map stats: routing = 13.00%
[05/28 09:43:22  14620s] #   number of violations = 120
[05/28 09:43:22  14620s] #
[05/28 09:43:22  14620s] #  By Layer and Type:
[05/28 09:43:22  14620s] #
[05/28 09:43:22  14620s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:22  14620s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:43:22  14620s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:22  14620s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:43:22  14620s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:43:22  14620s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:43:22  14620s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:22  14620s] #
[05/28 09:43:22  14620s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3481.51 (MB), peak = 4457.44 (MB)
[05/28 09:43:22  14620s] #start 10th fixing drc iteration ...
[05/28 09:43:32  14630s] ### Gcell dirty-map stats: routing = 13.08%
[05/28 09:43:32  14630s] #   number of violations = 120
[05/28 09:43:32  14630s] #
[05/28 09:43:32  14630s] #  By Layer and Type:
[05/28 09:43:32  14630s] #
[05/28 09:43:32  14630s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:32  14630s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:43:32  14630s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:32  14630s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:43:32  14630s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:43:32  14630s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:43:32  14630s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:32  14630s] #
[05/28 09:43:32  14630s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3481.61 (MB), peak = 4457.44 (MB)
[05/28 09:43:32  14630s] #start 11th fixing drc iteration ...
[05/28 09:43:46  14644s] ### Gcell dirty-map stats: routing = 13.08%
[05/28 09:43:46  14644s] #   number of violations = 120
[05/28 09:43:46  14644s] #
[05/28 09:43:46  14644s] #  By Layer and Type:
[05/28 09:43:46  14644s] #
[05/28 09:43:46  14644s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:46  14644s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:43:46  14644s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:46  14644s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:43:46  14644s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:43:46  14644s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:43:46  14644s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:43:46  14644s] #
[05/28 09:43:46  14644s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3480.39 (MB), peak = 4457.44 (MB)
[05/28 09:43:46  14644s] #start 12th fixing drc iteration ...
[05/28 09:44:03  14661s] ### Gcell dirty-map stats: routing = 13.60%
[05/28 09:44:03  14661s] #   number of violations = 120
[05/28 09:44:03  14661s] #
[05/28 09:44:03  14661s] #  By Layer and Type:
[05/28 09:44:03  14661s] #
[05/28 09:44:03  14661s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:03  14661s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:44:03  14661s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:03  14661s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:44:03  14661s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:44:03  14661s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:44:03  14661s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:03  14661s] #
[05/28 09:44:03  14661s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3480.44 (MB), peak = 4457.44 (MB)
[05/28 09:44:03  14661s] #start 13th fixing drc iteration ...
[05/28 09:44:07  14665s] ### Gcell dirty-map stats: routing = 13.60%
[05/28 09:44:07  14665s] #   number of violations = 120
[05/28 09:44:07  14665s] #
[05/28 09:44:07  14665s] #  By Layer and Type:
[05/28 09:44:07  14665s] #
[05/28 09:44:07  14665s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:07  14665s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:44:07  14665s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:07  14665s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:44:07  14665s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:44:07  14665s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:44:07  14665s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:07  14665s] #
[05/28 09:44:07  14665s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3479.89 (MB), peak = 4457.44 (MB)
[05/28 09:44:07  14665s] #start 14th fixing drc iteration ...
[05/28 09:44:12  14670s] ### Gcell dirty-map stats: routing = 13.60%
[05/28 09:44:12  14670s] #   number of violations = 120
[05/28 09:44:12  14670s] #
[05/28 09:44:12  14670s] #  By Layer and Type:
[05/28 09:44:12  14670s] #
[05/28 09:44:12  14670s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:12  14670s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:44:12  14670s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:12  14670s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:44:12  14670s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:44:12  14670s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:44:12  14670s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:12  14670s] #
[05/28 09:44:12  14670s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3479.76 (MB), peak = 4457.44 (MB)
[05/28 09:44:12  14670s] #start 15th fixing drc iteration ...
[05/28 09:44:20  14678s] ### Gcell dirty-map stats: routing = 13.60%
[05/28 09:44:20  14678s] #   number of violations = 120
[05/28 09:44:20  14678s] #
[05/28 09:44:20  14678s] #  By Layer and Type:
[05/28 09:44:20  14678s] #
[05/28 09:44:20  14678s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:20  14678s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:44:20  14678s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:20  14678s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:44:20  14678s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:44:20  14678s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:44:20  14678s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:20  14678s] #
[05/28 09:44:20  14678s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3480.02 (MB), peak = 4457.44 (MB)
[05/28 09:44:20  14678s] #start 16th fixing drc iteration ...
[05/28 09:44:31  14689s] ### Gcell dirty-map stats: routing = 13.60%
[05/28 09:44:31  14689s] #   number of violations = 120
[05/28 09:44:31  14689s] #
[05/28 09:44:31  14689s] #  By Layer and Type:
[05/28 09:44:31  14689s] #
[05/28 09:44:31  14689s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:31  14689s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:44:31  14689s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:31  14689s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:44:31  14689s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:44:31  14689s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:44:31  14689s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:31  14689s] #
[05/28 09:44:31  14689s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3481.53 (MB), peak = 4457.44 (MB)
[05/28 09:44:31  14689s] #start 17th fixing drc iteration ...
[05/28 09:44:44  14702s] ### Gcell dirty-map stats: routing = 13.60%
[05/28 09:44:44  14702s] #   number of violations = 120
[05/28 09:44:44  14702s] #
[05/28 09:44:44  14702s] #  By Layer and Type:
[05/28 09:44:44  14702s] #
[05/28 09:44:44  14702s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:44  14702s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:44:44  14702s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:44  14702s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:44:44  14702s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:44:44  14702s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:44:44  14702s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:44:44  14702s] #
[05/28 09:44:44  14702s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3481.68 (MB), peak = 4457.44 (MB)
[05/28 09:44:44  14702s] #start 18th fixing drc iteration ...
[05/28 09:45:01  14720s] ### Gcell dirty-map stats: routing = 13.60%
[05/28 09:45:01  14720s] #   number of violations = 120
[05/28 09:45:01  14720s] #
[05/28 09:45:01  14720s] #  By Layer and Type:
[05/28 09:45:01  14720s] #
[05/28 09:45:01  14720s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:45:01  14720s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:45:01  14720s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:45:01  14720s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:45:01  14720s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:45:01  14720s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:45:01  14720s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:45:01  14720s] #
[05/28 09:45:01  14720s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3481.50 (MB), peak = 4457.44 (MB)
[05/28 09:45:01  14720s] #start 19th fixing drc iteration ...
[05/28 09:45:05  14724s] ### Gcell dirty-map stats: routing = 13.60%
[05/28 09:45:05  14724s] #   number of violations = 120
[05/28 09:45:05  14724s] #
[05/28 09:45:05  14724s] #  By Layer and Type:
[05/28 09:45:05  14724s] #
[05/28 09:45:05  14724s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:45:05  14724s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:45:05  14724s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:45:05  14724s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:45:05  14724s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:45:05  14724s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:45:05  14724s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:45:05  14724s] #
[05/28 09:45:05  14724s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3480.89 (MB), peak = 4457.44 (MB)
[05/28 09:45:05  14724s] #start 20th fixing drc iteration ...
[05/28 09:45:10  14729s] ### Gcell dirty-map stats: routing = 13.60%
[05/28 09:45:10  14729s] #   number of violations = 120
[05/28 09:45:10  14729s] #
[05/28 09:45:10  14729s] #  By Layer and Type:
[05/28 09:45:10  14729s] #
[05/28 09:45:10  14729s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:45:10  14729s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:45:10  14729s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:45:10  14729s] #  M1     |    76|    15|     21|      1|      1|   1|    115|
[05/28 09:45:10  14729s] #  M2     |     1|     4|      0|      0|      0|   0|      5|
[05/28 09:45:10  14729s] #  Totals |    77|    19|     21|      1|      1|   1|    120|
[05/28 09:45:10  14729s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:45:10  14729s] #
[05/28 09:45:10  14729s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3480.80 (MB), peak = 4457.44 (MB)
[05/28 09:45:10  14729s] #Complete Detail Routing.
[05/28 09:45:10  14729s] #Total wire length = 6084 um.
[05/28 09:45:10  14729s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:45:10  14729s] #Total wire length on LAYER M1 = 116 um.
[05/28 09:45:10  14729s] #Total wire length on LAYER M2 = 1288 um.
[05/28 09:45:10  14729s] #Total wire length on LAYER C1 = 1777 um.
[05/28 09:45:10  14729s] #Total wire length on LAYER C2 = 1835 um.
[05/28 09:45:10  14729s] #Total wire length on LAYER C3 = 1060 um.
[05/28 09:45:10  14729s] #Total wire length on LAYER C4 = 9 um.
[05/28 09:45:10  14729s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:45:10  14729s] #Total wire length on LAYER JA = 0 um.
[05/28 09:45:10  14729s] #Total wire length on LAYER QA = 0 um.
[05/28 09:45:10  14729s] #Total wire length on LAYER QB = 0 um.
[05/28 09:45:10  14729s] #Total wire length on LAYER LB = 0 um.
[05/28 09:45:10  14729s] #Total number of vias = 9685
[05/28 09:45:10  14729s] #Total number of multi-cut vias = 6727 ( 69.5%)
[05/28 09:45:10  14729s] #Total number of single cut vias = 2958 ( 30.5%)
[05/28 09:45:10  14729s] #Up-Via Summary (total 9685):
[05/28 09:45:10  14729s] #                   single-cut          multi-cut      Total
[05/28 09:45:10  14729s] #-----------------------------------------------------------
[05/28 09:45:10  14729s] # M1               879 ( 59.0%)       611 ( 41.0%)       1490
[05/28 09:45:10  14729s] # M2              1308 ( 32.1%)      2765 ( 67.9%)       4073
[05/28 09:45:10  14729s] # C1               612 ( 21.7%)      2210 ( 78.3%)       2822
[05/28 09:45:10  14729s] # C2               151 ( 11.7%)      1136 ( 88.3%)       1287
[05/28 09:45:10  14729s] # C3                 8 ( 61.5%)         5 ( 38.5%)         13
[05/28 09:45:10  14729s] #-----------------------------------------------------------
[05/28 09:45:10  14729s] #                 2958 ( 30.5%)      6727 ( 69.5%)       9685 
[05/28 09:45:10  14729s] #
[05/28 09:45:10  14729s] #Total number of DRC violations = 120
[05/28 09:45:10  14729s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:45:10  14729s] #Cpu time = 00:03:05
[05/28 09:45:10  14729s] #Elapsed time = 00:03:04
[05/28 09:45:10  14729s] #Increased memory = 16.69 (MB)
[05/28 09:45:10  14729s] #Total memory = 3480.01 (MB)
[05/28 09:45:10  14729s] #Peak memory = 4457.44 (MB)
[05/28 09:45:10  14729s] ### detail_route design signature (873): route=565538944 flt_obj=0 vio=736670728 shield_wire=1
[05/28 09:45:10  14729s] ### Time Record (DB Export) is installed.
[05/28 09:45:11  14729s] ### export design design signature (874): route=565538944 fixed_route=2147340251 flt_obj=0 vio=736670728 swire=282492057 shield_wire=1 net_attr=1504639144 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:45:11  14729s] ### Time Record (DB Export) is uninstalled.
[05/28 09:45:11  14729s] ### Time Record (Post Callback) is installed.
[05/28 09:45:11  14729s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:45:11  14729s] #
[05/28 09:45:11  14729s] #detailRoute statistics:
[05/28 09:45:11  14729s] #Cpu time = 00:03:05
[05/28 09:45:11  14729s] #Elapsed time = 00:03:04
[05/28 09:45:11  14729s] #Increased memory = 2.34 (MB)
[05/28 09:45:11  14729s] #Total memory = 3469.86 (MB)
[05/28 09:45:11  14729s] #Peak memory = 4457.44 (MB)
[05/28 09:45:11  14729s] #Number of warnings = 34
[05/28 09:45:11  14729s] #Total number of warnings = 613
[05/28 09:45:11  14729s] #Number of fails = 0
[05/28 09:45:11  14729s] #Total number of fails = 0
[05/28 09:45:11  14729s] #Complete detailRoute on Wed May 28 09:45:11 2025
[05/28 09:45:11  14729s] #
[05/28 09:45:11  14729s] ### import design signature (875): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:45:11  14729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:11  14729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:11  14729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:11  14729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:11  14729s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:45:11  14729s] #% End detailRoute (date=05/28 09:45:11, total cpu=0:03:05, real=0:03:05, peak res=3755.9M, current mem=3466.6M)
[05/28 09:45:11  14729s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:45:11  14729s] #
[05/28 09:45:11  14729s] #  Scalability Statistics
[05/28 09:45:11  14729s] #
[05/28 09:45:11  14729s] #-------------------------+---------+-------------+------------+
[05/28 09:45:11  14729s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:45:11  14729s] #-------------------------+---------+-------------+------------+
[05/28 09:45:11  14729s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:45:11  14729s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:45:11  14729s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:45:11  14729s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:45:11  14729s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:45:11  14729s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:45:11  14729s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:45:11  14729s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/28 09:45:11  14729s] #  Detail Routing         | 00:03:03|     00:03:02|         1.0|
[05/28 09:45:11  14729s] #  Entire Command         | 00:03:05|     00:03:05|         1.0|
[05/28 09:45:11  14729s] #-------------------------+---------+-------------+------------+
[05/28 09:45:11  14729s] #
[05/28 09:45:11  14729s] **ERROR: (IMPQTF-4044):	Error occurs when 'e6WR' is executed with the error message: 'invalid command name "e6WR"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPQTF-4044):	Error occurs when '@' is executed with the error message: 'invalid command name "@"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPQTF-4044):	Error occurs when '6WR' is executed with the error message: 'invalid command name "6WR"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> pan -48.29600 84.24800
[05/28 09:45:11  14729s] **ERROR: (IMPQTF-4044):	Error occurs when '@R' is executed with the error message: 'invalid command name "@R"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> zoomBox -251.29700 -118.75300 212.60400 261.20400
[05/28 09:45:41  14735s] <CMD> verify_drc
[05/28 09:45:41  14735s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:45:41  14735s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:45:41  14735s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:45:41  14735s]  *** Starting Verify DRC (MEM: 4550.4) ***
[05/28 09:45:41  14735s] 
[05/28 09:45:41  14735s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:41  14735s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:41  14735s]   VERIFY DRC ...... Starting Verification
[05/28 09:45:41  14735s]   VERIFY DRC ...... Initializing
[05/28 09:45:41  14735s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:45:41  14735s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:45:41  14735s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:45:41  14735s]   VERIFY DRC ...... Using new threading
[05/28 09:45:41  14735s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:45:41  14735s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:45:41  14735s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:45:41  14735s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 09:45:41  14735s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:45:42  14735s]   VERIFY DRC ...... Sub-Area : 3 complete 24 Viols.
[05/28 09:45:42  14735s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:45:42  14736s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 09:45:42  14736s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:45:42  14736s]   VERIFY DRC ...... Using new threading
[05/28 09:45:42  14736s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:45:42  14736s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:45:42  14736s] 
[05/28 09:45:42  14736s]   Verification Complete : 50 Viols.
[05/28 09:45:42  14736s] 
[05/28 09:45:42  14736s]  Violation Summary By Layer and Type:
[05/28 09:45:42  14736s] 
[05/28 09:45:42  14736s] 	          Short    Color   EOLCol   MinStp   CutSpc   CShort      Enc   Totals
[05/28 09:45:42  14736s] 	M1           21        9       10        3        0        0        0       43
[05/28 09:45:42  14736s] 	V1            0        0        0        0        1        1        1        3
[05/28 09:45:42  14736s] 	M2            1        3        0        0        0        0        0        4
[05/28 09:45:42  14736s] 	Totals       22       12       10        3        1        1        1       50
[05/28 09:45:42  14736s] 
[05/28 09:45:42  14736s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 09:45:42  14736s] 
[05/28 09:45:42  14736s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:45:52  14738s] <CMD> setNanoRouteMode -route_detail_end_iteration 10
[05/28 09:45:55  14738s] <CMD> ecoRoute -fix_drc
[05/28 09:45:55  14738s] ### Time Record (ecoRoute) is installed.
[05/28 09:45:55  14738s] **INFO: User settings:
[05/28 09:45:55  14738s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:45:55  14738s] setNanoRouteMode -route_detail_end_iteration                                              10
[05/28 09:45:55  14738s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:45:55  14738s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:45:55  14738s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:45:55  14738s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:45:55  14738s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:45:55  14738s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:45:55  14738s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:45:55  14738s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:45:55  14738s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:45:55  14738s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:45:55  14738s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:45:55  14738s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:45:55  14738s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:45:55  14738s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:45:55  14738s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:45:55  14738s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:45:55  14738s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:45:55  14738s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:45:55  14738s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:45:55  14738s] setDesignMode -process                                                                    22
[05/28 09:45:55  14738s] 
[05/28 09:45:55  14738s] #% Begin detailRoute (date=05/28 09:45:55, mem=3469.5M)
[05/28 09:45:55  14738s] 
[05/28 09:45:55  14738s] detailRoute -fix_drc
[05/28 09:45:55  14738s] 
[05/28 09:45:55  14738s] #Start detailRoute on Wed May 28 09:45:55 2025
[05/28 09:45:55  14738s] #
[05/28 09:45:55  14738s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:45:55  14738s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:45:55  14738s] ### Time Record (detailRoute) is installed.
[05/28 09:45:55  14738s] ### Time Record (Pre Callback) is installed.
[05/28 09:45:55  14738s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:45:55  14738s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:45:55  14738s] ### Time Record (DB Import) is installed.
[05/28 09:45:55  14738s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:45:55  14738s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:45:55  14738s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:45:55  14738s] eee: pegSigSF=1.070000
[05/28 09:45:55  14738s] Initializing multi-corner resistance tables ...
[05/28 09:45:55  14738s] eee: Grid unit RC data computation started
[05/28 09:45:55  14738s] eee: Grid unit RC data computation completed
[05/28 09:45:55  14738s] eee: l=1 avDens=0.006734 usedTrk=52.975370 availTrk=7867.241379 sigTrk=52.975370
[05/28 09:45:55  14738s] eee: l=2 avDens=0.042179 usedTrk=250.541112 availTrk=5940.000000 sigTrk=250.541112
[05/28 09:45:55  14738s] eee: l=3 avDens=0.105486 usedTrk=329.114816 availTrk=3120.000000 sigTrk=329.114816
[05/28 09:45:55  14738s] eee: l=4 avDens=0.108898 usedTrk=339.760370 availTrk=3120.000000 sigTrk=339.760370
[05/28 09:45:55  14738s] eee: l=5 avDens=0.066737 usedTrk=196.207038 availTrk=2940.000000 sigTrk=196.207038
[05/28 09:45:55  14738s] eee: l=6 avDens=0.005333 usedTrk=1.600000 availTrk=300.000000 sigTrk=1.600000
[05/28 09:45:55  14738s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:45:55  14738s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:45:55  14738s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:45:55  14738s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:45:55  14738s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:45:55  14738s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:45:55  14738s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.245341 uaWl=1.000000 uaWlH=0.460600 aWlH=0.000000 lMod=0 pMax=0.876500 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:45:55  14738s] eee: NetCapCache creation started. (Current Mem: 4562.438M) 
[05/28 09:45:56  14738s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  Curr Mem: 4562.438M) 
[05/28 09:45:56  14738s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:45:56  14738s] eee: Metal Layers Info:
[05/28 09:45:56  14738s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:45:56  14738s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:45:56  14738s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:45:56  14738s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:45:56  14738s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:45:56  14738s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:45:56  14738s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:45:56  14738s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:45:56  14738s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:45:56  14738s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:45:56  14738s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:45:56  14738s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:45:56  14738s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:45:56  14738s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:45:56  14738s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:45:56  14738s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:45:56  14738s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:45:56  14738s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:45:56  14738s] ### Net info: total nets: 1152
[05/28 09:45:56  14738s] ### Net info: dirty nets: 0
[05/28 09:45:56  14738s] ### Net info: marked as disconnected nets: 0
[05/28 09:45:56  14738s] ### Net info: fully routed nets: 1150
[05/28 09:45:56  14738s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:45:56  14738s] ### Net info: unrouted nets: 0
[05/28 09:45:56  14738s] ### Net info: re-extraction nets: 0
[05/28 09:45:56  14738s] ### Net info: ignored nets: 0
[05/28 09:45:56  14738s] ### Net info: skip routing nets: 0
[05/28 09:45:56  14739s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:56  14739s] ### import design signature (876): route=1948201918 fixed_route=2147340251 flt_obj=0 vio=296663554 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:45:56  14739s] ### Time Record (DB Import) is uninstalled.
[05/28 09:45:56  14739s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:45:56  14739s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:56  14739s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:45:56  14739s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:56  14739s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:56  14739s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:56  14739s] ### Time Record (Data Preparation) is installed.
[05/28 09:45:56  14739s] #Start routing data preparation on Wed May 28 09:45:56 2025
[05/28 09:45:56  14739s] #
[05/28 09:45:56  14739s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:56  14739s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:56  14739s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:45:56  14739s] #Initial pin access analysis.
[05/28 09:45:56  14739s] #Detail pin access analysis.
[05/28 09:45:56  14739s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:45:56  14739s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:45:56  14739s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:45:56  14739s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:45:56  14739s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:45:56  14739s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:45:56  14739s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:45:56  14739s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:45:56  14739s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:45:56  14739s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:45:56  14739s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:45:56  14739s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:45:56  14739s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:45:56  14739s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:45:56  14739s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:45:56  14739s] #pin_access_rlayer=3(C1)
[05/28 09:45:56  14739s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:45:56  14739s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:45:56  14739s] #enable_dpt_layer_shield=F
[05/28 09:45:56  14739s] #has_line_end_grid=F
[05/28 09:45:56  14739s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:45:56  14739s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3467.83 (MB), peak = 4457.44 (MB)
[05/28 09:45:56  14739s] #Regenerating Ggrids automatically.
[05/28 09:45:56  14739s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:45:56  14739s] #Using automatically generated G-grids.
[05/28 09:45:57  14740s] #Done routing data preparation.
[05/28 09:45:57  14740s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3472.46 (MB), peak = 4457.44 (MB)
[05/28 09:45:57  14740s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:45:57  14740s] ### Time Record (Detail Routing) is installed.
[05/28 09:45:57  14740s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:57  14740s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:57  14740s] ### Time Record (Data Preparation) is installed.
[05/28 09:45:57  14740s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:45:57  14740s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:45:57  14740s] #Start instance access analysis using 1 thread...
[05/28 09:45:57  14740s] #Set layer M1 to be advanced pin access layer.
[05/28 09:45:57  14740s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:45:57  14740s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:45:57  14740s] #30 instance pins are hard to access
[05/28 09:45:57  14740s] #Instance access analysis statistics:
[05/28 09:45:57  14740s] #Cpu time = 00:00:00
[05/28 09:45:57  14740s] #Elapsed time = 00:00:00
[05/28 09:45:57  14740s] #Increased memory = 0.00 (MB)
[05/28 09:45:57  14740s] #Total memory = 3472.46 (MB)
[05/28 09:45:57  14740s] #Peak memory = 4457.44 (MB)
[05/28 09:45:57  14740s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:45:57  14740s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:45:57  14740s] #
[05/28 09:45:57  14740s] #Start Detail Routing..
[05/28 09:45:57  14740s] #start initial detail routing ...
[05/28 09:45:57  14740s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:45:57  14740s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:45:57  14740s] #   number of violations = 170
[05/28 09:45:57  14740s] #
[05/28 09:45:57  14740s] #  By Layer and Type:
[05/28 09:45:57  14740s] #
[05/28 09:45:57  14740s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:45:57  14740s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:45:57  14740s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:45:57  14740s] #  M1     |    97|      3|    24|     31|      2|      2|   2|    161|
[05/28 09:45:57  14740s] #  M2     |     2|      0|     7|      0|      0|      0|   0|      9|
[05/28 09:45:57  14740s] #  Totals |    99|      3|    31|     31|      2|      2|   2|    170|
[05/28 09:45:57  14740s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:45:57  14740s] #
[05/28 09:45:57  14740s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3474.89 (MB), peak = 4457.44 (MB)
[05/28 09:45:57  14740s] #start 1st fixing drc iteration ...
[05/28 09:46:01  14744s] ### Gcell dirty-map stats: routing = 1.48%
[05/28 09:46:01  14744s] #   number of violations = 157
[05/28 09:46:01  14744s] #
[05/28 09:46:01  14744s] #  By Layer and Type:
[05/28 09:46:01  14744s] #
[05/28 09:46:01  14744s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:01  14744s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:46:01  14744s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:01  14744s] #  M1     |    97|    20|     26|      2|      2|   1|    148|
[05/28 09:46:01  14744s] #  M2     |     2|     7|      0|      0|      0|   0|      9|
[05/28 09:46:01  14744s] #  Totals |    99|    27|     26|      2|      2|   1|    157|
[05/28 09:46:01  14744s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:01  14744s] #
[05/28 09:46:01  14744s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3475.54 (MB), peak = 4457.44 (MB)
[05/28 09:46:01  14744s] #start 2nd fixing drc iteration ...
[05/28 09:46:06  14749s] ### Gcell dirty-map stats: routing = 3.16%
[05/28 09:46:06  14749s] #   number of violations = 150
[05/28 09:46:06  14749s] #
[05/28 09:46:06  14749s] #  By Layer and Type:
[05/28 09:46:06  14749s] #
[05/28 09:46:06  14749s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:06  14749s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:46:06  14749s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:06  14749s] #  M1     |    93|    19|     25|      2|      1|   2|    142|
[05/28 09:46:06  14749s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:46:06  14749s] #  Totals |    94|    26|     25|      2|      1|   2|    150|
[05/28 09:46:06  14749s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:06  14749s] #
[05/28 09:46:06  14749s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3476.61 (MB), peak = 4457.44 (MB)
[05/28 09:46:06  14749s] #start 3rd fixing drc iteration ...
[05/28 09:46:13  14756s] ### Gcell dirty-map stats: routing = 4.64%
[05/28 09:46:13  14756s] #   number of violations = 150
[05/28 09:46:13  14756s] #
[05/28 09:46:13  14756s] #  By Layer and Type:
[05/28 09:46:13  14756s] #
[05/28 09:46:13  14756s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:13  14756s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:46:13  14756s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:13  14756s] #  M1     |    94|    19|     25|      2|      1|   1|    142|
[05/28 09:46:13  14756s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:46:13  14756s] #  Totals |    95|    26|     25|      2|      1|   1|    150|
[05/28 09:46:13  14756s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:13  14756s] #
[05/28 09:46:13  14756s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3477.10 (MB), peak = 4457.44 (MB)
[05/28 09:46:13  14756s] #start 4th fixing drc iteration ...
[05/28 09:46:23  14766s] ### Gcell dirty-map stats: routing = 8.92%
[05/28 09:46:23  14766s] #   number of violations = 142
[05/28 09:46:23  14766s] #
[05/28 09:46:23  14766s] #  By Layer and Type:
[05/28 09:46:23  14766s] #
[05/28 09:46:23  14766s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:23  14766s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:46:23  14766s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:23  14766s] #  M1     |      1|    89|    16|     24|      2|      1|   1|    134|
[05/28 09:46:23  14766s] #  M2     |      0|     1|     7|      0|      0|      0|   0|      8|
[05/28 09:46:23  14766s] #  Totals |      1|    90|    23|     24|      2|      1|   1|    142|
[05/28 09:46:23  14766s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:23  14766s] #
[05/28 09:46:23  14766s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3476.94 (MB), peak = 4457.44 (MB)
[05/28 09:46:23  14766s] #start 5th fixing drc iteration ...
[05/28 09:46:35  14778s] ### Gcell dirty-map stats: routing = 11.68%
[05/28 09:46:35  14778s] #   number of violations = 141
[05/28 09:46:35  14778s] #
[05/28 09:46:35  14778s] #  By Layer and Type:
[05/28 09:46:35  14778s] #
[05/28 09:46:35  14778s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:35  14778s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:46:35  14778s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:35  14778s] #  M1     |    89|    17|     24|      1|      1|   1|    133|
[05/28 09:46:35  14778s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:46:35  14778s] #  Totals |    90|    24|     24|      1|      1|   1|    141|
[05/28 09:46:35  14778s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:35  14778s] #
[05/28 09:46:35  14778s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3477.31 (MB), peak = 4457.44 (MB)
[05/28 09:46:35  14778s] #start 6th fixing drc iteration ...
[05/28 09:46:52  14795s] ### Gcell dirty-map stats: routing = 12.12%
[05/28 09:46:52  14795s] #   number of violations = 141
[05/28 09:46:52  14795s] #
[05/28 09:46:52  14795s] #  By Layer and Type:
[05/28 09:46:52  14795s] #
[05/28 09:46:52  14795s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:52  14795s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:46:52  14795s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:52  14795s] #  M1     |    89|    17|     24|      1|      1|   1|    133|
[05/28 09:46:52  14795s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:46:52  14795s] #  Totals |    90|    24|     24|      1|      1|   1|    141|
[05/28 09:46:52  14795s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:52  14795s] #
[05/28 09:46:52  14795s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3490.07 (MB), peak = 4457.44 (MB)
[05/28 09:46:52  14795s] #start 7th fixing drc iteration ...
[05/28 09:46:57  14800s] ### Gcell dirty-map stats: routing = 12.12%
[05/28 09:46:57  14800s] #   number of violations = 141
[05/28 09:46:57  14800s] #
[05/28 09:46:57  14800s] #  By Layer and Type:
[05/28 09:46:57  14800s] #
[05/28 09:46:57  14800s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:57  14800s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:46:57  14800s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:57  14800s] #  M1     |    88|    17|     24|      1|      1|   2|    133|
[05/28 09:46:57  14800s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:46:57  14800s] #  Totals |    89|    24|     24|      1|      1|   2|    141|
[05/28 09:46:57  14800s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:46:57  14800s] #
[05/28 09:46:57  14800s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3489.47 (MB), peak = 4457.44 (MB)
[05/28 09:46:57  14800s] #start 8th fixing drc iteration ...
[05/28 09:47:02  14805s] ### Gcell dirty-map stats: routing = 12.76%
[05/28 09:47:02  14805s] #   number of violations = 139
[05/28 09:47:02  14805s] #
[05/28 09:47:02  14805s] #  By Layer and Type:
[05/28 09:47:02  14805s] #
[05/28 09:47:02  14805s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:47:02  14805s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:47:02  14805s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:47:02  14805s] #  M1     |    87|    17|     24|      1|      1|   1|    131|
[05/28 09:47:02  14805s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:47:02  14805s] #  Totals |    88|    24|     24|      1|      1|   1|    139|
[05/28 09:47:02  14805s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:47:02  14805s] #
[05/28 09:47:02  14805s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3488.83 (MB), peak = 4457.44 (MB)
[05/28 09:47:02  14805s] #start 9th fixing drc iteration ...
[05/28 09:47:10  14813s] ### Gcell dirty-map stats: routing = 12.76%
[05/28 09:47:10  14813s] #   number of violations = 139
[05/28 09:47:10  14813s] #
[05/28 09:47:10  14813s] #  By Layer and Type:
[05/28 09:47:10  14813s] #
[05/28 09:47:10  14813s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:47:10  14813s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:47:10  14813s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:47:10  14813s] #  M1     |    87|    17|     24|      1|      1|   1|    131|
[05/28 09:47:10  14813s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:47:10  14813s] #  Totals |    88|    24|     24|      1|      1|   1|    139|
[05/28 09:47:10  14813s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:47:10  14813s] #
[05/28 09:47:10  14813s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3487.24 (MB), peak = 4457.44 (MB)
[05/28 09:47:10  14813s] #start 10th fixing drc iteration ...
[05/28 09:47:19  14823s] ### Gcell dirty-map stats: routing = 12.84%
[05/28 09:47:19  14823s] #   number of violations = 139
[05/28 09:47:19  14823s] #
[05/28 09:47:19  14823s] #  By Layer and Type:
[05/28 09:47:19  14823s] #
[05/28 09:47:19  14823s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:47:20  14823s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:47:20  14823s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:47:20  14823s] #  M1     |    87|    17|     24|      1|      1|   1|    131|
[05/28 09:47:20  14823s] #  M2     |     1|     7|      0|      0|      0|   0|      8|
[05/28 09:47:20  14823s] #  Totals |    88|    24|     24|      1|      1|   1|    139|
[05/28 09:47:20  14823s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:47:20  14823s] #
[05/28 09:47:20  14823s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3485.93 (MB), peak = 4457.44 (MB)
[05/28 09:47:20  14823s] #Complete Detail Routing.
[05/28 09:47:20  14823s] #Total wire length = 6085 um.
[05/28 09:47:20  14823s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:47:20  14823s] #Total wire length on LAYER M1 = 117 um.
[05/28 09:47:20  14823s] #Total wire length on LAYER M2 = 1285 um.
[05/28 09:47:20  14823s] #Total wire length on LAYER C1 = 1778 um.
[05/28 09:47:20  14823s] #Total wire length on LAYER C2 = 1837 um.
[05/28 09:47:20  14823s] #Total wire length on LAYER C3 = 1059 um.
[05/28 09:47:20  14823s] #Total wire length on LAYER C4 = 9 um.
[05/28 09:47:20  14823s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:47:20  14823s] #Total wire length on LAYER JA = 0 um.
[05/28 09:47:20  14823s] #Total wire length on LAYER QA = 0 um.
[05/28 09:47:20  14823s] #Total wire length on LAYER QB = 0 um.
[05/28 09:47:20  14823s] #Total wire length on LAYER LB = 0 um.
[05/28 09:47:20  14823s] #Total number of vias = 9690
[05/28 09:47:20  14823s] #Total number of multi-cut vias = 6727 ( 69.4%)
[05/28 09:47:20  14823s] #Total number of single cut vias = 2963 ( 30.6%)
[05/28 09:47:20  14823s] #Up-Via Summary (total 9690):
[05/28 09:47:20  14823s] #                   single-cut          multi-cut      Total
[05/28 09:47:20  14823s] #-----------------------------------------------------------
[05/28 09:47:20  14823s] # M1               879 ( 59.0%)       611 ( 41.0%)       1490
[05/28 09:47:20  14823s] # M2              1306 ( 32.1%)      2765 ( 67.9%)       4071
[05/28 09:47:20  14823s] # C1               617 ( 21.8%)      2210 ( 78.2%)       2827
[05/28 09:47:20  14823s] # C2               153 ( 11.9%)      1136 ( 88.1%)       1289
[05/28 09:47:20  14823s] # C3                 8 ( 61.5%)         5 ( 38.5%)         13
[05/28 09:47:20  14823s] #-----------------------------------------------------------
[05/28 09:47:20  14823s] #                 2963 ( 30.6%)      6727 ( 69.4%)       9690 
[05/28 09:47:20  14823s] #
[05/28 09:47:20  14823s] #Total number of DRC violations = 139
[05/28 09:47:20  14823s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:47:20  14823s] #Cpu time = 00:01:24
[05/28 09:47:20  14823s] #Elapsed time = 00:01:24
[05/28 09:47:20  14823s] #Increased memory = 20.22 (MB)
[05/28 09:47:20  14823s] #Total memory = 3483.79 (MB)
[05/28 09:47:20  14823s] #Peak memory = 4457.44 (MB)
[05/28 09:47:20  14823s] ### detail_route design signature (901): route=1437596831 flt_obj=0 vio=70746915 shield_wire=1
[05/28 09:47:20  14823s] ### Time Record (DB Export) is installed.
[05/28 09:47:20  14823s] ### export design design signature (902): route=1437596831 fixed_route=2147340251 flt_obj=0 vio=70746915 swire=282492057 shield_wire=1 net_attr=2134908685 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:47:20  14823s] ### Time Record (DB Export) is uninstalled.
[05/28 09:47:20  14823s] ### Time Record (Post Callback) is installed.
[05/28 09:47:20  14823s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:47:20  14823s] #
[05/28 09:47:20  14823s] #detailRoute statistics:
[05/28 09:47:20  14823s] #Cpu time = 00:01:24
[05/28 09:47:20  14823s] #Elapsed time = 00:01:24
[05/28 09:47:20  14823s] #Increased memory = 1.20 (MB)
[05/28 09:47:20  14823s] #Total memory = 3470.73 (MB)
[05/28 09:47:20  14823s] #Peak memory = 4457.44 (MB)
[05/28 09:47:20  14823s] #Number of warnings = 34
[05/28 09:47:20  14823s] #Total number of warnings = 654
[05/28 09:47:20  14823s] #Number of fails = 0
[05/28 09:47:20  14823s] #Total number of fails = 0
[05/28 09:47:20  14823s] #Complete detailRoute on Wed May 28 09:47:20 2025
[05/28 09:47:20  14823s] #
[05/28 09:47:20  14823s] ### import design signature (903): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:47:20  14823s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:47:20  14823s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:47:20  14823s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:47:20  14823s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:47:20  14823s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:47:20  14823s] #% End detailRoute (date=05/28 09:47:20, total cpu=0:01:25, real=0:01:25, peak res=3699.6M, current mem=3468.0M)
[05/28 09:47:20  14823s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:47:20  14823s] #
[05/28 09:47:20  14823s] #  Scalability Statistics
[05/28 09:47:20  14823s] #
[05/28 09:47:20  14823s] #-------------------------+---------+-------------+------------+
[05/28 09:47:20  14823s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:47:20  14823s] #-------------------------+---------+-------------+------------+
[05/28 09:47:20  14823s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:47:20  14823s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:47:20  14823s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:47:20  14823s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:47:20  14823s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:47:20  14823s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:47:20  14823s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:47:20  14823s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/28 09:47:20  14823s] #  Detail Routing         | 00:01:22|     00:01:22|         1.0|
[05/28 09:47:20  14823s] #  Entire Command         | 00:01:25|     00:01:25|         1.0|
[05/28 09:47:20  14823s] #-------------------------+---------+-------------+------------+
[05/28 09:47:20  14823s] #
[05/28 09:48:30  14837s] <CMD> verify_drc
[05/28 09:48:30  14837s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:48:30  14837s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:48:30  14837s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:48:30  14837s]  *** Starting Verify DRC (MEM: 4555.1) ***
[05/28 09:48:30  14837s] 
[05/28 09:48:30  14837s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:30  14837s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:30  14837s]   VERIFY DRC ...... Starting Verification
[05/28 09:48:30  14837s]   VERIFY DRC ...... Initializing
[05/28 09:48:30  14837s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:48:30  14837s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:48:30  14837s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:48:30  14837s]   VERIFY DRC ...... Using new threading
[05/28 09:48:30  14837s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:48:30  14838s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:48:30  14838s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:48:30  14838s]   VERIFY DRC ...... Sub-Area : 2 complete 8 Viols.
[05/28 09:48:30  14838s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:48:30  14838s]   VERIFY DRC ...... Sub-Area : 3 complete 24 Viols.
[05/28 09:48:30  14838s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:48:31  14838s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 09:48:31  14838s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:48:31  14838s]   VERIFY DRC ...... Using new threading
[05/28 09:48:31  14838s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:48:31  14838s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:48:31  14838s] 
[05/28 09:48:31  14838s]   Verification Complete : 51 Viols.
[05/28 09:48:31  14838s] 
[05/28 09:48:31  14838s]  Violation Summary By Layer and Type:
[05/28 09:48:31  14838s] 
[05/28 09:48:31  14838s] 	          Short    Color   EOLCol   MinStp   CutSpc   CShort      Enc   Totals
[05/28 09:48:31  14838s] 	M1           22        9       10        3        0        0        0       44
[05/28 09:48:31  14838s] 	V1            0        0        0        0        1        1        1        3
[05/28 09:48:31  14838s] 	M2            1        3        0        0        0        0        0        4
[05/28 09:48:31  14838s] 	Totals       23       12       10        3        1        1        1       51
[05/28 09:48:31  14838s] 
[05/28 09:48:31  14838s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 09:48:31  14838s] 
[05/28 09:48:31  14838s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:48:36  14839s] <CMD> setNanoRouteMode -route_detail_end_iteration 20
[05/28 09:48:39  14840s] <CMD> ecoRoute -fix_drc
[05/28 09:48:39  14840s] ### Time Record (ecoRoute) is installed.
[05/28 09:48:39  14840s] **INFO: User settings:
[05/28 09:48:39  14840s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:48:39  14840s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:48:39  14840s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:48:39  14840s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:48:39  14840s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:48:39  14840s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:48:39  14840s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:48:39  14840s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:48:39  14840s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:48:39  14840s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:48:39  14840s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:48:39  14840s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:48:39  14840s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:48:39  14840s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:48:39  14840s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:48:39  14840s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:48:39  14840s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:48:39  14840s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:48:39  14840s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:48:39  14840s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:48:39  14840s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:48:39  14840s] setDesignMode -process                                                                    22
[05/28 09:48:39  14840s] 
[05/28 09:48:39  14840s] #% Begin detailRoute (date=05/28 09:48:39, mem=3470.3M)
[05/28 09:48:39  14840s] 
[05/28 09:48:39  14840s] detailRoute -fix_drc
[05/28 09:48:39  14840s] 
[05/28 09:48:39  14840s] #Start detailRoute on Wed May 28 09:48:39 2025
[05/28 09:48:39  14840s] #
[05/28 09:48:39  14840s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:48:39  14840s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:48:39  14840s] ### Time Record (detailRoute) is installed.
[05/28 09:48:39  14840s] ### Time Record (Pre Callback) is installed.
[05/28 09:48:39  14840s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:48:39  14840s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:48:39  14840s] ### Time Record (DB Import) is installed.
[05/28 09:48:39  14840s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:48:39  14840s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:48:39  14840s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:48:39  14840s] eee: pegSigSF=1.070000
[05/28 09:48:39  14840s] Initializing multi-corner resistance tables ...
[05/28 09:48:39  14840s] eee: Grid unit RC data computation started
[05/28 09:48:39  14840s] eee: Grid unit RC data computation completed
[05/28 09:48:39  14840s] eee: l=1 avDens=0.006744 usedTrk=53.055741 availTrk=7867.241379 sigTrk=53.055741
[05/28 09:48:39  14840s] eee: l=2 avDens=0.042095 usedTrk=250.041483 availTrk=5940.000000 sigTrk=250.041483
[05/28 09:48:39  14840s] eee: l=3 avDens=0.105514 usedTrk=329.203705 availTrk=3120.000000 sigTrk=329.203705
[05/28 09:48:39  14840s] eee: l=4 avDens=0.109058 usedTrk=340.260371 availTrk=3120.000000 sigTrk=340.260371
[05/28 09:48:39  14840s] eee: l=5 avDens=0.066726 usedTrk=196.173704 availTrk=2940.000000 sigTrk=196.173704
[05/28 09:48:39  14840s] eee: l=6 avDens=0.005333 usedTrk=1.600000 availTrk=300.000000 sigTrk=1.600000
[05/28 09:48:39  14840s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:48:39  14840s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:48:39  14840s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:48:39  14840s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:48:39  14840s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:48:39  14840s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:48:39  14840s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.246105 uaWl=1.000000 uaWlH=0.460900 aWlH=0.000000 lMod=0 pMax=0.876600 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:48:39  14840s] eee: NetCapCache creation started. (Current Mem: 4567.156M) 
[05/28 09:48:39  14840s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4567.156M) 
[05/28 09:48:39  14840s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:48:39  14840s] eee: Metal Layers Info:
[05/28 09:48:39  14840s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:48:39  14840s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:48:39  14840s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:48:39  14840s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:48:39  14840s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:48:39  14840s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:48:39  14840s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:48:39  14840s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:48:39  14840s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:48:39  14840s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:48:39  14840s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:48:39  14840s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:48:39  14840s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:48:39  14840s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:48:39  14840s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:48:39  14840s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:48:39  14840s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:48:39  14840s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:48:39  14840s] ### Net info: total nets: 1152
[05/28 09:48:39  14840s] ### Net info: dirty nets: 0
[05/28 09:48:39  14840s] ### Net info: marked as disconnected nets: 0
[05/28 09:48:39  14840s] ### Net info: fully routed nets: 1150
[05/28 09:48:39  14840s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:48:39  14840s] ### Net info: unrouted nets: 0
[05/28 09:48:39  14840s] ### Net info: re-extraction nets: 0
[05/28 09:48:39  14840s] ### Net info: ignored nets: 0
[05/28 09:48:39  14840s] ### Net info: skip routing nets: 0
[05/28 09:48:39  14840s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:39  14840s] ### import design signature (904): route=1160471404 fixed_route=2147340251 flt_obj=0 vio=195185549 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:48:39  14840s] ### Time Record (DB Import) is uninstalled.
[05/28 09:48:39  14840s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:48:39  14840s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:39  14840s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:48:39  14840s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:39  14840s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:39  14840s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:39  14840s] ### Time Record (Data Preparation) is installed.
[05/28 09:48:39  14840s] #Start routing data preparation on Wed May 28 09:48:39 2025
[05/28 09:48:39  14840s] #
[05/28 09:48:39  14840s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:39  14840s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:39  14840s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:48:39  14840s] #Initial pin access analysis.
[05/28 09:48:39  14840s] #Detail pin access analysis.
[05/28 09:48:39  14840s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:48:39  14840s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:48:39  14840s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:48:39  14840s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:48:39  14840s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:48:39  14840s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:48:39  14840s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:48:39  14840s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:48:39  14840s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:48:39  14840s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:48:39  14840s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:48:39  14840s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:48:39  14840s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:48:39  14840s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:48:39  14840s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:48:39  14840s] #pin_access_rlayer=3(C1)
[05/28 09:48:39  14840s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:48:39  14840s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:48:39  14840s] #enable_dpt_layer_shield=F
[05/28 09:48:39  14840s] #has_line_end_grid=F
[05/28 09:48:39  14840s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:48:39  14840s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3472.04 (MB), peak = 4457.44 (MB)
[05/28 09:48:39  14840s] #Regenerating Ggrids automatically.
[05/28 09:48:39  14840s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:48:39  14840s] #Using automatically generated G-grids.
[05/28 09:48:40  14842s] #Done routing data preparation.
[05/28 09:48:40  14842s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3476.60 (MB), peak = 4457.44 (MB)
[05/28 09:48:40  14842s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:48:40  14842s] ### Time Record (Detail Routing) is installed.
[05/28 09:48:40  14842s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:40  14842s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:40  14842s] ### Time Record (Data Preparation) is installed.
[05/28 09:48:40  14842s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:48:40  14842s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:48:40  14842s] #Start instance access analysis using 1 thread...
[05/28 09:48:40  14842s] #Set layer M1 to be advanced pin access layer.
[05/28 09:48:40  14842s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:48:41  14842s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:48:41  14842s] #30 instance pins are hard to access
[05/28 09:48:41  14842s] #Instance access analysis statistics:
[05/28 09:48:41  14842s] #Cpu time = 00:00:00
[05/28 09:48:41  14842s] #Elapsed time = 00:00:00
[05/28 09:48:41  14842s] #Increased memory = 0.00 (MB)
[05/28 09:48:41  14842s] #Total memory = 3476.60 (MB)
[05/28 09:48:41  14842s] #Peak memory = 4457.44 (MB)
[05/28 09:48:41  14842s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:48:41  14842s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:48:41  14842s] #
[05/28 09:48:41  14842s] #Start Detail Routing..
[05/28 09:48:41  14842s] #start initial detail routing ...
[05/28 09:48:41  14842s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:48:41  14842s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:48:41  14842s] #   number of violations = 190
[05/28 09:48:41  14842s] #
[05/28 09:48:41  14842s] #  By Layer and Type:
[05/28 09:48:41  14842s] #
[05/28 09:48:41  14842s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:48:41  14842s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:48:41  14842s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:48:41  14842s] #  M1     |   109|      3|    26|     34|      2|      2|   2|    178|
[05/28 09:48:41  14842s] #  M2     |     2|      0|    10|      0|      0|      0|   0|     12|
[05/28 09:48:41  14842s] #  Totals |   111|      3|    36|     34|      2|      2|   2|    190|
[05/28 09:48:41  14842s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:48:41  14842s] #
[05/28 09:48:41  14842s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3478.84 (MB), peak = 4457.44 (MB)
[05/28 09:48:41  14842s] #start 1st fixing drc iteration ...
[05/28 09:48:44  14846s] ### Gcell dirty-map stats: routing = 1.48%
[05/28 09:48:44  14846s] #   number of violations = 177
[05/28 09:48:44  14846s] #
[05/28 09:48:44  14846s] #  By Layer and Type:
[05/28 09:48:44  14846s] #
[05/28 09:48:44  14846s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:48:44  14846s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:48:44  14846s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:48:44  14846s] #  M1     |   109|    22|     29|      2|      2|   1|    165|
[05/28 09:48:44  14846s] #  M2     |     2|    10|      0|      0|      0|   0|     12|
[05/28 09:48:44  14846s] #  Totals |   111|    32|     29|      2|      2|   1|    177|
[05/28 09:48:44  14846s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:48:44  14846s] #
[05/28 09:48:44  14846s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3479.43 (MB), peak = 4457.44 (MB)
[05/28 09:48:44  14846s] #start 2nd fixing drc iteration ...
[05/28 09:48:50  14851s] ### Gcell dirty-map stats: routing = 3.16%
[05/28 09:48:50  14851s] #   number of violations = 169
[05/28 09:48:50  14851s] #
[05/28 09:48:50  14851s] #  By Layer and Type:
[05/28 09:48:50  14851s] #
[05/28 09:48:50  14851s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:48:50  14851s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:48:50  14851s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:48:50  14851s] #  M1     |   104|    21|     28|      2|      1|   2|    158|
[05/28 09:48:50  14851s] #  M2     |     1|    10|      0|      0|      0|   0|     11|
[05/28 09:48:50  14851s] #  Totals |   105|    31|     28|      2|      1|   2|    169|
[05/28 09:48:50  14851s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:48:50  14851s] #
[05/28 09:48:50  14851s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3480.31 (MB), peak = 4457.44 (MB)
[05/28 09:48:50  14851s] #start 3rd fixing drc iteration ...
[05/28 09:48:57  14858s] ### Gcell dirty-map stats: routing = 4.64%
[05/28 09:48:57  14858s] #   number of violations = 169
[05/28 09:48:57  14858s] #
[05/28 09:48:57  14858s] #  By Layer and Type:
[05/28 09:48:57  14858s] #
[05/28 09:48:57  14858s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:48:57  14858s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:48:57  14858s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:48:57  14858s] #  M1     |   105|    21|     28|      2|      1|   1|    158|
[05/28 09:48:57  14858s] #  M2     |     1|    10|      0|      0|      0|   0|     11|
[05/28 09:48:57  14858s] #  Totals |   106|    31|     28|      2|      1|   1|    169|
[05/28 09:48:57  14858s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:48:57  14858s] #
[05/28 09:48:57  14858s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3480.82 (MB), peak = 4457.44 (MB)
[05/28 09:48:57  14858s] #start 4th fixing drc iteration ...
[05/28 09:49:06  14868s] ### Gcell dirty-map stats: routing = 9.44%
[05/28 09:49:06  14868s] #   number of violations = 161
[05/28 09:49:06  14868s] #
[05/28 09:49:06  14868s] #  By Layer and Type:
[05/28 09:49:06  14868s] #
[05/28 09:49:06  14868s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:06  14868s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:49:06  14868s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:06  14868s] #  M1     |   100|    19|     27|      2|      1|   1|    150|
[05/28 09:49:06  14868s] #  M2     |     1|    10|      0|      0|      0|   0|     11|
[05/28 09:49:06  14868s] #  Totals |   101|    29|     27|      2|      1|   1|    161|
[05/28 09:49:06  14868s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:06  14868s] #
[05/28 09:49:06  14868s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3480.79 (MB), peak = 4457.44 (MB)
[05/28 09:49:06  14868s] #start 5th fixing drc iteration ...
[05/28 09:49:19  14880s] ### Gcell dirty-map stats: routing = 11.88%
[05/28 09:49:19  14880s] #   number of violations = 160
[05/28 09:49:19  14880s] #
[05/28 09:49:19  14880s] #  By Layer and Type:
[05/28 09:49:19  14880s] #
[05/28 09:49:19  14880s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:19  14880s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:49:19  14880s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:19  14880s] #  M1     |   100|    19|     27|      1|      1|   1|    149|
[05/28 09:49:19  14880s] #  M2     |     1|    10|      0|      0|      0|   0|     11|
[05/28 09:49:19  14880s] #  Totals |   101|    29|     27|      1|      1|   1|    160|
[05/28 09:49:19  14880s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:19  14880s] #
[05/28 09:49:19  14880s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3481.13 (MB), peak = 4457.44 (MB)
[05/28 09:49:19  14880s] #start 6th fixing drc iteration ...
[05/28 09:49:36  14897s] ### Gcell dirty-map stats: routing = 12.32%
[05/28 09:49:36  14897s] #   number of violations = 160
[05/28 09:49:36  14897s] #
[05/28 09:49:36  14897s] #  By Layer and Type:
[05/28 09:49:36  14897s] #
[05/28 09:49:36  14897s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:36  14897s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:49:36  14897s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:36  14897s] #  M1     |   100|    19|     27|      1|      1|   1|    149|
[05/28 09:49:36  14897s] #  M2     |     1|    10|      0|      0|      0|   0|     11|
[05/28 09:49:36  14897s] #  Totals |   101|    29|     27|      1|      1|   1|    160|
[05/28 09:49:36  14897s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:36  14897s] #
[05/28 09:49:36  14897s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3493.95 (MB), peak = 4457.44 (MB)
[05/28 09:49:36  14897s] #start 7th fixing drc iteration ...
[05/28 09:49:40  14902s] ### Gcell dirty-map stats: routing = 12.32%
[05/28 09:49:40  14902s] #   number of violations = 160
[05/28 09:49:40  14902s] #
[05/28 09:49:40  14902s] #  By Layer and Type:
[05/28 09:49:40  14902s] #
[05/28 09:49:40  14902s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:40  14902s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:49:40  14902s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:40  14902s] #  M1     |    99|    19|     27|      1|      1|   2|    149|
[05/28 09:49:40  14902s] #  M2     |     1|    10|      0|      0|      0|   0|     11|
[05/28 09:49:40  14902s] #  Totals |   100|    29|     27|      1|      1|   2|    160|
[05/28 09:49:40  14902s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:40  14902s] #
[05/28 09:49:40  14902s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3491.98 (MB), peak = 4457.44 (MB)
[05/28 09:49:40  14902s] #start 8th fixing drc iteration ...
[05/28 09:49:46  14908s] ### Gcell dirty-map stats: routing = 12.96%
[05/28 09:49:46  14908s] #   number of violations = 158
[05/28 09:49:46  14908s] #
[05/28 09:49:46  14908s] #  By Layer and Type:
[05/28 09:49:46  14908s] #
[05/28 09:49:46  14908s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:46  14908s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:49:46  14908s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:46  14908s] #  M1     |    98|    19|     27|      1|      1|   1|    147|
[05/28 09:49:46  14908s] #  M2     |     1|    10|      0|      0|      0|   0|     11|
[05/28 09:49:46  14908s] #  Totals |    99|    29|     27|      1|      1|   1|    158|
[05/28 09:49:46  14908s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:46  14908s] #
[05/28 09:49:46  14908s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3491.84 (MB), peak = 4457.44 (MB)
[05/28 09:49:46  14908s] #start 9th fixing drc iteration ...
[05/28 09:49:54  14915s] ### Gcell dirty-map stats: routing = 12.96%
[05/28 09:49:54  14915s] #   number of violations = 158
[05/28 09:49:54  14915s] #
[05/28 09:49:54  14915s] #  By Layer and Type:
[05/28 09:49:54  14915s] #
[05/28 09:49:54  14915s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:54  14915s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:49:54  14915s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:54  14915s] #  M1     |    98|    19|     27|      1|      1|   1|    147|
[05/28 09:49:54  14915s] #  M2     |     1|    10|      0|      0|      0|   0|     11|
[05/28 09:49:54  14915s] #  Totals |    99|    29|     27|      1|      1|   1|    158|
[05/28 09:49:54  14915s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:49:54  14915s] #
[05/28 09:49:54  14915s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3491.65 (MB), peak = 4457.44 (MB)
[05/28 09:49:54  14915s] #start 10th fixing drc iteration ...
[05/28 09:50:05  14926s] ### Gcell dirty-map stats: routing = 13.04%
[05/28 09:50:05  14926s] #   number of violations = 158
[05/28 09:50:05  14926s] #
[05/28 09:50:05  14926s] #  By Layer and Type:
[05/28 09:50:05  14926s] #
[05/28 09:50:05  14926s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:05  14926s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:50:05  14926s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:05  14926s] #  M1     |    98|    19|     27|      1|      1|   1|    147|
[05/28 09:50:05  14926s] #  M2     |     1|    10|      0|      0|      0|   0|     11|
[05/28 09:50:05  14926s] #  Totals |    99|    29|     27|      1|      1|   1|    158|
[05/28 09:50:05  14926s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:05  14926s] #
[05/28 09:50:05  14926s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3491.76 (MB), peak = 4457.44 (MB)
[05/28 09:50:05  14926s] #start 11th fixing drc iteration ...
[05/28 09:50:18  14939s] ### Gcell dirty-map stats: routing = 15.56%
[05/28 09:50:18  14939s] #   number of violations = 110
[05/28 09:50:18  14939s] #
[05/28 09:50:18  14939s] #  By Layer and Type:
[05/28 09:50:18  14939s] #
[05/28 09:50:18  14939s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:18  14939s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:50:18  14939s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:18  14939s] #  M1     |    75|     9|     17|      1|      1|   1|    104|
[05/28 09:50:18  14939s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:50:18  14939s] #  Totals |    76|    14|     17|      1|      1|   1|    110|
[05/28 09:50:18  14939s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:18  14939s] #
[05/28 09:50:18  14939s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3491.99 (MB), peak = 4457.44 (MB)
[05/28 09:50:18  14939s] #start 12th fixing drc iteration ...
[05/28 09:50:33  14955s] ### Gcell dirty-map stats: routing = 16.96%
[05/28 09:50:33  14955s] #   number of violations = 109
[05/28 09:50:33  14955s] #
[05/28 09:50:33  14955s] #  By Layer and Type:
[05/28 09:50:33  14955s] #
[05/28 09:50:33  14955s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:33  14955s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:50:33  14955s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:33  14955s] #  M1     |    76|     8|     16|      1|      1|   1|    103|
[05/28 09:50:33  14955s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:50:33  14955s] #  Totals |    77|    13|     16|      1|      1|   1|    109|
[05/28 09:50:33  14955s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:33  14955s] #
[05/28 09:50:33  14955s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3491.56 (MB), peak = 4457.44 (MB)
[05/28 09:50:33  14955s] #start 13th fixing drc iteration ...
[05/28 09:50:37  14959s] ### Gcell dirty-map stats: routing = 16.96%
[05/28 09:50:37  14959s] #   number of violations = 109
[05/28 09:50:37  14959s] #
[05/28 09:50:37  14959s] #  By Layer and Type:
[05/28 09:50:37  14959s] #
[05/28 09:50:37  14959s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:37  14959s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:50:37  14959s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:37  14959s] #  M1     |    76|     8|     16|      1|      1|   1|    103|
[05/28 09:50:37  14959s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:50:37  14959s] #  Totals |    77|    13|     16|      1|      1|   1|    109|
[05/28 09:50:37  14959s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:37  14959s] #
[05/28 09:50:37  14959s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3490.89 (MB), peak = 4457.44 (MB)
[05/28 09:50:37  14959s] #start 14th fixing drc iteration ...
[05/28 09:50:43  14965s] ### Gcell dirty-map stats: routing = 16.96%
[05/28 09:50:43  14965s] #   number of violations = 109
[05/28 09:50:43  14965s] #
[05/28 09:50:43  14965s] #  By Layer and Type:
[05/28 09:50:43  14965s] #
[05/28 09:50:43  14965s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:43  14965s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:50:43  14965s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:43  14965s] #  M1     |    76|     8|     16|      1|      1|   1|    103|
[05/28 09:50:43  14965s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:50:43  14965s] #  Totals |    77|    13|     16|      1|      1|   1|    109|
[05/28 09:50:43  14965s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:43  14965s] #
[05/28 09:50:43  14965s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3489.84 (MB), peak = 4457.44 (MB)
[05/28 09:50:43  14965s] #start 15th fixing drc iteration ...
[05/28 09:50:50  14972s] ### Gcell dirty-map stats: routing = 16.96%
[05/28 09:50:50  14972s] #   number of violations = 109
[05/28 09:50:50  14972s] #
[05/28 09:50:50  14972s] #  By Layer and Type:
[05/28 09:50:50  14972s] #
[05/28 09:50:50  14972s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:51  14972s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:50:51  14972s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:51  14972s] #  M1     |    76|     8|     16|      1|      1|   1|    103|
[05/28 09:50:51  14972s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:50:51  14972s] #  Totals |    77|    13|     16|      1|      1|   1|    109|
[05/28 09:50:51  14972s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:50:51  14972s] #
[05/28 09:50:51  14972s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3488.96 (MB), peak = 4457.44 (MB)
[05/28 09:50:51  14972s] #start 16th fixing drc iteration ...
[05/28 09:51:01  14983s] ### Gcell dirty-map stats: routing = 16.96%
[05/28 09:51:01  14983s] #   number of violations = 109
[05/28 09:51:01  14983s] #
[05/28 09:51:01  14983s] #  By Layer and Type:
[05/28 09:51:01  14983s] #
[05/28 09:51:01  14983s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:01  14983s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:51:01  14983s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:01  14983s] #  M1     |    76|     8|     16|      1|      1|   1|    103|
[05/28 09:51:01  14983s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:51:01  14983s] #  Totals |    77|    13|     16|      1|      1|   1|    109|
[05/28 09:51:01  14983s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:01  14983s] #
[05/28 09:51:01  14983s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3489.24 (MB), peak = 4457.44 (MB)
[05/28 09:51:01  14983s] #start 17th fixing drc iteration ...
[05/28 09:51:14  14996s] ### Gcell dirty-map stats: routing = 16.96%
[05/28 09:51:14  14996s] #   number of violations = 109
[05/28 09:51:14  14996s] #
[05/28 09:51:14  14996s] #  By Layer and Type:
[05/28 09:51:14  14996s] #
[05/28 09:51:14  14996s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:14  14996s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:51:14  14996s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:14  14996s] #  M1     |    76|     8|     16|      1|      1|   1|    103|
[05/28 09:51:14  14996s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:51:14  14996s] #  Totals |    77|    13|     16|      1|      1|   1|    109|
[05/28 09:51:14  14996s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:14  14996s] #
[05/28 09:51:14  14996s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3489.48 (MB), peak = 4457.44 (MB)
[05/28 09:51:14  14996s] #start 18th fixing drc iteration ...
[05/28 09:51:30  15012s] ### Gcell dirty-map stats: routing = 16.96%
[05/28 09:51:30  15012s] #   number of violations = 109
[05/28 09:51:30  15012s] #
[05/28 09:51:30  15012s] #  By Layer and Type:
[05/28 09:51:30  15012s] #
[05/28 09:51:30  15012s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:30  15012s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:51:30  15012s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:30  15012s] #  M1     |    76|     8|     16|      1|      1|   1|    103|
[05/28 09:51:30  15012s] #  M2     |     1|     5|      0|      0|      0|   0|      6|
[05/28 09:51:30  15012s] #  Totals |    77|    13|     16|      1|      1|   1|    109|
[05/28 09:51:30  15012s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:30  15012s] #
[05/28 09:51:30  15012s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3489.62 (MB), peak = 4457.44 (MB)
[05/28 09:51:30  15012s] #start 19th fixing drc iteration ...
[05/28 09:51:34  15016s] ### Gcell dirty-map stats: routing = 16.96%
[05/28 09:51:34  15016s] #   number of violations = 109
[05/28 09:51:34  15016s] #
[05/28 09:51:34  15016s] #  By Layer and Type:
[05/28 09:51:34  15016s] #
[05/28 09:51:34  15016s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:34  15016s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:51:34  15016s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:34  15016s] #  M1     |      1|    76|     7|     16|      1|      1|   1|    103|
[05/28 09:51:34  15016s] #  M2     |      0|     1|     5|      0|      0|      0|   0|      6|
[05/28 09:51:34  15016s] #  Totals |      1|    77|    12|     16|      1|      1|   1|    109|
[05/28 09:51:34  15016s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:34  15016s] #
[05/28 09:51:34  15016s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3488.98 (MB), peak = 4457.44 (MB)
[05/28 09:51:34  15016s] #start 20th fixing drc iteration ...
[05/28 09:51:39  15021s] ### Gcell dirty-map stats: routing = 16.96%
[05/28 09:51:39  15021s] #   number of violations = 109
[05/28 09:51:39  15021s] #
[05/28 09:51:39  15021s] #  By Layer and Type:
[05/28 09:51:39  15021s] #
[05/28 09:51:39  15021s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:39  15021s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:51:39  15021s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:39  15021s] #  M1     |      1|    76|     7|     16|      1|      1|   1|    103|
[05/28 09:51:39  15021s] #  M2     |      0|     1|     5|      0|      0|      0|   0|      6|
[05/28 09:51:39  15021s] #  Totals |      1|    77|    12|     16|      1|      1|   1|    109|
[05/28 09:51:39  15021s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:51:39  15021s] #
[05/28 09:51:39  15021s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3488.80 (MB), peak = 4457.44 (MB)
[05/28 09:51:40  15021s] #Complete Detail Routing.
[05/28 09:51:40  15021s] #Total wire length = 6083 um.
[05/28 09:51:40  15021s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:51:40  15021s] #Total wire length on LAYER M1 = 116 um.
[05/28 09:51:40  15021s] #Total wire length on LAYER M2 = 1285 um.
[05/28 09:51:40  15021s] #Total wire length on LAYER C1 = 1778 um.
[05/28 09:51:40  15021s] #Total wire length on LAYER C2 = 1836 um.
[05/28 09:51:40  15021s] #Total wire length on LAYER C3 = 1059 um.
[05/28 09:51:40  15021s] #Total wire length on LAYER C4 = 10 um.
[05/28 09:51:40  15021s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:51:40  15021s] #Total wire length on LAYER JA = 0 um.
[05/28 09:51:40  15021s] #Total wire length on LAYER QA = 0 um.
[05/28 09:51:40  15021s] #Total wire length on LAYER QB = 0 um.
[05/28 09:51:40  15021s] #Total wire length on LAYER LB = 0 um.
[05/28 09:51:40  15021s] #Total number of vias = 9693
[05/28 09:51:40  15021s] #Total number of multi-cut vias = 6726 ( 69.4%)
[05/28 09:51:40  15021s] #Total number of single cut vias = 2967 ( 30.6%)
[05/28 09:51:40  15021s] #Up-Via Summary (total 9693):
[05/28 09:51:40  15021s] #                   single-cut          multi-cut      Total
[05/28 09:51:40  15021s] #-----------------------------------------------------------
[05/28 09:51:40  15021s] # M1               879 ( 59.0%)       611 ( 41.0%)       1490
[05/28 09:51:40  15021s] # M2              1308 ( 32.1%)      2764 ( 67.9%)       4072
[05/28 09:51:40  15021s] # C1               617 ( 21.8%)      2210 ( 78.2%)       2827
[05/28 09:51:40  15021s] # C2               152 ( 11.8%)      1136 ( 88.2%)       1288
[05/28 09:51:40  15021s] # C3                11 ( 68.8%)         5 ( 31.2%)         16
[05/28 09:51:40  15021s] #-----------------------------------------------------------
[05/28 09:51:40  15021s] #                 2967 ( 30.6%)      6726 ( 69.4%)       9693 
[05/28 09:51:40  15021s] #
[05/28 09:51:40  15021s] #Total number of DRC violations = 109
[05/28 09:51:40  15021s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:51:40  15021s] #Cpu time = 00:03:01
[05/28 09:51:40  15021s] #Elapsed time = 00:03:01
[05/28 09:51:40  15021s] #Increased memory = 17.44 (MB)
[05/28 09:51:40  15021s] #Total memory = 3485.24 (MB)
[05/28 09:51:40  15021s] #Peak memory = 4457.44 (MB)
[05/28 09:51:40  15021s] ### detail_route design signature (949): route=1614159037 flt_obj=0 vio=709154360 shield_wire=1
[05/28 09:51:40  15021s] ### Time Record (DB Export) is installed.
[05/28 09:51:40  15021s] ### export design design signature (950): route=1614159037 fixed_route=2147340251 flt_obj=0 vio=709154360 swire=282492057 shield_wire=1 net_attr=1346547947 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:51:40  15021s] ### Time Record (DB Export) is uninstalled.
[05/28 09:51:40  15021s] ### Time Record (Post Callback) is installed.
[05/28 09:51:40  15021s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:51:40  15021s] #
[05/28 09:51:40  15021s] #detailRoute statistics:
[05/28 09:51:40  15021s] #Cpu time = 00:03:01
[05/28 09:51:40  15021s] #Elapsed time = 00:03:01
[05/28 09:51:40  15021s] #Increased memory = 7.20 (MB)
[05/28 09:51:40  15021s] #Total memory = 3477.49 (MB)
[05/28 09:51:40  15021s] #Peak memory = 4457.44 (MB)
[05/28 09:51:40  15021s] #Number of warnings = 34
[05/28 09:51:40  15021s] #Total number of warnings = 695
[05/28 09:51:40  15021s] #Number of fails = 0
[05/28 09:51:40  15021s] #Total number of fails = 0
[05/28 09:51:40  15021s] #Complete detailRoute on Wed May 28 09:51:40 2025
[05/28 09:51:40  15021s] #
[05/28 09:51:40  15021s] ### import design signature (951): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:51:40  15021s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:51:40  15021s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:51:40  15021s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:51:40  15021s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:51:40  15021s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:51:40  15021s] #% End detailRoute (date=05/28 09:51:40, total cpu=0:03:02, real=0:03:01, peak res=3795.5M, current mem=3473.3M)
[05/28 09:51:40  15021s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:51:40  15021s] #
[05/28 09:51:40  15021s] #  Scalability Statistics
[05/28 09:51:40  15021s] #
[05/28 09:51:40  15021s] #-------------------------+---------+-------------+------------+
[05/28 09:51:40  15021s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:51:40  15021s] #-------------------------+---------+-------------+------------+
[05/28 09:51:40  15021s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:51:40  15021s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:51:40  15021s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:51:40  15021s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:51:40  15021s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:51:40  15021s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:51:40  15021s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:51:40  15021s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/28 09:51:40  15021s] #  Detail Routing         | 00:02:59|     00:02:59|         1.0|
[05/28 09:51:40  15021s] #  Entire Command         | 00:03:02|     00:03:01|         1.0|
[05/28 09:51:40  15021s] #-------------------------+---------+-------------+------------+
[05/28 09:51:40  15021s] #
[05/28 09:52:02  15026s] <CMD> setNanoRouteMode -route_detail_end_iteration 20
[05/28 09:52:05  15026s] <CMD> verify_drc
[05/28 09:52:05  15026s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:52:05  15026s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:52:05  15026s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:52:05  15026s]  *** Starting Verify DRC (MEM: 4558.0) ***
[05/28 09:52:05  15026s] 
[05/28 09:52:05  15026s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:05  15026s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:05  15026s]   VERIFY DRC ...... Starting Verification
[05/28 09:52:05  15026s]   VERIFY DRC ...... Initializing
[05/28 09:52:05  15027s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:52:05  15027s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:52:05  15027s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:52:05  15027s]   VERIFY DRC ...... Using new threading
[05/28 09:52:05  15027s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:52:06  15027s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:52:06  15027s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:52:06  15027s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 09:52:06  15027s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:52:06  15027s]   VERIFY DRC ...... Sub-Area : 3 complete 21 Viols.
[05/28 09:52:06  15027s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:52:06  15027s]   VERIFY DRC ...... Sub-Area : 4 complete 11 Viols.
[05/28 09:52:06  15027s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:52:06  15027s]   VERIFY DRC ...... Using new threading
[05/28 09:52:06  15027s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:52:06  15027s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:52:06  15027s] 
[05/28 09:52:06  15027s]   Verification Complete : 48 Viols.
[05/28 09:52:06  15027s] 
[05/28 09:52:06  15027s]  Violation Summary By Layer and Type:
[05/28 09:52:06  15027s] 
[05/28 09:52:06  15027s] 	          Short   EOLCol    Color   MinStp   MetSpc   CutSpc   CShort      Enc   Totals
[05/28 09:52:06  15027s] 	M1           23        9        7        3        1        0        0        0       43
[05/28 09:52:06  15027s] 	V1            0        0        0        0        0        1        1        1        3
[05/28 09:52:06  15027s] 	M2            1        0        1        0        0        0        0        0        2
[05/28 09:52:06  15027s] 	Totals       24        9        8        3        1        1        1        1       48
[05/28 09:52:06  15027s] 
[05/28 09:52:06  15027s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 09:52:06  15027s] 
[05/28 09:52:06  15027s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:52:08  15028s] <CMD> ecoRoute -fix_drc
[05/28 09:52:08  15028s] ### Time Record (ecoRoute) is installed.
[05/28 09:52:08  15028s] **INFO: User settings:
[05/28 09:52:08  15028s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:52:08  15028s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:52:08  15028s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:52:08  15028s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:52:08  15028s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:52:08  15028s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:52:08  15028s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:52:08  15028s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:52:08  15028s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:52:08  15028s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:52:08  15028s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:52:08  15028s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:52:08  15028s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:52:08  15028s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:52:08  15028s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:52:08  15028s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:52:08  15028s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:52:08  15028s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:52:08  15028s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:52:08  15028s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:52:08  15028s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:52:08  15028s] setDesignMode -process                                                                    22
[05/28 09:52:08  15028s] 
[05/28 09:52:09  15028s] #% Begin detailRoute (date=05/28 09:52:08, mem=3476.5M)
[05/28 09:52:09  15028s] 
[05/28 09:52:09  15028s] detailRoute -fix_drc
[05/28 09:52:09  15028s] 
[05/28 09:52:09  15028s] #Start detailRoute on Wed May 28 09:52:09 2025
[05/28 09:52:09  15028s] #
[05/28 09:52:09  15028s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:52:09  15028s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:52:09  15028s] ### Time Record (detailRoute) is installed.
[05/28 09:52:09  15028s] ### Time Record (Pre Callback) is installed.
[05/28 09:52:09  15028s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:52:09  15028s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:52:09  15028s] ### Time Record (DB Import) is installed.
[05/28 09:52:09  15028s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:52:09  15028s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:52:09  15028s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:52:09  15028s] eee: pegSigSF=1.070000
[05/28 09:52:09  15028s] Initializing multi-corner resistance tables ...
[05/28 09:52:09  15028s] eee: Grid unit RC data computation started
[05/28 09:52:09  15028s] eee: Grid unit RC data computation completed
[05/28 09:52:09  15028s] eee: l=1 avDens=0.006721 usedTrk=52.878333 availTrk=7867.241379 sigTrk=52.878333
[05/28 09:52:09  15028s] eee: l=2 avDens=0.042082 usedTrk=249.965370 availTrk=5940.000000 sigTrk=249.965370
[05/28 09:52:09  15028s] eee: l=3 avDens=0.105543 usedTrk=329.294260 availTrk=3120.000000 sigTrk=329.294260
[05/28 09:52:09  15028s] eee: l=4 avDens=0.108962 usedTrk=339.960371 availTrk=3120.000000 sigTrk=339.960371
[05/28 09:52:09  15028s] eee: l=5 avDens=0.066692 usedTrk=196.073705 availTrk=2940.000000 sigTrk=196.073705
[05/28 09:52:09  15028s] eee: l=6 avDens=0.004444 usedTrk=1.866667 availTrk=420.000000 sigTrk=1.866667
[05/28 09:52:09  15028s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:52:09  15028s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:52:09  15028s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:52:09  15028s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:52:09  15028s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:52:09  15028s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:52:09  15028s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.236158 uaWl=1.000000 uaWlH=0.461000 aWlH=0.000000 lMod=0 pMax=0.876600 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:52:09  15028s] eee: NetCapCache creation started. (Current Mem: 4568.023M) 
[05/28 09:52:09  15028s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4568.023M) 
[05/28 09:52:09  15028s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:52:09  15028s] eee: Metal Layers Info:
[05/28 09:52:09  15028s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:52:09  15028s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:52:09  15028s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:52:09  15028s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:52:09  15028s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:52:09  15028s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:52:09  15028s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:52:09  15028s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:52:09  15028s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:52:09  15028s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:52:09  15028s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:52:09  15028s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:52:09  15028s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:52:09  15028s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:52:09  15028s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:52:09  15028s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:52:09  15028s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:52:09  15028s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:52:09  15028s] ### Net info: total nets: 1152
[05/28 09:52:09  15028s] ### Net info: dirty nets: 0
[05/28 09:52:09  15028s] ### Net info: marked as disconnected nets: 0
[05/28 09:52:09  15028s] ### Net info: fully routed nets: 1150
[05/28 09:52:09  15028s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:52:09  15028s] ### Net info: unrouted nets: 0
[05/28 09:52:09  15028s] ### Net info: re-extraction nets: 0
[05/28 09:52:09  15028s] ### Net info: ignored nets: 0
[05/28 09:52:09  15028s] ### Net info: skip routing nets: 0
[05/28 09:52:09  15028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:09  15028s] ### import design signature (952): route=1186259754 fixed_route=2147340251 flt_obj=0 vio=1007107386 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:52:09  15028s] ### Time Record (DB Import) is uninstalled.
[05/28 09:52:09  15028s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:52:09  15028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:09  15028s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:52:09  15028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:09  15028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:09  15028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:09  15028s] ### Time Record (Data Preparation) is installed.
[05/28 09:52:09  15028s] #Start routing data preparation on Wed May 28 09:52:09 2025
[05/28 09:52:09  15028s] #
[05/28 09:52:09  15028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:09  15028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:09  15028s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:52:09  15028s] #Initial pin access analysis.
[05/28 09:52:09  15028s] #Detail pin access analysis.
[05/28 09:52:09  15028s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:52:09  15028s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:52:09  15028s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:52:09  15028s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:52:09  15028s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:52:09  15028s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:52:09  15028s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:52:09  15028s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:52:09  15028s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:52:09  15028s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:52:09  15028s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:52:09  15028s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:52:09  15028s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:52:09  15028s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:52:09  15028s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:52:09  15028s] #pin_access_rlayer=3(C1)
[05/28 09:52:09  15028s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:52:09  15028s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:52:09  15028s] #enable_dpt_layer_shield=F
[05/28 09:52:09  15028s] #has_line_end_grid=F
[05/28 09:52:09  15028s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:52:09  15028s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3475.59 (MB), peak = 4457.44 (MB)
[05/28 09:52:09  15028s] #Regenerating Ggrids automatically.
[05/28 09:52:09  15028s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:52:09  15028s] #Using automatically generated G-grids.
[05/28 09:52:10  15030s] #Done routing data preparation.
[05/28 09:52:10  15030s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3480.35 (MB), peak = 4457.44 (MB)
[05/28 09:52:10  15030s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:52:10  15030s] ### Time Record (Detail Routing) is installed.
[05/28 09:52:10  15030s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:10  15030s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:10  15030s] ### Time Record (Data Preparation) is installed.
[05/28 09:52:10  15030s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:52:10  15030s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:52:10  15030s] #Start instance access analysis using 1 thread...
[05/28 09:52:10  15030s] #Set layer M1 to be advanced pin access layer.
[05/28 09:52:10  15030s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:52:10  15030s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:52:10  15030s] #30 instance pins are hard to access
[05/28 09:52:10  15030s] #Instance access analysis statistics:
[05/28 09:52:10  15030s] #Cpu time = 00:00:00
[05/28 09:52:10  15030s] #Elapsed time = 00:00:00
[05/28 09:52:10  15030s] #Increased memory = 0.00 (MB)
[05/28 09:52:10  15030s] #Total memory = 3480.35 (MB)
[05/28 09:52:10  15030s] #Peak memory = 4457.44 (MB)
[05/28 09:52:10  15030s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:52:10  15030s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:52:10  15030s] #
[05/28 09:52:10  15030s] #Start Detail Routing..
[05/28 09:52:10  15030s] #start initial detail routing ...
[05/28 09:52:10  15030s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:52:10  15030s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:52:10  15030s] #   number of violations = 157
[05/28 09:52:10  15030s] #
[05/28 09:52:10  15030s] #  By Layer and Type:
[05/28 09:52:10  15030s] #
[05/28 09:52:10  15030s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 09:52:10  15030s] #  -      | Short| MinStp| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:52:10  15030s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 09:52:10  15030s] #  M1     |    99|      3|    14|     25|      2|   2|      4|    149|
[05/28 09:52:10  15030s] #  M2     |     2|      0|     6|      0|      0|   0|      0|      8|
[05/28 09:52:10  15030s] #  Totals |   101|      3|    20|     25|      2|   2|      4|    157|
[05/28 09:52:10  15030s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 09:52:10  15030s] #
[05/28 09:52:10  15030s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3482.63 (MB), peak = 4457.44 (MB)
[05/28 09:52:10  15030s] #start 1st fixing drc iteration ...
[05/28 09:52:14  15033s] ### Gcell dirty-map stats: routing = 2.52%
[05/28 09:52:14  15033s] #   number of violations = 139
[05/28 09:52:14  15033s] #
[05/28 09:52:14  15033s] #  By Layer and Type:
[05/28 09:52:14  15033s] #
[05/28 09:52:14  15033s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:52:14  15033s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:52:14  15033s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:52:14  15033s] #  M1     |    92|      3|    11|     21|      2|      1|   2|    132|
[05/28 09:52:14  15033s] #  M2     |     1|      0|     6|      0|      0|      0|   0|      7|
[05/28 09:52:14  15033s] #  Totals |    93|      3|    17|     21|      2|      1|   2|    139|
[05/28 09:52:14  15033s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:52:14  15033s] #
[05/28 09:52:14  15033s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3483.21 (MB), peak = 4457.44 (MB)
[05/28 09:52:14  15033s] #start 2nd fixing drc iteration ...
[05/28 09:52:19  15039s] ### Gcell dirty-map stats: routing = 3.16%
[05/28 09:52:19  15039s] #   number of violations = 139
[05/28 09:52:19  15039s] #
[05/28 09:52:19  15039s] #  By Layer and Type:
[05/28 09:52:19  15039s] #
[05/28 09:52:19  15039s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:52:19  15039s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:52:19  15039s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:52:19  15039s] #  M1     |    92|      3|    11|     21|      2|      1|   2|    132|
[05/28 09:52:19  15039s] #  M2     |     1|      0|     6|      0|      0|      0|   0|      7|
[05/28 09:52:19  15039s] #  Totals |    93|      3|    17|     21|      2|      1|   2|    139|
[05/28 09:52:19  15039s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:52:19  15039s] #
[05/28 09:52:19  15039s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3484.12 (MB), peak = 4457.44 (MB)
[05/28 09:52:19  15039s] #start 3rd fixing drc iteration ...
[05/28 09:52:26  15046s] ### Gcell dirty-map stats: routing = 4.52%
[05/28 09:52:26  15046s] #   number of violations = 133
[05/28 09:52:26  15046s] #
[05/28 09:52:26  15046s] #  By Layer and Type:
[05/28 09:52:26  15046s] #
[05/28 09:52:26  15046s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:52:26  15046s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:52:26  15046s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:52:26  15046s] #  M1     |    91|      3|    11|     21|      2|      1|   2|    131|
[05/28 09:52:26  15046s] #  M2     |     1|      0|     1|      0|      0|      0|   0|      2|
[05/28 09:52:26  15046s] #  Totals |    92|      3|    12|     21|      2|      1|   2|    133|
[05/28 09:52:26  15046s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 09:52:26  15046s] #
[05/28 09:52:26  15046s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3484.61 (MB), peak = 4457.44 (MB)
[05/28 09:52:26  15046s] #start 4th fixing drc iteration ...
[05/28 09:52:35  15055s] ### Gcell dirty-map stats: routing = 9.76%
[05/28 09:52:35  15055s] #   number of violations = 119
[05/28 09:52:35  15055s] #
[05/28 09:52:35  15055s] #  By Layer and Type:
[05/28 09:52:35  15055s] #
[05/28 09:52:35  15055s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:52:35  15055s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:52:35  15055s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:52:35  15055s] #  M1     |    86|     9|     18|      2|      1|   1|    117|
[05/28 09:52:35  15055s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:52:35  15055s] #  Totals |    87|    10|     18|      2|      1|   1|    119|
[05/28 09:52:35  15055s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:52:35  15055s] #
[05/28 09:52:36  15055s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3484.57 (MB), peak = 4457.44 (MB)
[05/28 09:52:36  15055s] #start 5th fixing drc iteration ...
[05/28 09:52:48  15067s] ### Gcell dirty-map stats: routing = 12.88%
[05/28 09:52:48  15067s] #   number of violations = 118
[05/28 09:52:48  15067s] #
[05/28 09:52:48  15067s] #  By Layer and Type:
[05/28 09:52:48  15067s] #
[05/28 09:52:48  15067s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:52:48  15067s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:52:48  15067s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:52:48  15067s] #  M1     |    86|     9|     18|      1|      1|   1|    116|
[05/28 09:52:48  15067s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:52:48  15067s] #  Totals |    87|    10|     18|      1|      1|   1|    118|
[05/28 09:52:48  15067s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:52:48  15067s] #
[05/28 09:52:48  15067s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3484.94 (MB), peak = 4457.44 (MB)
[05/28 09:52:48  15067s] #start 6th fixing drc iteration ...
[05/28 09:53:03  15083s] ### Gcell dirty-map stats: routing = 13.32%
[05/28 09:53:03  15083s] #   number of violations = 118
[05/28 09:53:03  15083s] #
[05/28 09:53:03  15083s] #  By Layer and Type:
[05/28 09:53:03  15083s] #
[05/28 09:53:03  15083s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:53:03  15083s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:53:03  15083s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:53:03  15083s] #  M1     |    86|     9|     18|      1|      1|   1|    116|
[05/28 09:53:03  15083s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:53:03  15083s] #  Totals |    87|    10|     18|      1|      1|   1|    118|
[05/28 09:53:03  15083s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:53:03  15083s] #
[05/28 09:53:03  15083s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3485.34 (MB), peak = 4457.44 (MB)
[05/28 09:53:03  15083s] #start 7th fixing drc iteration ...
[05/28 09:53:07  15086s] ### Gcell dirty-map stats: routing = 13.36%
[05/28 09:53:07  15086s] #   number of violations = 118
[05/28 09:53:07  15086s] #
[05/28 09:53:07  15086s] #  By Layer and Type:
[05/28 09:53:07  15086s] #
[05/28 09:53:07  15086s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:53:07  15086s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:53:07  15086s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:53:07  15086s] #  M1     |      1|    85|     8|     18|      1|      1|   2|    116|
[05/28 09:53:07  15086s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:53:07  15086s] #  Totals |      1|    86|     9|     18|      1|      1|   2|    118|
[05/28 09:53:07  15086s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:53:07  15086s] #
[05/28 09:53:07  15086s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3484.71 (MB), peak = 4457.44 (MB)
[05/28 09:53:07  15086s] #start 8th fixing drc iteration ...
[05/28 09:53:12  15092s] ### Gcell dirty-map stats: routing = 14.00%
[05/28 09:53:12  15092s] #   number of violations = 117
[05/28 09:53:12  15092s] #
[05/28 09:53:12  15092s] #  By Layer and Type:
[05/28 09:53:12  15092s] #
[05/28 09:53:12  15092s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:12  15092s] #  -      | EOLSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:53:12  15092s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:12  15092s] #  M1     |      0|    84|     8|     18|      1|   1|      2|    114|
[05/28 09:53:12  15092s] #  M2     |      0|     1|     1|      0|      0|   0|      0|      2|
[05/28 09:53:12  15092s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 09:53:12  15092s] #  Totals |      1|    85|     9|     18|      1|   1|      2|    117|
[05/28 09:53:12  15092s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:12  15092s] #
[05/28 09:53:12  15092s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 3484.36 (MB), peak = 4457.44 (MB)
[05/28 09:53:12  15092s] #start 9th fixing drc iteration ...
[05/28 09:53:20  15099s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 09:53:20  15099s] #   number of violations = 117
[05/28 09:53:20  15099s] #
[05/28 09:53:20  15099s] #  By Layer and Type:
[05/28 09:53:20  15099s] #
[05/28 09:53:20  15099s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:20  15099s] #  -      | EOLSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:53:20  15099s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:20  15099s] #  M1     |      0|    84|     8|     18|      1|   1|      2|    114|
[05/28 09:53:20  15099s] #  M2     |      0|     1|     1|      0|      0|   0|      0|      2|
[05/28 09:53:20  15099s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 09:53:20  15099s] #  Totals |      1|    85|     9|     18|      1|   1|      2|    117|
[05/28 09:53:20  15099s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:20  15099s] #
[05/28 09:53:20  15099s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3484.94 (MB), peak = 4457.44 (MB)
[05/28 09:53:20  15099s] #start 10th fixing drc iteration ...
[05/28 09:53:29  15109s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:53:29  15109s] #   number of violations = 117
[05/28 09:53:29  15109s] #
[05/28 09:53:29  15109s] #  By Layer and Type:
[05/28 09:53:29  15109s] #
[05/28 09:53:29  15109s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:29  15109s] #  -      | EOLSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:53:29  15109s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:29  15109s] #  M1     |      0|    84|     8|     18|      1|   1|      2|    114|
[05/28 09:53:29  15109s] #  M2     |      0|     1|     1|      0|      0|   0|      0|      2|
[05/28 09:53:29  15109s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 09:53:29  15109s] #  Totals |      1|    85|     9|     18|      1|   1|      2|    117|
[05/28 09:53:29  15109s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:29  15109s] #
[05/28 09:53:29  15109s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3485.06 (MB), peak = 4457.44 (MB)
[05/28 09:53:29  15109s] #start 11th fixing drc iteration ...
[05/28 09:53:41  15121s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:53:41  15121s] #   number of violations = 117
[05/28 09:53:41  15121s] #
[05/28 09:53:41  15121s] #  By Layer and Type:
[05/28 09:53:41  15121s] #
[05/28 09:53:41  15121s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:41  15121s] #  -      | EOLSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:53:41  15121s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:41  15121s] #  M1     |      0|    84|     8|     18|      1|   1|      2|    114|
[05/28 09:53:41  15121s] #  M2     |      0|     1|     1|      0|      0|   0|      0|      2|
[05/28 09:53:41  15121s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 09:53:41  15121s] #  Totals |      1|    85|     9|     18|      1|   1|      2|    117|
[05/28 09:53:41  15121s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:41  15121s] #
[05/28 09:53:41  15121s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3485.26 (MB), peak = 4457.44 (MB)
[05/28 09:53:41  15121s] #start 12th fixing drc iteration ...
[05/28 09:53:57  15137s] ### Gcell dirty-map stats: routing = 14.52%
[05/28 09:53:57  15137s] #   number of violations = 117
[05/28 09:53:57  15137s] #
[05/28 09:53:57  15137s] #  By Layer and Type:
[05/28 09:53:57  15137s] #
[05/28 09:53:57  15137s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:57  15137s] #  -      | EOLSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 09:53:57  15137s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:57  15137s] #  M1     |      0|    84|     8|     18|      1|   1|      2|    114|
[05/28 09:53:57  15137s] #  M2     |      0|     1|     1|      0|      0|   0|      0|      2|
[05/28 09:53:57  15137s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 09:53:57  15137s] #  Totals |      1|    85|     9|     18|      1|   1|      2|    117|
[05/28 09:53:57  15137s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 09:53:57  15137s] #
[05/28 09:53:57  15137s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3485.22 (MB), peak = 4457.44 (MB)
[05/28 09:53:57  15137s] #start 13th fixing drc iteration ...
[05/28 09:54:01  15141s] ### Gcell dirty-map stats: routing = 14.52%
[05/28 09:54:01  15141s] #   number of violations = 117
[05/28 09:54:01  15141s] #
[05/28 09:54:01  15141s] #  By Layer and Type:
[05/28 09:54:01  15141s] #
[05/28 09:54:01  15141s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:01  15141s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:54:01  15141s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:01  15141s] #  M1     |      0|    84|     9|     18|      1|      1|   1|    114|
[05/28 09:54:01  15141s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:54:01  15141s] #  C1     |      1|     0|     0|      0|      0|      0|   0|      1|
[05/28 09:54:01  15141s] #  Totals |      1|    85|    10|     18|      1|      1|   1|    117|
[05/28 09:54:01  15141s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:01  15141s] #
[05/28 09:54:01  15141s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3484.46 (MB), peak = 4457.44 (MB)
[05/28 09:54:01  15141s] #start 14th fixing drc iteration ...
[05/28 09:54:07  15146s] ### Gcell dirty-map stats: routing = 14.52%
[05/28 09:54:07  15146s] #   number of violations = 117
[05/28 09:54:07  15146s] #
[05/28 09:54:07  15146s] #  By Layer and Type:
[05/28 09:54:07  15146s] #
[05/28 09:54:07  15146s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:07  15146s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:54:07  15146s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:07  15146s] #  M1     |      0|    84|     9|     18|      1|      1|   1|    114|
[05/28 09:54:07  15146s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:54:07  15146s] #  C1     |      1|     0|     0|      0|      0|      0|   0|      1|
[05/28 09:54:07  15146s] #  Totals |      1|    85|    10|     18|      1|      1|   1|    117|
[05/28 09:54:07  15146s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:07  15146s] #
[05/28 09:54:07  15146s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3484.80 (MB), peak = 4457.44 (MB)
[05/28 09:54:07  15146s] #start 15th fixing drc iteration ...
[05/28 09:54:14  15154s] ### Gcell dirty-map stats: routing = 14.52%
[05/28 09:54:14  15154s] #   number of violations = 117
[05/28 09:54:14  15154s] #
[05/28 09:54:14  15154s] #  By Layer and Type:
[05/28 09:54:14  15154s] #
[05/28 09:54:14  15154s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:14  15154s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:54:14  15154s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:14  15154s] #  M1     |      0|    84|     9|     18|      1|      1|   1|    114|
[05/28 09:54:14  15154s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:54:14  15154s] #  C1     |      1|     0|     0|      0|      0|      0|   0|      1|
[05/28 09:54:14  15154s] #  Totals |      1|    85|    10|     18|      1|      1|   1|    117|
[05/28 09:54:14  15154s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:14  15154s] #
[05/28 09:54:14  15154s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3484.88 (MB), peak = 4457.44 (MB)
[05/28 09:54:14  15154s] #start 16th fixing drc iteration ...
[05/28 09:54:24  15164s] ### Gcell dirty-map stats: routing = 14.52%
[05/28 09:54:24  15164s] #   number of violations = 117
[05/28 09:54:24  15164s] #
[05/28 09:54:24  15164s] #  By Layer and Type:
[05/28 09:54:24  15164s] #
[05/28 09:54:24  15164s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:24  15164s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:54:24  15164s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:24  15164s] #  M1     |      0|    84|     9|     18|      1|      1|   1|    114|
[05/28 09:54:24  15164s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:54:24  15164s] #  C1     |      1|     0|     0|      0|      0|      0|   0|      1|
[05/28 09:54:24  15164s] #  Totals |      1|    85|    10|     18|      1|      1|   1|    117|
[05/28 09:54:24  15164s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:24  15164s] #
[05/28 09:54:24  15164s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3484.90 (MB), peak = 4457.44 (MB)
[05/28 09:54:24  15164s] #start 17th fixing drc iteration ...
[05/28 09:54:36  15176s] ### Gcell dirty-map stats: routing = 14.52%
[05/28 09:54:36  15176s] #   number of violations = 117
[05/28 09:54:36  15176s] #
[05/28 09:54:36  15176s] #  By Layer and Type:
[05/28 09:54:36  15176s] #
[05/28 09:54:36  15176s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:36  15176s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:54:36  15176s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:36  15176s] #  M1     |      0|    84|     9|     18|      1|      1|   1|    114|
[05/28 09:54:36  15176s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:54:36  15176s] #  C1     |      1|     0|     0|      0|      0|      0|   0|      1|
[05/28 09:54:36  15176s] #  Totals |      1|    85|    10|     18|      1|      1|   1|    117|
[05/28 09:54:36  15176s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:36  15176s] #
[05/28 09:54:36  15176s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3485.18 (MB), peak = 4457.44 (MB)
[05/28 09:54:36  15176s] #start 18th fixing drc iteration ...
[05/28 09:54:52  15192s] ### Gcell dirty-map stats: routing = 14.52%
[05/28 09:54:52  15192s] #   number of violations = 117
[05/28 09:54:52  15192s] #
[05/28 09:54:52  15192s] #  By Layer and Type:
[05/28 09:54:52  15192s] #
[05/28 09:54:52  15192s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:52  15192s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:54:52  15192s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:52  15192s] #  M1     |      0|    84|     9|     18|      1|      1|   1|    114|
[05/28 09:54:52  15192s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:54:52  15192s] #  C1     |      1|     0|     0|      0|      0|      0|   0|      1|
[05/28 09:54:52  15192s] #  Totals |      1|    85|    10|     18|      1|      1|   1|    117|
[05/28 09:54:52  15192s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:52  15192s] #
[05/28 09:54:52  15192s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3485.03 (MB), peak = 4457.44 (MB)
[05/28 09:54:52  15192s] #start 19th fixing drc iteration ...
[05/28 09:54:56  15196s] ### Gcell dirty-map stats: routing = 14.52%
[05/28 09:54:56  15196s] #   number of violations = 117
[05/28 09:54:56  15196s] #
[05/28 09:54:56  15196s] #  By Layer and Type:
[05/28 09:54:56  15196s] #
[05/28 09:54:56  15196s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:56  15196s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:54:56  15196s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:56  15196s] #  M1     |      0|    84|     9|     18|      1|      1|   1|    114|
[05/28 09:54:56  15196s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:54:56  15196s] #  C1     |      1|     0|     0|      0|      0|      0|   0|      1|
[05/28 09:54:56  15196s] #  Totals |      1|    85|    10|     18|      1|      1|   1|    117|
[05/28 09:54:56  15196s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:54:56  15196s] #
[05/28 09:54:56  15196s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3484.22 (MB), peak = 4457.44 (MB)
[05/28 09:54:56  15196s] #start 20th fixing drc iteration ...
[05/28 09:55:01  15201s] ### Gcell dirty-map stats: routing = 14.52%
[05/28 09:55:01  15201s] #   number of violations = 117
[05/28 09:55:01  15201s] #
[05/28 09:55:01  15201s] #  By Layer and Type:
[05/28 09:55:01  15201s] #
[05/28 09:55:01  15201s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:55:01  15201s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:55:01  15201s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:55:01  15201s] #  M1     |      0|    84|     9|     18|      1|      1|   1|    114|
[05/28 09:55:01  15201s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:55:01  15201s] #  C1     |      1|     0|     0|      0|      0|      0|   0|      1|
[05/28 09:55:01  15201s] #  Totals |      1|    85|    10|     18|      1|      1|   1|    117|
[05/28 09:55:01  15201s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:55:01  15201s] #
[05/28 09:55:02  15201s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3484.57 (MB), peak = 4457.44 (MB)
[05/28 09:55:02  15201s] #Complete Detail Routing.
[05/28 09:55:02  15201s] #Total wire length = 6083 um.
[05/28 09:55:02  15201s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:55:02  15201s] #Total wire length on LAYER M1 = 117 um.
[05/28 09:55:02  15201s] #Total wire length on LAYER M2 = 1286 um.
[05/28 09:55:02  15201s] #Total wire length on LAYER C1 = 1782 um.
[05/28 09:55:02  15201s] #Total wire length on LAYER C2 = 1834 um.
[05/28 09:55:02  15201s] #Total wire length on LAYER C3 = 1057 um.
[05/28 09:55:02  15201s] #Total wire length on LAYER C4 = 9 um.
[05/28 09:55:02  15201s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:55:02  15201s] #Total wire length on LAYER JA = 0 um.
[05/28 09:55:02  15201s] #Total wire length on LAYER QA = 0 um.
[05/28 09:55:02  15201s] #Total wire length on LAYER QB = 0 um.
[05/28 09:55:02  15201s] #Total wire length on LAYER LB = 0 um.
[05/28 09:55:02  15201s] #Total number of vias = 9681
[05/28 09:55:02  15201s] #Total number of multi-cut vias = 6724 ( 69.5%)
[05/28 09:55:02  15201s] #Total number of single cut vias = 2957 ( 30.5%)
[05/28 09:55:02  15201s] #Up-Via Summary (total 9681):
[05/28 09:55:02  15201s] #                   single-cut          multi-cut      Total
[05/28 09:55:02  15201s] #-----------------------------------------------------------
[05/28 09:55:02  15201s] # M1               881 ( 59.0%)       611 ( 41.0%)       1492
[05/28 09:55:02  15201s] # M2              1312 ( 32.2%)      2762 ( 67.8%)       4074
[05/28 09:55:02  15201s] # C1               610 ( 21.6%)      2210 ( 78.4%)       2820
[05/28 09:55:02  15201s] # C2               146 ( 11.4%)      1136 ( 88.6%)       1282
[05/28 09:55:02  15201s] # C3                 8 ( 61.5%)         5 ( 38.5%)         13
[05/28 09:55:02  15201s] #-----------------------------------------------------------
[05/28 09:55:02  15201s] #                 2957 ( 30.5%)      6724 ( 69.5%)       9681 
[05/28 09:55:02  15201s] #
[05/28 09:55:02  15201s] #Total number of DRC violations = 117
[05/28 09:55:02  15201s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:55:02  15201s] #Cpu time = 00:02:53
[05/28 09:55:02  15201s] #Elapsed time = 00:02:53
[05/28 09:55:02  15201s] #Increased memory = 9.40 (MB)
[05/28 09:55:02  15201s] #Total memory = 3480.72 (MB)
[05/28 09:55:02  15201s] #Peak memory = 4457.44 (MB)
[05/28 09:55:02  15201s] ### detail_route design signature (997): route=825124062 flt_obj=0 vio=1743350971 shield_wire=1
[05/28 09:55:02  15201s] ### Time Record (DB Export) is installed.
[05/28 09:55:02  15201s] ### export design design signature (998): route=825124062 fixed_route=2147340251 flt_obj=0 vio=1743350971 swire=282492057 shield_wire=1 net_attr=1112775108 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:55:02  15201s] ### Time Record (DB Export) is uninstalled.
[05/28 09:55:02  15201s] ### Time Record (Post Callback) is installed.
[05/28 09:55:02  15202s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:55:02  15202s] #
[05/28 09:55:02  15202s] #detailRoute statistics:
[05/28 09:55:02  15202s] #Cpu time = 00:02:54
[05/28 09:55:02  15202s] #Elapsed time = 00:02:53
[05/28 09:55:02  15202s] #Increased memory = -4.68 (MB)
[05/28 09:55:02  15202s] #Total memory = 3471.81 (MB)
[05/28 09:55:02  15202s] #Peak memory = 4457.44 (MB)
[05/28 09:55:02  15202s] #Number of warnings = 34
[05/28 09:55:02  15202s] #Total number of warnings = 736
[05/28 09:55:02  15202s] #Number of fails = 0
[05/28 09:55:02  15202s] #Total number of fails = 0
[05/28 09:55:02  15202s] #Complete detailRoute on Wed May 28 09:55:02 2025
[05/28 09:55:02  15202s] #
[05/28 09:55:02  15202s] ### import design signature (999): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:55:02  15202s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:55:02  15202s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:55:02  15202s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:55:02  15202s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:55:02  15202s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:55:02  15202s] #% End detailRoute (date=05/28 09:55:02, total cpu=0:02:54, real=0:02:53, peak res=3731.7M, current mem=3469.0M)
[05/28 09:55:02  15202s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:55:02  15202s] #
[05/28 09:55:02  15202s] #  Scalability Statistics
[05/28 09:55:02  15202s] #
[05/28 09:55:02  15202s] #-------------------------+---------+-------------+------------+
[05/28 09:55:02  15202s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:55:02  15202s] #-------------------------+---------+-------------+------------+
[05/28 09:55:02  15202s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:55:02  15202s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:55:02  15202s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:55:02  15202s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:55:02  15202s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:55:02  15202s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:55:02  15202s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:55:02  15202s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/28 09:55:02  15202s] #  Detail Routing         | 00:02:52|     00:02:51|         1.0|
[05/28 09:55:02  15202s] #  Entire Command         | 00:02:54|     00:02:53|         1.0|
[05/28 09:55:02  15202s] #-------------------------+---------+-------------+------------+
[05/28 09:55:02  15202s] #
[05/28 09:56:16  15216s] <CMD> verify_drc
[05/28 09:56:16  15216s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 09:56:16  15216s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 09:56:16  15216s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 09:56:16  15216s]  *** Starting Verify DRC (MEM: 4558.9) ***
[05/28 09:56:16  15216s] 
[05/28 09:56:16  15216s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:16  15216s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:16  15216s]   VERIFY DRC ...... Starting Verification
[05/28 09:56:16  15216s]   VERIFY DRC ...... Initializing
[05/28 09:56:16  15216s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 09:56:16  15216s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 09:56:16  15216s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 09:56:16  15216s]   VERIFY DRC ...... Using new threading
[05/28 09:56:16  15216s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 09:56:16  15216s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 09:56:16  15216s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 09:56:16  15217s]   VERIFY DRC ...... Sub-Area : 2 complete 9 Viols.
[05/28 09:56:16  15217s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 09:56:16  15217s]   VERIFY DRC ...... Sub-Area : 3 complete 17 Viols.
[05/28 09:56:16  15217s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 09:56:16  15217s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 09:56:16  15217s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 09:56:16  15217s]   VERIFY DRC ...... Using new threading
[05/28 09:56:16  15217s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 09:56:16  15217s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 09:56:16  15217s] 
[05/28 09:56:16  15217s]   Verification Complete : 45 Viols.
[05/28 09:56:16  15217s] 
[05/28 09:56:16  15217s]  Violation Summary By Layer and Type:
[05/28 09:56:16  15217s] 
[05/28 09:56:16  15217s] 	          Short    Color   EOLCol   EOLSpc   CutSpc   CShort      Enc   Totals
[05/28 09:56:16  15217s] 	M1           23        8        8        0        0        0        0       39
[05/28 09:56:16  15217s] 	V1            0        0        0        0        1        1        1        3
[05/28 09:56:16  15217s] 	M2            1        1        0        0        0        0        0        2
[05/28 09:56:16  15217s] 	C1            0        0        0        1        0        0        0        1
[05/28 09:56:16  15217s] 	Totals       24        9        8        1        1        1        1       45
[05/28 09:56:16  15217s] 
[05/28 09:56:16  15217s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/28 09:56:16  15217s] 
[05/28 09:56:16  15217s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 09:56:18  15217s] <CMD> ecoRoute -fix_drc
[05/28 09:56:18  15217s] ### Time Record (ecoRoute) is installed.
[05/28 09:56:18  15217s] **INFO: User settings:
[05/28 09:56:18  15217s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 09:56:18  15217s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 09:56:18  15217s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 09:56:18  15217s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 09:56:18  15217s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 09:56:18  15217s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 09:56:18  15217s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 09:56:18  15217s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 09:56:18  15217s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 09:56:18  15217s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 09:56:18  15217s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 09:56:18  15217s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 09:56:18  15217s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 09:56:18  15217s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 09:56:18  15217s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 09:56:18  15217s] setNanoRouteMode -route_si_effort                                                         high
[05/28 09:56:18  15217s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 09:56:18  15217s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 09:56:18  15217s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 09:56:18  15217s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 09:56:18  15217s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 09:56:18  15217s] setDesignMode -process                                                                    22
[05/28 09:56:18  15217s] 
[05/28 09:56:18  15217s] #% Begin detailRoute (date=05/28 09:56:18, mem=3471.6M)
[05/28 09:56:18  15217s] 
[05/28 09:56:18  15217s] detailRoute -fix_drc
[05/28 09:56:18  15217s] 
[05/28 09:56:18  15217s] #Start detailRoute on Wed May 28 09:56:18 2025
[05/28 09:56:18  15217s] #
[05/28 09:56:18  15217s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:56:18  15217s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 09:56:18  15217s] ### Time Record (detailRoute) is installed.
[05/28 09:56:18  15217s] ### Time Record (Pre Callback) is installed.
[05/28 09:56:18  15217s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 09:56:18  15217s] ### Time Record (Pre Callback) is uninstalled.
[05/28 09:56:18  15217s] ### Time Record (DB Import) is installed.
[05/28 09:56:18  15217s] ### Time Record (Timing Data Generation) is installed.
[05/28 09:56:18  15217s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 09:56:18  15217s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 09:56:18  15217s] eee: pegSigSF=1.070000
[05/28 09:56:18  15217s] Initializing multi-corner resistance tables ...
[05/28 09:56:18  15217s] eee: Grid unit RC data computation started
[05/28 09:56:18  15217s] eee: Grid unit RC data computation completed
[05/28 09:56:18  15217s] eee: l=1 avDens=0.006743 usedTrk=53.048333 availTrk=7867.241379 sigTrk=53.048333
[05/28 09:56:18  15217s] eee: l=2 avDens=0.042125 usedTrk=250.224630 availTrk=5940.000000 sigTrk=250.224630
[05/28 09:56:18  15217s] eee: l=3 avDens=0.105740 usedTrk=329.907407 availTrk=3120.000000 sigTrk=329.907407
[05/28 09:56:18  15217s] eee: l=4 avDens=0.108849 usedTrk=339.610372 availTrk=3120.000000 sigTrk=339.610372
[05/28 09:56:18  15217s] eee: l=5 avDens=0.066561 usedTrk=195.690371 availTrk=2940.000000 sigTrk=195.690371
[05/28 09:56:18  15217s] eee: l=6 avDens=0.004398 usedTrk=1.583333 availTrk=360.000000 sigTrk=1.583333
[05/28 09:56:18  15217s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:56:18  15217s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:56:18  15217s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:56:18  15217s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:56:18  15217s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 09:56:18  15217s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 09:56:18  15217s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.236112 uaWl=1.000000 uaWlH=0.460100 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 09:56:18  15217s] eee: NetCapCache creation started. (Current Mem: 4569.922M) 
[05/28 09:56:18  15217s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4569.922M) 
[05/28 09:56:18  15217s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 09:56:18  15217s] eee: Metal Layers Info:
[05/28 09:56:18  15217s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:56:18  15217s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 09:56:18  15217s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:56:18  15217s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 09:56:18  15217s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 09:56:18  15217s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 09:56:18  15217s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 09:56:18  15217s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 09:56:18  15217s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 09:56:18  15217s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 09:56:18  15217s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 09:56:18  15217s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 09:56:18  15217s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 09:56:18  15217s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 09:56:18  15217s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 09:56:18  15217s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 09:56:18  15217s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 09:56:18  15217s] #To increase the message display limit, refer to the product command reference manual.
[05/28 09:56:18  15217s] ### Net info: total nets: 1152
[05/28 09:56:18  15217s] ### Net info: dirty nets: 0
[05/28 09:56:18  15217s] ### Net info: marked as disconnected nets: 0
[05/28 09:56:18  15217s] ### Net info: fully routed nets: 1150
[05/28 09:56:18  15217s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 09:56:18  15217s] ### Net info: unrouted nets: 0
[05/28 09:56:18  15217s] ### Net info: re-extraction nets: 0
[05/28 09:56:18  15217s] ### Net info: ignored nets: 0
[05/28 09:56:18  15217s] ### Net info: skip routing nets: 0
[05/28 09:56:18  15217s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:18  15217s] ### import design signature (1000): route=592794730 fixed_route=2147340251 flt_obj=0 vio=1349074211 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:56:18  15217s] ### Time Record (DB Import) is uninstalled.
[05/28 09:56:18  15217s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 09:56:18  15217s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:18  15217s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 09:56:18  15217s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:18  15217s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:18  15217s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:18  15217s] ### Time Record (Data Preparation) is installed.
[05/28 09:56:18  15217s] #Start routing data preparation on Wed May 28 09:56:18 2025
[05/28 09:56:18  15217s] #
[05/28 09:56:18  15217s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:18  15217s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:18  15218s] ### Time Record (Cell Pin Access) is installed.
[05/28 09:56:18  15218s] #Initial pin access analysis.
[05/28 09:56:18  15218s] #Detail pin access analysis.
[05/28 09:56:18  15218s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 09:56:18  15218s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 09:56:18  15218s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 09:56:18  15218s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:56:18  15218s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:56:18  15218s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:56:18  15218s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:56:18  15218s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 09:56:18  15218s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 09:56:18  15218s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:56:18  15218s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 09:56:18  15218s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 09:56:18  15218s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 09:56:18  15218s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 09:56:18  15218s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 09:56:18  15218s] #pin_access_rlayer=3(C1)
[05/28 09:56:18  15218s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 09:56:18  15218s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 09:56:18  15218s] #enable_dpt_layer_shield=F
[05/28 09:56:18  15218s] #has_line_end_grid=F
[05/28 09:56:18  15218s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 09:56:18  15218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3473.76 (MB), peak = 4457.44 (MB)
[05/28 09:56:19  15218s] #Regenerating Ggrids automatically.
[05/28 09:56:19  15218s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 09:56:19  15218s] #Using automatically generated G-grids.
[05/28 09:56:20  15219s] #Done routing data preparation.
[05/28 09:56:20  15219s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3478.32 (MB), peak = 4457.44 (MB)
[05/28 09:56:20  15219s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:56:20  15219s] ### Time Record (Detail Routing) is installed.
[05/28 09:56:20  15219s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:20  15219s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:20  15219s] ### Time Record (Data Preparation) is installed.
[05/28 09:56:20  15219s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:56:20  15219s] ### Time Record (Data Preparation) is uninstalled.
[05/28 09:56:20  15219s] #Start instance access analysis using 1 thread...
[05/28 09:56:20  15219s] #Set layer M1 to be advanced pin access layer.
[05/28 09:56:20  15219s] ### Time Record (Instance Pin Access) is installed.
[05/28 09:56:20  15219s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 09:56:20  15219s] #30 instance pins are hard to access
[05/28 09:56:20  15219s] #Instance access analysis statistics:
[05/28 09:56:20  15219s] #Cpu time = 00:00:00
[05/28 09:56:20  15219s] #Elapsed time = 00:00:00
[05/28 09:56:20  15219s] #Increased memory = 0.02 (MB)
[05/28 09:56:20  15219s] #Total memory = 3478.34 (MB)
[05/28 09:56:20  15219s] #Peak memory = 4457.44 (MB)
[05/28 09:56:20  15219s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 09:56:20  15219s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 09:56:20  15219s] #
[05/28 09:56:20  15219s] #Start Detail Routing..
[05/28 09:56:20  15219s] #start initial detail routing ...
[05/28 09:56:20  15219s] ### Design has 0 dirty nets, has valid drcs
[05/28 09:56:20  15219s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 09:56:20  15219s] #   number of violations = 162
[05/28 09:56:20  15219s] #
[05/28 09:56:20  15219s] #  By Layer and Type:
[05/28 09:56:20  15219s] #
[05/28 09:56:20  15219s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:20  15219s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:56:20  15219s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:20  15219s] #  M1     |      0|   107|    17|     26|      2|      2|   2|    156|
[05/28 09:56:20  15219s] #  M2     |      0|     2|     2|      0|      0|      0|   0|      4|
[05/28 09:56:20  15219s] #  C1     |      2|     0|     0|      0|      0|      0|   0|      2|
[05/28 09:56:20  15219s] #  Totals |      2|   109|    19|     26|      2|      2|   2|    162|
[05/28 09:56:20  15219s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:20  15219s] #
[05/28 09:56:20  15219s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3480.63 (MB), peak = 4457.44 (MB)
[05/28 09:56:20  15219s] #start 1st fixing drc iteration ...
[05/28 09:56:24  15223s] ### Gcell dirty-map stats: routing = 2.28%
[05/28 09:56:24  15223s] #   number of violations = 149
[05/28 09:56:24  15223s] #
[05/28 09:56:24  15223s] #  By Layer and Type:
[05/28 09:56:24  15223s] #
[05/28 09:56:24  15223s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:24  15223s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:56:24  15223s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:24  15223s] #  M1     |      0|   104|    12|     22|      2|      2|   1|    143|
[05/28 09:56:24  15223s] #  M2     |      0|     2|     2|      0|      0|      0|   0|      4|
[05/28 09:56:24  15223s] #  C1     |      2|     0|     0|      0|      0|      0|   0|      2|
[05/28 09:56:24  15223s] #  Totals |      2|   106|    14|     22|      2|      2|   1|    149|
[05/28 09:56:24  15223s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:24  15223s] #
[05/28 09:56:24  15223s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3481.40 (MB), peak = 4457.44 (MB)
[05/28 09:56:24  15223s] #start 2nd fixing drc iteration ...
[05/28 09:56:29  15228s] ### Gcell dirty-map stats: routing = 3.32%
[05/28 09:56:29  15228s] #   number of violations = 146
[05/28 09:56:29  15228s] #
[05/28 09:56:29  15228s] #  By Layer and Type:
[05/28 09:56:29  15228s] #
[05/28 09:56:29  15228s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:56:29  15228s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Totals|
[05/28 09:56:29  15228s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:56:29  15228s] #  M1     |      0|      0|   104|    11|     21|      3|      1|    140|
[05/28 09:56:29  15228s] #  M2     |      1|      0|     1|     2|      0|      0|      0|      4|
[05/28 09:56:29  15228s] #  C1     |      0|      2|     0|     0|      0|      0|      0|      2|
[05/28 09:56:29  15228s] #  Totals |      1|      2|   105|    13|     21|      3|      1|    146|
[05/28 09:56:29  15228s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 09:56:29  15228s] #
[05/28 09:56:29  15228s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3482.19 (MB), peak = 4457.44 (MB)
[05/28 09:56:29  15228s] #start 3rd fixing drc iteration ...
[05/28 09:56:35  15235s] ### Gcell dirty-map stats: routing = 4.44%
[05/28 09:56:35  15235s] #   number of violations = 144
[05/28 09:56:35  15235s] #
[05/28 09:56:35  15235s] #  By Layer and Type:
[05/28 09:56:35  15235s] #
[05/28 09:56:35  15235s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:35  15235s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:56:35  15235s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:35  15235s] #  M1     |      0|   103|    11|     21|      2|      1|   1|    139|
[05/28 09:56:35  15235s] #  M2     |      0|     1|     2|      0|      0|      0|   0|      3|
[05/28 09:56:35  15235s] #  C1     |      2|     0|     0|      0|      0|      0|   0|      2|
[05/28 09:56:35  15235s] #  Totals |      2|   104|    13|     21|      2|      1|   1|    144|
[05/28 09:56:35  15235s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:35  15235s] #
[05/28 09:56:35  15235s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3482.92 (MB), peak = 4457.44 (MB)
[05/28 09:56:35  15235s] #start 4th fixing drc iteration ...
[05/28 09:56:45  15244s] ### Gcell dirty-map stats: routing = 9.08%
[05/28 09:56:45  15244s] #   number of violations = 136
[05/28 09:56:45  15244s] #
[05/28 09:56:45  15244s] #  By Layer and Type:
[05/28 09:56:45  15244s] #
[05/28 09:56:45  15244s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:45  15244s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:56:45  15244s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:45  15244s] #  M1     |      0|    98|    10|     20|      2|      1|   1|    132|
[05/28 09:56:45  15244s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:56:45  15244s] #  C1     |      2|     0|     0|      0|      0|      0|   0|      2|
[05/28 09:56:45  15244s] #  Totals |      2|    99|    11|     20|      2|      1|   1|    136|
[05/28 09:56:45  15244s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:45  15244s] #
[05/28 09:56:45  15244s] #cpu time = 00:00:10, elapsed time = 00:00:09, memory = 3482.82 (MB), peak = 4457.44 (MB)
[05/28 09:56:45  15244s] #start 5th fixing drc iteration ...
[05/28 09:56:56  15256s] ### Gcell dirty-map stats: routing = 11.92%
[05/28 09:56:56  15256s] #   number of violations = 135
[05/28 09:56:56  15256s] #
[05/28 09:56:56  15256s] #  By Layer and Type:
[05/28 09:56:57  15256s] #
[05/28 09:56:57  15256s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:57  15256s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:56:57  15256s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:57  15256s] #  M1     |      0|    98|    10|     20|      1|      1|   1|    131|
[05/28 09:56:57  15256s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:56:57  15256s] #  C1     |      2|     0|     0|      0|      0|      0|   0|      2|
[05/28 09:56:57  15256s] #  Totals |      2|    99|    11|     20|      1|      1|   1|    135|
[05/28 09:56:57  15256s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:56:57  15256s] #
[05/28 09:56:57  15256s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3483.07 (MB), peak = 4457.44 (MB)
[05/28 09:56:57  15256s] #start 6th fixing drc iteration ...
[05/28 09:57:11  15270s] ### Gcell dirty-map stats: routing = 12.36%
[05/28 09:57:11  15270s] #   number of violations = 135
[05/28 09:57:11  15270s] #
[05/28 09:57:11  15270s] #  By Layer and Type:
[05/28 09:57:11  15270s] #
[05/28 09:57:11  15270s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:11  15270s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:57:11  15270s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:11  15270s] #  M1     |      0|    98|    10|     20|      1|      1|   1|    131|
[05/28 09:57:11  15270s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 09:57:11  15270s] #  C1     |      2|     0|     0|      0|      0|      0|   0|      2|
[05/28 09:57:11  15270s] #  Totals |      2|    99|    11|     20|      1|      1|   1|    135|
[05/28 09:57:11  15270s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:11  15270s] #
[05/28 09:57:11  15270s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3483.52 (MB), peak = 4457.44 (MB)
[05/28 09:57:11  15270s] #start 7th fixing drc iteration ...
[05/28 09:57:15  15274s] ### Gcell dirty-map stats: routing = 13.00%
[05/28 09:57:15  15274s] #   number of violations = 130
[05/28 09:57:15  15274s] #
[05/28 09:57:15  15274s] #  By Layer and Type:
[05/28 09:57:15  15274s] #
[05/28 09:57:15  15274s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:15  15274s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:57:15  15274s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:15  15274s] #  M1     |    94|    10|     20|      1|      1|   2|    128|
[05/28 09:57:15  15274s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:57:15  15274s] #  Totals |    95|    11|     20|      1|      1|   2|    130|
[05/28 09:57:15  15274s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:15  15274s] #
[05/28 09:57:15  15274s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3482.86 (MB), peak = 4457.44 (MB)
[05/28 09:57:15  15274s] #start 8th fixing drc iteration ...
[05/28 09:57:20  15279s] ### Gcell dirty-map stats: routing = 13.64%
[05/28 09:57:20  15279s] #   number of violations = 128
[05/28 09:57:20  15279s] #
[05/28 09:57:20  15279s] #  By Layer and Type:
[05/28 09:57:20  15279s] #
[05/28 09:57:20  15279s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:20  15279s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:57:20  15279s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:20  15279s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:57:20  15279s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:57:20  15279s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:57:20  15279s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:20  15279s] #
[05/28 09:57:20  15279s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3482.77 (MB), peak = 4457.44 (MB)
[05/28 09:57:20  15279s] #start 9th fixing drc iteration ...
[05/28 09:57:27  15286s] ### Gcell dirty-map stats: routing = 13.64%
[05/28 09:57:27  15286s] #   number of violations = 128
[05/28 09:57:27  15286s] #
[05/28 09:57:27  15286s] #  By Layer and Type:
[05/28 09:57:27  15286s] #
[05/28 09:57:27  15286s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:27  15286s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:57:27  15286s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:27  15286s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:57:27  15286s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:57:27  15286s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:57:27  15286s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:27  15286s] #
[05/28 09:57:27  15286s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3483.08 (MB), peak = 4457.44 (MB)
[05/28 09:57:27  15286s] #start 10th fixing drc iteration ...
[05/28 09:57:36  15295s] ### Gcell dirty-map stats: routing = 13.72%
[05/28 09:57:36  15295s] #   number of violations = 128
[05/28 09:57:36  15295s] #
[05/28 09:57:36  15295s] #  By Layer and Type:
[05/28 09:57:36  15295s] #
[05/28 09:57:36  15295s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:36  15295s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:57:36  15295s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:36  15295s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:57:36  15295s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:57:36  15295s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:57:36  15295s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:36  15295s] #
[05/28 09:57:36  15295s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3483.05 (MB), peak = 4457.44 (MB)
[05/28 09:57:36  15295s] #start 11th fixing drc iteration ...
[05/28 09:57:48  15307s] ### Gcell dirty-map stats: routing = 13.72%
[05/28 09:57:48  15307s] #   number of violations = 128
[05/28 09:57:48  15307s] #
[05/28 09:57:48  15307s] #  By Layer and Type:
[05/28 09:57:48  15307s] #
[05/28 09:57:48  15307s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:48  15307s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:57:48  15307s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:48  15307s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:57:48  15307s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:57:48  15307s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:57:48  15307s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:57:48  15307s] #
[05/28 09:57:48  15307s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3483.38 (MB), peak = 4457.44 (MB)
[05/28 09:57:48  15307s] #start 12th fixing drc iteration ...
[05/28 09:58:02  15321s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 09:58:02  15321s] #   number of violations = 128
[05/28 09:58:02  15321s] #
[05/28 09:58:02  15321s] #  By Layer and Type:
[05/28 09:58:02  15321s] #
[05/28 09:58:02  15321s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:02  15321s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:58:02  15321s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:02  15321s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:58:02  15321s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:58:02  15321s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:58:02  15321s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:02  15321s] #
[05/28 09:58:02  15321s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3483.40 (MB), peak = 4457.44 (MB)
[05/28 09:58:02  15321s] #start 13th fixing drc iteration ...
[05/28 09:58:06  15325s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 09:58:06  15325s] #   number of violations = 128
[05/28 09:58:06  15325s] #
[05/28 09:58:06  15325s] #  By Layer and Type:
[05/28 09:58:06  15325s] #
[05/28 09:58:06  15325s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:06  15325s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:58:06  15325s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:06  15325s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:58:06  15325s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:58:06  15325s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:58:06  15325s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:06  15325s] #
[05/28 09:58:06  15325s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3482.92 (MB), peak = 4457.44 (MB)
[05/28 09:58:06  15325s] #start 14th fixing drc iteration ...
[05/28 09:58:11  15330s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 09:58:11  15330s] #   number of violations = 128
[05/28 09:58:11  15330s] #
[05/28 09:58:11  15330s] #  By Layer and Type:
[05/28 09:58:11  15330s] #
[05/28 09:58:11  15330s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:11  15330s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:58:11  15330s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:11  15330s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:58:11  15330s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:58:11  15330s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:58:11  15330s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:11  15330s] #
[05/28 09:58:11  15330s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3482.67 (MB), peak = 4457.44 (MB)
[05/28 09:58:11  15330s] #start 15th fixing drc iteration ...
[05/28 09:58:17  15337s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:58:17  15337s] #   number of violations = 128
[05/28 09:58:17  15337s] #
[05/28 09:58:17  15337s] #  By Layer and Type:
[05/28 09:58:17  15337s] #
[05/28 09:58:17  15337s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:17  15337s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:58:17  15337s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:17  15337s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:58:17  15337s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:58:17  15337s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:58:17  15337s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:17  15337s] #
[05/28 09:58:17  15337s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3483.01 (MB), peak = 4457.44 (MB)
[05/28 09:58:17  15337s] #start 16th fixing drc iteration ...
[05/28 09:58:27  15347s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:58:27  15347s] #   number of violations = 128
[05/28 09:58:27  15347s] #
[05/28 09:58:27  15347s] #  By Layer and Type:
[05/28 09:58:27  15347s] #
[05/28 09:58:27  15347s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:27  15347s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:58:27  15347s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:27  15347s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:58:27  15347s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:58:27  15347s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:58:27  15347s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:27  15347s] #
[05/28 09:58:27  15347s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3483.10 (MB), peak = 4457.44 (MB)
[05/28 09:58:27  15347s] #start 17th fixing drc iteration ...
[05/28 09:58:39  15359s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:58:39  15359s] #   number of violations = 128
[05/28 09:58:39  15359s] #
[05/28 09:58:39  15359s] #  By Layer and Type:
[05/28 09:58:39  15359s] #
[05/28 09:58:39  15359s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:39  15359s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:58:39  15359s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:39  15359s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:58:39  15359s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:58:39  15359s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:58:39  15359s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:39  15359s] #
[05/28 09:58:39  15359s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3483.36 (MB), peak = 4457.44 (MB)
[05/28 09:58:39  15359s] #start 18th fixing drc iteration ...
[05/28 09:58:53  15373s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:58:53  15373s] #   number of violations = 128
[05/28 09:58:53  15373s] #
[05/28 09:58:53  15373s] #  By Layer and Type:
[05/28 09:58:53  15373s] #
[05/28 09:58:53  15373s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:53  15373s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:58:53  15373s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:53  15373s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:58:53  15373s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:58:53  15373s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:58:53  15373s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:53  15373s] #
[05/28 09:58:54  15373s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3483.50 (MB), peak = 4457.44 (MB)
[05/28 09:58:54  15373s] #start 19th fixing drc iteration ...
[05/28 09:58:57  15377s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:58:57  15377s] #   number of violations = 128
[05/28 09:58:57  15377s] #
[05/28 09:58:57  15377s] #  By Layer and Type:
[05/28 09:58:57  15377s] #
[05/28 09:58:57  15377s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:57  15377s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:58:57  15377s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:57  15377s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:58:57  15377s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:58:57  15377s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:58:57  15377s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:58:57  15377s] #
[05/28 09:58:57  15377s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3482.92 (MB), peak = 4457.44 (MB)
[05/28 09:58:57  15377s] #start 20th fixing drc iteration ...
[05/28 09:59:02  15382s] ### Gcell dirty-map stats: routing = 14.16%
[05/28 09:59:02  15382s] #   number of violations = 128
[05/28 09:59:02  15382s] #
[05/28 09:59:02  15382s] #  By Layer and Type:
[05/28 09:59:02  15382s] #
[05/28 09:59:02  15382s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:59:02  15382s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 09:59:02  15382s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:59:02  15382s] #  M1     |    93|    10|     20|      1|      1|   1|    126|
[05/28 09:59:02  15382s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 09:59:02  15382s] #  Totals |    94|    11|     20|      1|      1|   1|    128|
[05/28 09:59:02  15382s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 09:59:02  15382s] #
[05/28 09:59:02  15382s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3482.63 (MB), peak = 4457.44 (MB)
[05/28 09:59:02  15382s] #Complete Detail Routing.
[05/28 09:59:02  15382s] #Total wire length = 6084 um.
[05/28 09:59:02  15382s] #Total half perimeter of net bounding box = 4695 um.
[05/28 09:59:02  15382s] #Total wire length on LAYER M1 = 116 um.
[05/28 09:59:02  15382s] #Total wire length on LAYER M2 = 1287 um.
[05/28 09:59:02  15382s] #Total wire length on LAYER C1 = 1781 um.
[05/28 09:59:02  15382s] #Total wire length on LAYER C2 = 1834 um.
[05/28 09:59:02  15382s] #Total wire length on LAYER C3 = 1057 um.
[05/28 09:59:02  15382s] #Total wire length on LAYER C4 = 9 um.
[05/28 09:59:02  15382s] #Total wire length on LAYER C5 = 0 um.
[05/28 09:59:02  15382s] #Total wire length on LAYER JA = 0 um.
[05/28 09:59:02  15382s] #Total wire length on LAYER QA = 0 um.
[05/28 09:59:02  15382s] #Total wire length on LAYER QB = 0 um.
[05/28 09:59:02  15382s] #Total wire length on LAYER LB = 0 um.
[05/28 09:59:02  15382s] #Total number of vias = 9679
[05/28 09:59:02  15382s] #Total number of multi-cut vias = 6720 ( 69.4%)
[05/28 09:59:02  15382s] #Total number of single cut vias = 2959 ( 30.6%)
[05/28 09:59:02  15382s] #Up-Via Summary (total 9679):
[05/28 09:59:02  15382s] #                   single-cut          multi-cut      Total
[05/28 09:59:02  15382s] #-----------------------------------------------------------
[05/28 09:59:02  15382s] # M1               879 ( 59.0%)       611 ( 41.0%)       1490
[05/28 09:59:02  15382s] # M2              1314 ( 32.3%)      2760 ( 67.7%)       4074
[05/28 09:59:02  15382s] # C1               612 ( 21.7%)      2210 ( 78.3%)       2822
[05/28 09:59:02  15382s] # C2               146 ( 11.4%)      1134 ( 88.6%)       1280
[05/28 09:59:02  15382s] # C3                 8 ( 61.5%)         5 ( 38.5%)         13
[05/28 09:59:02  15382s] #-----------------------------------------------------------
[05/28 09:59:02  15382s] #                 2959 ( 30.6%)      6720 ( 69.4%)       9679 
[05/28 09:59:02  15382s] #
[05/28 09:59:02  15382s] #Total number of DRC violations = 128
[05/28 09:59:02  15382s] ### Time Record (Detail Routing) is uninstalled.
[05/28 09:59:02  15382s] #Cpu time = 00:02:44
[05/28 09:59:02  15382s] #Elapsed time = 00:02:44
[05/28 09:59:02  15382s] #Increased memory = 9.24 (MB)
[05/28 09:59:02  15382s] #Total memory = 3478.79 (MB)
[05/28 09:59:02  15382s] #Peak memory = 4457.44 (MB)
[05/28 09:59:02  15382s] ### detail_route design signature (1045): route=512275821 flt_obj=0 vio=80775943 shield_wire=1
[05/28 09:59:02  15382s] ### Time Record (DB Export) is installed.
[05/28 09:59:02  15382s] ### export design design signature (1046): route=512275821 fixed_route=2147340251 flt_obj=0 vio=80775943 swire=282492057 shield_wire=1 net_attr=1927502493 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 09:59:02  15382s] ### Time Record (DB Export) is uninstalled.
[05/28 09:59:02  15382s] ### Time Record (Post Callback) is installed.
[05/28 09:59:02  15382s] ### Time Record (Post Callback) is uninstalled.
[05/28 09:59:02  15382s] #
[05/28 09:59:02  15382s] #detailRoute statistics:
[05/28 09:59:02  15382s] #Cpu time = 00:02:45
[05/28 09:59:02  15382s] #Elapsed time = 00:02:44
[05/28 09:59:02  15382s] #Increased memory = 0.47 (MB)
[05/28 09:59:02  15382s] #Total memory = 3472.09 (MB)
[05/28 09:59:02  15382s] #Peak memory = 4457.44 (MB)
[05/28 09:59:02  15382s] #Number of warnings = 34
[05/28 09:59:02  15382s] #Total number of warnings = 777
[05/28 09:59:02  15382s] #Number of fails = 0
[05/28 09:59:02  15382s] #Total number of fails = 0
[05/28 09:59:02  15382s] #Complete detailRoute on Wed May 28 09:59:02 2025
[05/28 09:59:02  15382s] #
[05/28 09:59:02  15382s] ### import design signature (1047): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 09:59:02  15382s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:59:02  15382s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:59:02  15382s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:59:02  15382s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 09:59:02  15382s] ### Time Record (detailRoute) is uninstalled.
[05/28 09:59:02  15382s] #% End detailRoute (date=05/28 09:59:02, total cpu=0:02:45, real=0:02:44, peak res=3722.3M, current mem=3468.9M)
[05/28 09:59:02  15382s] ### Time Record (ecoRoute) is uninstalled.
[05/28 09:59:02  15382s] #
[05/28 09:59:02  15382s] #  Scalability Statistics
[05/28 09:59:02  15382s] #
[05/28 09:59:02  15382s] #-------------------------+---------+-------------+------------+
[05/28 09:59:02  15382s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 09:59:02  15382s] #-------------------------+---------+-------------+------------+
[05/28 09:59:02  15382s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 09:59:02  15382s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 09:59:02  15382s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 09:59:02  15382s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 09:59:02  15382s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 09:59:02  15382s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 09:59:02  15382s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 09:59:02  15382s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/28 09:59:02  15382s] #  Detail Routing         | 00:02:43|     00:02:42|         1.0|
[05/28 09:59:02  15382s] #  Entire Command         | 00:02:45|     00:02:44|         1.0|
[05/28 09:59:02  15382s] #-------------------------+---------+-------------+------------+
[05/28 09:59:02  15382s] #
[05/28 10:01:28  15411s] <CMD> verify_drc
[05/28 10:01:28  15411s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 10:01:28  15411s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 10:01:28  15411s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 10:01:28  15411s]  *** Starting Verify DRC (MEM: 4563.3) ***
[05/28 10:01:28  15411s] 
[05/28 10:01:28  15411s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:28  15411s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:28  15411s]   VERIFY DRC ...... Starting Verification
[05/28 10:01:28  15411s]   VERIFY DRC ...... Initializing
[05/28 10:01:28  15411s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 10:01:28  15411s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 10:01:28  15411s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 10:01:28  15411s]   VERIFY DRC ...... Using new threading
[05/28 10:01:28  15411s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 10:01:29  15411s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 10:01:29  15411s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 10:01:29  15411s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 10:01:29  15411s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 10:01:29  15411s]   VERIFY DRC ...... Sub-Area : 3 complete 21 Viols.
[05/28 10:01:29  15411s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 10:01:29  15412s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 10:01:29  15412s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 10:01:29  15412s]   VERIFY DRC ...... Using new threading
[05/28 10:01:29  15412s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 10:01:29  15412s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 10:01:29  15412s] 
[05/28 10:01:29  15412s]   Verification Complete : 47 Viols.
[05/28 10:01:29  15412s] 
[05/28 10:01:29  15412s]  Violation Summary By Layer and Type:
[05/28 10:01:29  15412s] 
[05/28 10:01:29  15412s] 	          Short    Color   EOLCol   MinStp   CutSpc   CShort      Enc   Totals
[05/28 10:01:29  15412s] 	M1           22        8        9        3        0        0        0       42
[05/28 10:01:29  15412s] 	V1            0        0        0        0        1        1        1        3
[05/28 10:01:29  15412s] 	M2            1        1        0        0        0        0        0        2
[05/28 10:01:29  15412s] 	Totals       23        9        9        3        1        1        1       47
[05/28 10:01:29  15412s] 
[05/28 10:01:29  15412s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 10:01:29  15412s] 
[05/28 10:01:29  15412s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:01:31  15412s] <CMD> ecoRoute -fix_drc
[05/28 10:01:31  15412s] ### Time Record (ecoRoute) is installed.
[05/28 10:01:31  15412s] **INFO: User settings:
[05/28 10:01:31  15412s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 10:01:31  15412s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 10:01:31  15412s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 10:01:31  15412s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 10:01:31  15412s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 10:01:31  15412s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 10:01:31  15412s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 10:01:31  15412s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 10:01:31  15412s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 10:01:31  15412s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 10:01:31  15412s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 10:01:31  15412s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 10:01:31  15412s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 10:01:31  15412s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 10:01:31  15412s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 10:01:31  15412s] setNanoRouteMode -route_si_effort                                                         high
[05/28 10:01:31  15412s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 10:01:31  15412s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 10:01:31  15412s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 10:01:31  15412s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 10:01:31  15412s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 10:01:31  15412s] setDesignMode -process                                                                    22
[05/28 10:01:31  15412s] 
[05/28 10:01:31  15412s] #% Begin detailRoute (date=05/28 10:01:31, mem=3471.4M)
[05/28 10:01:31  15412s] 
[05/28 10:01:31  15412s] detailRoute -fix_drc
[05/28 10:01:31  15412s] 
[05/28 10:01:31  15412s] #Start detailRoute on Wed May 28 10:01:31 2025
[05/28 10:01:31  15412s] #
[05/28 10:01:31  15412s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 10:01:31  15412s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 10:01:31  15412s] ### Time Record (detailRoute) is installed.
[05/28 10:01:31  15412s] ### Time Record (Pre Callback) is installed.
[05/28 10:01:31  15412s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 10:01:31  15412s] ### Time Record (Pre Callback) is uninstalled.
[05/28 10:01:31  15412s] ### Time Record (DB Import) is installed.
[05/28 10:01:31  15412s] ### Time Record (Timing Data Generation) is installed.
[05/28 10:01:31  15412s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 10:01:31  15412s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 10:01:31  15412s] eee: pegSigSF=1.070000
[05/28 10:01:31  15412s] Initializing multi-corner resistance tables ...
[05/28 10:01:31  15412s] eee: Grid unit RC data computation started
[05/28 10:01:31  15412s] eee: Grid unit RC data computation completed
[05/28 10:01:31  15412s] eee: l=1 avDens=0.006726 usedTrk=52.915185 availTrk=7867.241379 sigTrk=52.915185
[05/28 10:01:31  15412s] eee: l=2 avDens=0.042163 usedTrk=250.447963 availTrk=5940.000000 sigTrk=250.447963
[05/28 10:01:31  15412s] eee: l=3 avDens=0.105698 usedTrk=329.778889 availTrk=3120.000000 sigTrk=329.778889
[05/28 10:01:31  15412s] eee: l=4 avDens=0.108865 usedTrk=339.657780 availTrk=3120.000000 sigTrk=339.657780
[05/28 10:01:31  15412s] eee: l=5 avDens=0.066561 usedTrk=195.690371 availTrk=2940.000000 sigTrk=195.690371
[05/28 10:01:31  15412s] eee: l=6 avDens=0.004398 usedTrk=1.583333 availTrk=360.000000 sigTrk=1.583333
[05/28 10:01:31  15412s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 10:01:31  15412s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 10:01:31  15412s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 10:01:31  15412s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 10:01:31  15412s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 10:01:31  15412s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 10:01:31  15412s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.236279 uaWl=1.000000 uaWlH=0.460200 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 10:01:31  15412s] eee: NetCapCache creation started. (Current Mem: 4575.336M) 
[05/28 10:01:31  15412s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4575.336M) 
[05/28 10:01:31  15412s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 10:01:31  15412s] eee: Metal Layers Info:
[05/28 10:01:31  15412s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 10:01:31  15412s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 10:01:31  15412s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 10:01:31  15412s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 10:01:31  15412s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 10:01:31  15412s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 10:01:31  15412s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 10:01:31  15412s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 10:01:31  15412s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 10:01:31  15412s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 10:01:31  15412s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 10:01:31  15412s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 10:01:31  15412s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 10:01:31  15412s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 10:01:31  15412s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 10:01:31  15412s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:01:31  15412s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 10:01:31  15412s] #To increase the message display limit, refer to the product command reference manual.
[05/28 10:01:31  15412s] ### Net info: total nets: 1152
[05/28 10:01:31  15412s] ### Net info: dirty nets: 0
[05/28 10:01:31  15412s] ### Net info: marked as disconnected nets: 0
[05/28 10:01:31  15412s] ### Net info: fully routed nets: 1150
[05/28 10:01:31  15412s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 10:01:31  15412s] ### Net info: unrouted nets: 0
[05/28 10:01:31  15412s] ### Net info: re-extraction nets: 0
[05/28 10:01:31  15412s] ### Net info: ignored nets: 0
[05/28 10:01:31  15412s] ### Net info: skip routing nets: 0
[05/28 10:01:31  15412s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:31  15412s] ### import design signature (1048): route=114942222 fixed_route=2147340251 flt_obj=0 vio=1578273087 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 10:01:31  15412s] ### Time Record (DB Import) is uninstalled.
[05/28 10:01:31  15412s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 10:01:31  15412s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:31  15412s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 10:01:31  15412s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:31  15412s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:31  15412s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:31  15412s] ### Time Record (Data Preparation) is installed.
[05/28 10:01:31  15412s] #Start routing data preparation on Wed May 28 10:01:31 2025
[05/28 10:01:31  15412s] #
[05/28 10:01:31  15412s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:31  15412s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:31  15412s] ### Time Record (Cell Pin Access) is installed.
[05/28 10:01:31  15412s] #Initial pin access analysis.
[05/28 10:01:31  15412s] #Detail pin access analysis.
[05/28 10:01:31  15412s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 10:01:31  15412s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 10:01:31  15412s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 10:01:31  15412s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 10:01:31  15412s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 10:01:31  15412s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 10:01:31  15412s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 10:01:31  15412s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 10:01:31  15412s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 10:01:31  15412s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 10:01:31  15412s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 10:01:31  15412s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 10:01:31  15412s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 10:01:31  15412s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 10:01:31  15412s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 10:01:31  15412s] #pin_access_rlayer=3(C1)
[05/28 10:01:31  15412s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 10:01:31  15412s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 10:01:31  15412s] #enable_dpt_layer_shield=F
[05/28 10:01:31  15412s] #has_line_end_grid=F
[05/28 10:01:31  15412s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 10:01:31  15412s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3473.01 (MB), peak = 4457.44 (MB)
[05/28 10:01:31  15413s] #Regenerating Ggrids automatically.
[05/28 10:01:31  15413s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 10:01:31  15413s] #Using automatically generated G-grids.
[05/28 10:01:33  15414s] #Done routing data preparation.
[05/28 10:01:33  15414s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3477.57 (MB), peak = 4457.44 (MB)
[05/28 10:01:33  15414s] ### Time Record (Data Preparation) is uninstalled.
[05/28 10:01:33  15414s] ### Time Record (Detail Routing) is installed.
[05/28 10:01:33  15414s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:33  15414s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:33  15414s] ### Time Record (Data Preparation) is installed.
[05/28 10:01:33  15414s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:01:33  15414s] ### Time Record (Data Preparation) is uninstalled.
[05/28 10:01:33  15414s] #Start instance access analysis using 1 thread...
[05/28 10:01:33  15414s] #Set layer M1 to be advanced pin access layer.
[05/28 10:01:33  15414s] ### Time Record (Instance Pin Access) is installed.
[05/28 10:01:33  15414s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 10:01:33  15414s] #30 instance pins are hard to access
[05/28 10:01:33  15414s] #Instance access analysis statistics:
[05/28 10:01:33  15414s] #Cpu time = 00:00:00
[05/28 10:01:33  15414s] #Elapsed time = 00:00:00
[05/28 10:01:33  15414s] #Increased memory = 0.20 (MB)
[05/28 10:01:33  15414s] #Total memory = 3477.77 (MB)
[05/28 10:01:33  15414s] #Peak memory = 4457.44 (MB)
[05/28 10:01:33  15414s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 10:01:33  15414s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 10:01:33  15414s] #
[05/28 10:01:33  15414s] #Start Detail Routing..
[05/28 10:01:33  15414s] #start initial detail routing ...
[05/28 10:01:33  15414s] ### Design has 0 dirty nets, has valid drcs
[05/28 10:01:33  15414s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 10:01:33  15414s] #   number of violations = 175
[05/28 10:01:33  15414s] #
[05/28 10:01:33  15414s] #  By Layer and Type:
[05/28 10:01:33  15414s] #
[05/28 10:01:33  15414s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 10:01:33  15414s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:01:33  15414s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 10:01:33  15414s] #  M1     |   115|      3|    18|     29|      2|      2|   2|    171|
[05/28 10:01:33  15414s] #  M2     |     2|      0|     2|      0|      0|      0|   0|      4|
[05/28 10:01:33  15414s] #  Totals |   117|      3|    20|     29|      2|      2|   2|    175|
[05/28 10:01:33  15414s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 10:01:33  15414s] #
[05/28 10:01:33  15414s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3479.92 (MB), peak = 4457.44 (MB)
[05/28 10:01:33  15414s] #start 1st fixing drc iteration ...
[05/28 10:01:36  15418s] ### Gcell dirty-map stats: routing = 2.64%
[05/28 10:01:36  15418s] #   number of violations = 156
[05/28 10:01:36  15418s] #
[05/28 10:01:36  15418s] #  By Layer and Type:
[05/28 10:01:36  15418s] #
[05/28 10:01:36  15418s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:36  15418s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:01:36  15418s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:36  15418s] #  M1     |   110|    13|     24|      2|      2|   1|    152|
[05/28 10:01:36  15418s] #  M2     |     2|     2|      0|      0|      0|   0|      4|
[05/28 10:01:36  15418s] #  Totals |   112|    15|     24|      2|      2|   1|    156|
[05/28 10:01:36  15418s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:36  15418s] #
[05/28 10:01:36  15418s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3480.71 (MB), peak = 4457.44 (MB)
[05/28 10:01:36  15418s] #start 2nd fixing drc iteration ...
[05/28 10:01:42  15423s] ### Gcell dirty-map stats: routing = 3.96%
[05/28 10:01:42  15423s] #   number of violations = 151
[05/28 10:01:42  15423s] #
[05/28 10:01:42  15423s] #  By Layer and Type:
[05/28 10:01:42  15423s] #
[05/28 10:01:42  15423s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:42  15423s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:01:42  15423s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:42  15423s] #  M1     |   109|    12|     23|      2|      1|   1|    148|
[05/28 10:01:42  15423s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 10:01:42  15423s] #  Totals |   110|    14|     23|      2|      1|   1|    151|
[05/28 10:01:42  15423s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:42  15423s] #
[05/28 10:01:42  15423s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3481.73 (MB), peak = 4457.44 (MB)
[05/28 10:01:42  15423s] #start 3rd fixing drc iteration ...
[05/28 10:01:48  15430s] ### Gcell dirty-map stats: routing = 5.08%
[05/28 10:01:48  15430s] #   number of violations = 151
[05/28 10:01:48  15430s] #
[05/28 10:01:48  15430s] #  By Layer and Type:
[05/28 10:01:48  15430s] #
[05/28 10:01:48  15430s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:48  15430s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:01:48  15430s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:48  15430s] #  M1     |   109|    12|     23|      2|      1|   1|    148|
[05/28 10:01:48  15430s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 10:01:48  15430s] #  Totals |   110|    14|     23|      2|      1|   1|    151|
[05/28 10:01:48  15430s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:48  15430s] #
[05/28 10:01:48  15430s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3482.28 (MB), peak = 4457.44 (MB)
[05/28 10:01:48  15430s] #start 4th fixing drc iteration ...
[05/28 10:01:57  15439s] ### Gcell dirty-map stats: routing = 9.92%
[05/28 10:01:57  15439s] #   number of violations = 144
[05/28 10:01:57  15439s] #
[05/28 10:01:57  15439s] #  By Layer and Type:
[05/28 10:01:57  15439s] #
[05/28 10:01:57  15439s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:57  15439s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:01:57  15439s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:57  15439s] #  M1     |   104|    11|     22|      2|      1|   1|    141|
[05/28 10:01:57  15439s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 10:01:57  15439s] #  Totals |   105|    13|     22|      2|      1|   1|    144|
[05/28 10:01:57  15439s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:01:57  15439s] #
[05/28 10:01:57  15439s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3482.12 (MB), peak = 4457.44 (MB)
[05/28 10:01:57  15439s] #start 5th fixing drc iteration ...
[05/28 10:02:09  15451s] ### Gcell dirty-map stats: routing = 12.32%
[05/28 10:02:09  15451s] #   number of violations = 143
[05/28 10:02:09  15451s] #
[05/28 10:02:09  15451s] #  By Layer and Type:
[05/28 10:02:09  15451s] #
[05/28 10:02:09  15451s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:09  15451s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:02:09  15451s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:09  15451s] #  M1     |   104|    11|     22|      1|      1|   1|    140|
[05/28 10:02:09  15451s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 10:02:09  15451s] #  Totals |   105|    13|     22|      1|      1|   1|    143|
[05/28 10:02:09  15451s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:09  15451s] #
[05/28 10:02:09  15451s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3482.78 (MB), peak = 4457.44 (MB)
[05/28 10:02:09  15451s] #start 6th fixing drc iteration ...
[05/28 10:02:24  15466s] ### Gcell dirty-map stats: routing = 12.76%
[05/28 10:02:24  15466s] #   number of violations = 143
[05/28 10:02:24  15466s] #
[05/28 10:02:24  15466s] #  By Layer and Type:
[05/28 10:02:24  15466s] #
[05/28 10:02:24  15466s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:24  15466s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:02:24  15466s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:24  15466s] #  M1     |   104|    11|     22|      1|      1|   1|    140|
[05/28 10:02:24  15466s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 10:02:24  15466s] #  Totals |   105|    13|     22|      1|      1|   1|    143|
[05/28 10:02:24  15466s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:24  15466s] #
[05/28 10:02:24  15466s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3483.18 (MB), peak = 4457.44 (MB)
[05/28 10:02:24  15466s] #start 7th fixing drc iteration ...
[05/28 10:02:28  15470s] ### Gcell dirty-map stats: routing = 12.76%
[05/28 10:02:28  15470s] #   number of violations = 142
[05/28 10:02:28  15470s] #
[05/28 10:02:28  15470s] #  By Layer and Type:
[05/28 10:02:28  15470s] #
[05/28 10:02:28  15470s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:28  15470s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:02:28  15470s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:28  15470s] #  M1     |      1|   103|    11|     22|      1|      1|   1|    140|
[05/28 10:02:28  15470s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 10:02:28  15470s] #  Totals |      1|   104|    12|     22|      1|      1|   1|    142|
[05/28 10:02:28  15470s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:28  15470s] #
[05/28 10:02:28  15470s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3482.61 (MB), peak = 4457.44 (MB)
[05/28 10:02:28  15470s] #start 8th fixing drc iteration ...
[05/28 10:02:34  15475s] ### Gcell dirty-map stats: routing = 13.40%
[05/28 10:02:34  15475s] #   number of violations = 140
[05/28 10:02:34  15475s] #
[05/28 10:02:34  15475s] #  By Layer and Type:
[05/28 10:02:34  15475s] #
[05/28 10:02:34  15475s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:34  15475s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:02:34  15475s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:34  15475s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:02:34  15475s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:02:34  15475s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:02:34  15475s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:34  15475s] #
[05/28 10:02:34  15475s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3482.49 (MB), peak = 4457.44 (MB)
[05/28 10:02:34  15475s] #start 9th fixing drc iteration ...
[05/28 10:02:41  15482s] ### Gcell dirty-map stats: routing = 13.40%
[05/28 10:02:41  15482s] #   number of violations = 140
[05/28 10:02:41  15482s] #
[05/28 10:02:41  15482s] #  By Layer and Type:
[05/28 10:02:41  15482s] #
[05/28 10:02:41  15482s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:41  15482s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:02:41  15482s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:41  15482s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:02:41  15482s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:02:41  15482s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:02:41  15482s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:41  15482s] #
[05/28 10:02:41  15482s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3482.86 (MB), peak = 4457.44 (MB)
[05/28 10:02:41  15482s] #start 10th fixing drc iteration ...
[05/28 10:02:50  15491s] ### Gcell dirty-map stats: routing = 13.48%
[05/28 10:02:50  15491s] #   number of violations = 140
[05/28 10:02:50  15491s] #
[05/28 10:02:50  15491s] #  By Layer and Type:
[05/28 10:02:50  15491s] #
[05/28 10:02:50  15491s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:50  15491s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:02:50  15491s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:50  15491s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:02:50  15491s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:02:50  15491s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:02:50  15491s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:02:50  15491s] #
[05/28 10:02:50  15491s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3482.89 (MB), peak = 4457.44 (MB)
[05/28 10:02:50  15491s] #start 11th fixing drc iteration ...
[05/28 10:03:02  15504s] ### Gcell dirty-map stats: routing = 13.48%
[05/28 10:03:02  15504s] #   number of violations = 140
[05/28 10:03:02  15504s] #
[05/28 10:03:02  15504s] #  By Layer and Type:
[05/28 10:03:02  15504s] #
[05/28 10:03:02  15504s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:02  15504s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:03:02  15504s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:02  15504s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:03:02  15504s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:03:02  15504s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:03:02  15504s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:02  15504s] #
[05/28 10:03:02  15504s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3483.11 (MB), peak = 4457.44 (MB)
[05/28 10:03:02  15504s] #start 12th fixing drc iteration ...
[05/28 10:03:17  15518s] ### Gcell dirty-map stats: routing = 13.84%
[05/28 10:03:17  15518s] #   number of violations = 140
[05/28 10:03:17  15518s] #
[05/28 10:03:17  15518s] #  By Layer and Type:
[05/28 10:03:17  15518s] #
[05/28 10:03:17  15518s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:17  15518s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:03:17  15518s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:17  15518s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:03:17  15518s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:03:17  15518s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:03:17  15518s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:17  15518s] #
[05/28 10:03:17  15518s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3483.14 (MB), peak = 4457.44 (MB)
[05/28 10:03:17  15518s] #start 13th fixing drc iteration ...
[05/28 10:03:20  15522s] ### Gcell dirty-map stats: routing = 13.84%
[05/28 10:03:20  15522s] #   number of violations = 140
[05/28 10:03:20  15522s] #
[05/28 10:03:20  15522s] #  By Layer and Type:
[05/28 10:03:20  15522s] #
[05/28 10:03:20  15522s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:20  15522s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:03:20  15522s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:20  15522s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:03:20  15522s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:03:20  15522s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:03:20  15522s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:20  15522s] #
[05/28 10:03:20  15522s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3482.60 (MB), peak = 4457.44 (MB)
[05/28 10:03:20  15522s] #start 14th fixing drc iteration ...
[05/28 10:03:26  15527s] ### Gcell dirty-map stats: routing = 13.84%
[05/28 10:03:26  15527s] #   number of violations = 140
[05/28 10:03:26  15527s] #
[05/28 10:03:26  15527s] #  By Layer and Type:
[05/28 10:03:26  15527s] #
[05/28 10:03:26  15527s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:26  15527s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:03:26  15527s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:26  15527s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:03:26  15527s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:03:26  15527s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:03:26  15527s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:26  15527s] #
[05/28 10:03:26  15527s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3482.53 (MB), peak = 4457.44 (MB)
[05/28 10:03:26  15527s] #start 15th fixing drc iteration ...
[05/28 10:03:32  15534s] ### Gcell dirty-map stats: routing = 13.84%
[05/28 10:03:32  15534s] #   number of violations = 140
[05/28 10:03:32  15534s] #
[05/28 10:03:32  15534s] #  By Layer and Type:
[05/28 10:03:32  15534s] #
[05/28 10:03:32  15534s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:32  15534s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:03:32  15534s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:32  15534s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:03:32  15534s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:03:32  15534s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:03:32  15534s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:32  15534s] #
[05/28 10:03:32  15534s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3482.84 (MB), peak = 4457.44 (MB)
[05/28 10:03:32  15534s] #start 16th fixing drc iteration ...
[05/28 10:03:42  15544s] ### Gcell dirty-map stats: routing = 13.84%
[05/28 10:03:42  15544s] #   number of violations = 140
[05/28 10:03:42  15544s] #
[05/28 10:03:42  15544s] #  By Layer and Type:
[05/28 10:03:42  15544s] #
[05/28 10:03:42  15544s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:42  15544s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:03:42  15544s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:42  15544s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:03:42  15544s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:03:42  15544s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:03:42  15544s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:42  15544s] #
[05/28 10:03:42  15544s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3482.88 (MB), peak = 4457.44 (MB)
[05/28 10:03:42  15544s] #start 17th fixing drc iteration ...
[05/28 10:03:54  15556s] ### Gcell dirty-map stats: routing = 13.84%
[05/28 10:03:54  15556s] #   number of violations = 140
[05/28 10:03:54  15556s] #
[05/28 10:03:54  15556s] #  By Layer and Type:
[05/28 10:03:54  15556s] #
[05/28 10:03:54  15556s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:54  15556s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:03:54  15556s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:54  15556s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:03:54  15556s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:03:54  15556s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:03:54  15556s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:03:54  15556s] #
[05/28 10:03:54  15556s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3483.97 (MB), peak = 4457.44 (MB)
[05/28 10:03:54  15556s] #start 18th fixing drc iteration ...
[05/28 10:04:09  15571s] ### Gcell dirty-map stats: routing = 13.84%
[05/28 10:04:09  15571s] #   number of violations = 140
[05/28 10:04:09  15571s] #
[05/28 10:04:09  15571s] #  By Layer and Type:
[05/28 10:04:09  15571s] #
[05/28 10:04:09  15571s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:04:09  15571s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:04:09  15571s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:04:09  15571s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:04:09  15571s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:04:09  15571s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:04:09  15571s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:04:09  15571s] #
[05/28 10:04:09  15571s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3484.18 (MB), peak = 4457.44 (MB)
[05/28 10:04:09  15571s] #start 19th fixing drc iteration ...
[05/28 10:04:13  15574s] ### Gcell dirty-map stats: routing = 13.84%
[05/28 10:04:13  15574s] #   number of violations = 140
[05/28 10:04:13  15574s] #
[05/28 10:04:13  15574s] #  By Layer and Type:
[05/28 10:04:13  15574s] #
[05/28 10:04:13  15574s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:04:13  15574s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:04:13  15574s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:04:13  15574s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:04:13  15574s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:04:13  15574s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:04:13  15574s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:04:13  15574s] #
[05/28 10:04:13  15574s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3483.59 (MB), peak = 4457.44 (MB)
[05/28 10:04:13  15574s] #start 20th fixing drc iteration ...
[05/28 10:04:17  15579s] ### Gcell dirty-map stats: routing = 13.84%
[05/28 10:04:17  15579s] #   number of violations = 140
[05/28 10:04:17  15579s] #
[05/28 10:04:17  15579s] #  By Layer and Type:
[05/28 10:04:17  15579s] #
[05/28 10:04:17  15579s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:04:17  15579s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:04:17  15579s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:04:17  15579s] #  M1     |   102|    11|     22|      1|      1|   1|    138|
[05/28 10:04:17  15579s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:04:17  15579s] #  Totals |   103|    12|     22|      1|      1|   1|    140|
[05/28 10:04:17  15579s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:04:17  15579s] #
[05/28 10:04:17  15579s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3483.49 (MB), peak = 4457.44 (MB)
[05/28 10:04:17  15579s] #Complete Detail Routing.
[05/28 10:04:17  15579s] #Total wire length = 6083 um.
[05/28 10:04:17  15579s] #Total half perimeter of net bounding box = 4695 um.
[05/28 10:04:17  15579s] #Total wire length on LAYER M1 = 116 um.
[05/28 10:04:17  15579s] #Total wire length on LAYER M2 = 1286 um.
[05/28 10:04:17  15579s] #Total wire length on LAYER C1 = 1779 um.
[05/28 10:04:17  15579s] #Total wire length on LAYER C2 = 1835 um.
[05/28 10:04:17  15579s] #Total wire length on LAYER C3 = 1059 um.
[05/28 10:04:17  15579s] #Total wire length on LAYER C4 = 9 um.
[05/28 10:04:17  15579s] #Total wire length on LAYER C5 = 0 um.
[05/28 10:04:17  15579s] #Total wire length on LAYER JA = 0 um.
[05/28 10:04:17  15579s] #Total wire length on LAYER QA = 0 um.
[05/28 10:04:17  15579s] #Total wire length on LAYER QB = 0 um.
[05/28 10:04:17  15579s] #Total wire length on LAYER LB = 0 um.
[05/28 10:04:17  15579s] #Total number of vias = 9687
[05/28 10:04:17  15579s] #Total number of multi-cut vias = 6714 ( 69.3%)
[05/28 10:04:17  15579s] #Total number of single cut vias = 2973 ( 30.7%)
[05/28 10:04:17  15579s] #Up-Via Summary (total 9687):
[05/28 10:04:17  15579s] #                   single-cut          multi-cut      Total
[05/28 10:04:17  15579s] #-----------------------------------------------------------
[05/28 10:04:17  15579s] # M1               878 ( 58.9%)       612 ( 41.1%)       1490
[05/28 10:04:17  15579s] # M2              1317 ( 32.3%)      2757 ( 67.7%)       4074
[05/28 10:04:17  15579s] # C1               616 ( 21.8%)      2208 ( 78.2%)       2824
[05/28 10:04:17  15579s] # C2               152 ( 11.8%)      1132 ( 88.2%)       1284
[05/28 10:04:17  15579s] # C3                10 ( 66.7%)         5 ( 33.3%)         15
[05/28 10:04:17  15579s] #-----------------------------------------------------------
[05/28 10:04:17  15579s] #                 2973 ( 30.7%)      6714 ( 69.3%)       9687 
[05/28 10:04:17  15579s] #
[05/28 10:04:17  15579s] #Total number of DRC violations = 140
[05/28 10:04:18  15579s] ### Time Record (Detail Routing) is uninstalled.
[05/28 10:04:18  15579s] #Cpu time = 00:02:47
[05/28 10:04:18  15579s] #Elapsed time = 00:02:46
[05/28 10:04:18  15579s] #Increased memory = 10.88 (MB)
[05/28 10:04:18  15579s] #Total memory = 3479.64 (MB)
[05/28 10:04:18  15579s] #Peak memory = 4457.44 (MB)
[05/28 10:04:18  15579s] ### detail_route design signature (1093): route=593949095 flt_obj=0 vio=590935809 shield_wire=1
[05/28 10:04:18  15579s] ### Time Record (DB Export) is installed.
[05/28 10:04:18  15579s] ### export design design signature (1094): route=593949095 fixed_route=2147340251 flt_obj=0 vio=590935809 swire=282492057 shield_wire=1 net_attr=1701983359 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 10:04:18  15579s] ### Time Record (DB Export) is uninstalled.
[05/28 10:04:18  15579s] ### Time Record (Post Callback) is installed.
[05/28 10:04:18  15579s] ### Time Record (Post Callback) is uninstalled.
[05/28 10:04:18  15579s] #
[05/28 10:04:18  15579s] #detailRoute statistics:
[05/28 10:04:18  15579s] #Cpu time = 00:02:47
[05/28 10:04:18  15579s] #Elapsed time = 00:02:47
[05/28 10:04:18  15579s] #Increased memory = 1.47 (MB)
[05/28 10:04:18  15579s] #Total memory = 3472.92 (MB)
[05/28 10:04:18  15579s] #Peak memory = 4457.44 (MB)
[05/28 10:04:18  15579s] #Number of warnings = 34
[05/28 10:04:18  15579s] #Total number of warnings = 818
[05/28 10:04:18  15579s] #Number of fails = 0
[05/28 10:04:18  15579s] #Total number of fails = 0
[05/28 10:04:18  15579s] #Complete detailRoute on Wed May 28 10:04:18 2025
[05/28 10:04:18  15579s] #
[05/28 10:04:18  15579s] ### import design signature (1095): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 10:04:18  15579s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:04:18  15579s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:04:18  15579s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:04:18  15579s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:04:18  15579s] ### Time Record (detailRoute) is uninstalled.
[05/28 10:04:18  15580s] #% End detailRoute (date=05/28 10:04:18, total cpu=0:02:47, real=0:02:47, peak res=3749.5M, current mem=3472.1M)
[05/28 10:04:18  15580s] ### Time Record (ecoRoute) is uninstalled.
[05/28 10:04:18  15580s] #
[05/28 10:04:18  15580s] #  Scalability Statistics
[05/28 10:04:18  15580s] #
[05/28 10:04:18  15580s] #-------------------------+---------+-------------+------------+
[05/28 10:04:18  15580s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 10:04:18  15580s] #-------------------------+---------+-------------+------------+
[05/28 10:04:18  15580s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 10:04:18  15580s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 10:04:18  15580s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 10:04:18  15580s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 10:04:18  15580s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 10:04:18  15580s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 10:04:18  15580s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 10:04:18  15580s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/28 10:04:18  15580s] #  Detail Routing         | 00:02:45|     00:02:45|         1.0|
[05/28 10:04:18  15580s] #  Entire Command         | 00:02:47|     00:02:47|         1.0|
[05/28 10:04:18  15580s] #-------------------------+---------+-------------+------------+
[05/28 10:04:18  15580s] #
[05/28 10:05:17  15592s] <CMD> verify_drc
[05/28 10:05:17  15592s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 10:05:17  15592s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 10:05:17  15592s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 10:05:17  15592s]  *** Starting Verify DRC (MEM: 4569.9) ***
[05/28 10:05:17  15592s] 
[05/28 10:05:17  15592s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:17  15592s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:17  15592s]   VERIFY DRC ...... Starting Verification
[05/28 10:05:17  15592s]   VERIFY DRC ...... Initializing
[05/28 10:05:17  15592s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 10:05:17  15592s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 10:05:17  15592s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 10:05:17  15592s]   VERIFY DRC ...... Using new threading
[05/28 10:05:17  15592s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 10:05:17  15592s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 10:05:17  15592s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 10:05:18  15592s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 10:05:18  15592s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 10:05:18  15593s]   VERIFY DRC ...... Sub-Area : 3 complete 21 Viols.
[05/28 10:05:18  15593s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 10:05:18  15593s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 10:05:18  15593s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 10:05:18  15593s]   VERIFY DRC ...... Using new threading
[05/28 10:05:18  15593s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 10:05:18  15593s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 10:05:18  15593s] 
[05/28 10:05:18  15593s]   Verification Complete : 47 Viols.
[05/28 10:05:18  15593s] 
[05/28 10:05:18  15593s]  Violation Summary By Layer and Type:
[05/28 10:05:18  15593s] 
[05/28 10:05:18  15593s] 	          Short    Color   EOLCol   MinStp   CutSpc   CShort      Enc   Totals
[05/28 10:05:18  15593s] 	M1           22        8        9        3        0        0        0       42
[05/28 10:05:18  15593s] 	V1            0        0        0        0        1        1        1        3
[05/28 10:05:18  15593s] 	M2            1        1        0        0        0        0        0        2
[05/28 10:05:18  15593s] 	Totals       23        9        9        3        1        1        1       47
[05/28 10:05:18  15593s] 
[05/28 10:05:18  15593s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 10:05:18  15593s] 
[05/28 10:05:18  15593s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:05:20  15593s] <CMD> ecoRoute -fix_drc
[05/28 10:05:20  15593s] ### Time Record (ecoRoute) is installed.
[05/28 10:05:20  15593s] **INFO: User settings:
[05/28 10:05:20  15593s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 10:05:20  15593s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 10:05:20  15593s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 10:05:20  15593s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 10:05:20  15593s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 10:05:20  15593s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 10:05:20  15593s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 10:05:20  15593s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 10:05:20  15593s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 10:05:20  15593s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 10:05:20  15593s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 10:05:20  15593s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 10:05:20  15593s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 10:05:20  15593s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 10:05:20  15593s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 10:05:20  15593s] setNanoRouteMode -route_si_effort                                                         high
[05/28 10:05:20  15593s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 10:05:20  15593s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 10:05:20  15593s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 10:05:20  15593s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 10:05:20  15593s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 10:05:20  15593s] setDesignMode -process                                                                    22
[05/28 10:05:20  15593s] 
[05/28 10:05:20  15593s] #% Begin detailRoute (date=05/28 10:05:20, mem=3474.6M)
[05/28 10:05:20  15593s] 
[05/28 10:05:20  15593s] detailRoute -fix_drc
[05/28 10:05:20  15593s] 
[05/28 10:05:20  15593s] #Start detailRoute on Wed May 28 10:05:20 2025
[05/28 10:05:20  15593s] #
[05/28 10:05:20  15593s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 10:05:20  15593s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 10:05:20  15593s] ### Time Record (detailRoute) is installed.
[05/28 10:05:20  15593s] ### Time Record (Pre Callback) is installed.
[05/28 10:05:20  15593s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 10:05:20  15593s] ### Time Record (Pre Callback) is uninstalled.
[05/28 10:05:20  15593s] ### Time Record (DB Import) is installed.
[05/28 10:05:20  15593s] ### Time Record (Timing Data Generation) is installed.
[05/28 10:05:20  15593s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 10:05:20  15593s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 10:05:20  15593s] eee: pegSigSF=1.070000
[05/28 10:05:20  15593s] Initializing multi-corner resistance tables ...
[05/28 10:05:20  15593s] eee: Grid unit RC data computation started
[05/28 10:05:20  15593s] eee: Grid unit RC data computation completed
[05/28 10:05:20  15593s] eee: l=1 avDens=0.006726 usedTrk=52.918333 availTrk=7867.241379 sigTrk=52.918333
[05/28 10:05:20  15593s] eee: l=2 avDens=0.042110 usedTrk=250.135926 availTrk=5940.000000 sigTrk=250.135926
[05/28 10:05:20  15593s] eee: l=3 avDens=0.105575 usedTrk=329.394815 availTrk=3120.000000 sigTrk=329.394815
[05/28 10:05:20  15593s] eee: l=4 avDens=0.108914 usedTrk=339.811113 availTrk=3120.000000 sigTrk=339.811113
[05/28 10:05:20  15593s] eee: l=5 avDens=0.066680 usedTrk=196.040371 availTrk=2940.000000 sigTrk=196.040371
[05/28 10:05:20  15593s] eee: l=6 avDens=0.003929 usedTrk=1.650000 availTrk=420.000000 sigTrk=1.650000
[05/28 10:05:20  15593s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 10:05:20  15593s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 10:05:20  15593s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 10:05:20  15593s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 10:05:20  15593s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 10:05:20  15593s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 10:05:20  15593s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.236279 uaWl=1.000000 uaWlH=0.460800 aWlH=0.000000 lMod=0 pMax=0.876600 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 10:05:20  15593s] eee: NetCapCache creation started. (Current Mem: 4579.930M) 
[05/28 10:05:20  15594s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4579.930M) 
[05/28 10:05:20  15594s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 10:05:20  15594s] eee: Metal Layers Info:
[05/28 10:05:20  15594s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 10:05:20  15594s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 10:05:20  15594s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 10:05:20  15594s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 10:05:20  15594s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 10:05:20  15594s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 10:05:20  15594s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 10:05:20  15594s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 10:05:20  15594s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 10:05:20  15594s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 10:05:20  15594s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 10:05:20  15594s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 10:05:20  15594s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 10:05:20  15594s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 10:05:20  15594s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 10:05:20  15594s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 10:05:20  15594s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 10:05:20  15594s] #To increase the message display limit, refer to the product command reference manual.
[05/28 10:05:20  15594s] ### Net info: total nets: 1152
[05/28 10:05:20  15594s] ### Net info: dirty nets: 0
[05/28 10:05:20  15594s] ### Net info: marked as disconnected nets: 0
[05/28 10:05:20  15594s] ### Net info: fully routed nets: 1150
[05/28 10:05:20  15594s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 10:05:20  15594s] ### Net info: unrouted nets: 0
[05/28 10:05:20  15594s] ### Net info: re-extraction nets: 0
[05/28 10:05:20  15594s] ### Net info: ignored nets: 0
[05/28 10:05:20  15594s] ### Net info: skip routing nets: 0
[05/28 10:05:20  15594s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:20  15594s] ### import design signature (1096): route=355657257 fixed_route=2147340251 flt_obj=0 vio=1614874235 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 10:05:20  15594s] ### Time Record (DB Import) is uninstalled.
[05/28 10:05:20  15594s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 10:05:20  15594s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:20  15594s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 10:05:20  15594s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:20  15594s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:20  15594s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:20  15594s] ### Time Record (Data Preparation) is installed.
[05/28 10:05:20  15594s] #Start routing data preparation on Wed May 28 10:05:20 2025
[05/28 10:05:20  15594s] #
[05/28 10:05:20  15594s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:20  15594s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:20  15594s] ### Time Record (Cell Pin Access) is installed.
[05/28 10:05:20  15594s] #Initial pin access analysis.
[05/28 10:05:20  15594s] #Detail pin access analysis.
[05/28 10:05:20  15594s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 10:05:20  15594s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 10:05:20  15594s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 10:05:20  15594s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 10:05:20  15594s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 10:05:20  15594s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 10:05:20  15594s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 10:05:20  15594s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 10:05:20  15594s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 10:05:20  15594s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 10:05:20  15594s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 10:05:20  15594s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 10:05:20  15594s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 10:05:20  15594s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 10:05:20  15594s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 10:05:20  15594s] #pin_access_rlayer=3(C1)
[05/28 10:05:20  15594s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 10:05:20  15594s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 10:05:20  15594s] #enable_dpt_layer_shield=F
[05/28 10:05:20  15594s] #has_line_end_grid=F
[05/28 10:05:20  15594s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 10:05:20  15594s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3476.18 (MB), peak = 4457.44 (MB)
[05/28 10:05:20  15594s] #Regenerating Ggrids automatically.
[05/28 10:05:20  15594s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 10:05:20  15594s] #Using automatically generated G-grids.
[05/28 10:05:22  15595s] #Done routing data preparation.
[05/28 10:05:22  15595s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3480.95 (MB), peak = 4457.44 (MB)
[05/28 10:05:22  15595s] ### Time Record (Data Preparation) is uninstalled.
[05/28 10:05:22  15595s] ### Time Record (Detail Routing) is installed.
[05/28 10:05:22  15595s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:22  15595s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:22  15595s] ### Time Record (Data Preparation) is installed.
[05/28 10:05:22  15595s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:05:22  15595s] ### Time Record (Data Preparation) is uninstalled.
[05/28 10:05:22  15595s] #Start instance access analysis using 1 thread...
[05/28 10:05:22  15595s] #Set layer M1 to be advanced pin access layer.
[05/28 10:05:22  15595s] ### Time Record (Instance Pin Access) is installed.
[05/28 10:05:22  15595s] #624 out of 1492(41.82%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 10:05:22  15595s] #30 instance pins are hard to access
[05/28 10:05:22  15595s] #Instance access analysis statistics:
[05/28 10:05:22  15595s] #Cpu time = 00:00:00
[05/28 10:05:22  15595s] #Elapsed time = 00:00:00
[05/28 10:05:22  15595s] #Increased memory = 0.00 (MB)
[05/28 10:05:22  15595s] #Total memory = 3480.95 (MB)
[05/28 10:05:22  15595s] #Peak memory = 4457.44 (MB)
[05/28 10:05:22  15595s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 10:05:22  15595s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 10:05:22  15595s] #
[05/28 10:05:22  15595s] #Start Detail Routing..
[05/28 10:05:22  15595s] #start initial detail routing ...
[05/28 10:05:22  15595s] ### Design has 0 dirty nets, has valid drcs
[05/28 10:05:22  15595s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 10:05:22  15595s] #   number of violations = 187
[05/28 10:05:22  15595s] #
[05/28 10:05:22  15595s] #  By Layer and Type:
[05/28 10:05:22  15595s] #
[05/28 10:05:22  15595s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 10:05:22  15595s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:05:22  15595s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 10:05:22  15595s] #  M1     |   124|      3|    19|     31|      2|      2|   2|    183|
[05/28 10:05:22  15595s] #  M2     |     2|      0|     2|      0|      0|      0|   0|      4|
[05/28 10:05:22  15595s] #  Totals |   126|      3|    21|     31|      2|      2|   2|    187|
[05/28 10:05:22  15595s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 10:05:22  15595s] #
[05/28 10:05:22  15595s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3483.18 (MB), peak = 4457.44 (MB)
[05/28 10:05:22  15595s] #start 1st fixing drc iteration ...
[05/28 10:05:25  15599s] ### Gcell dirty-map stats: routing = 2.64%
[05/28 10:05:25  15599s] #   number of violations = 168
[05/28 10:05:25  15599s] #
[05/28 10:05:25  15599s] #  By Layer and Type:
[05/28 10:05:25  15599s] #
[05/28 10:05:25  15599s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:25  15599s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:05:25  15599s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:25  15599s] #  M1     |   119|    14|     26|      2|      2|   1|    164|
[05/28 10:05:25  15599s] #  M2     |     2|     2|      0|      0|      0|   0|      4|
[05/28 10:05:25  15599s] #  Totals |   121|    16|     26|      2|      2|   1|    168|
[05/28 10:05:25  15599s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:25  15599s] #
[05/28 10:05:25  15599s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3483.89 (MB), peak = 4457.44 (MB)
[05/28 10:05:25  15599s] #start 2nd fixing drc iteration ...
[05/28 10:05:31  15604s] ### Gcell dirty-map stats: routing = 3.96%
[05/28 10:05:31  15604s] #   number of violations = 163
[05/28 10:05:31  15604s] #
[05/28 10:05:31  15604s] #  By Layer and Type:
[05/28 10:05:31  15604s] #
[05/28 10:05:31  15604s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:31  15604s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:05:31  15604s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:31  15604s] #  M1     |   118|    13|     25|      2|      1|   1|    160|
[05/28 10:05:31  15604s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 10:05:31  15604s] #  Totals |   119|    15|     25|      2|      1|   1|    163|
[05/28 10:05:31  15604s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:31  15604s] #
[05/28 10:05:31  15604s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3484.91 (MB), peak = 4457.44 (MB)
[05/28 10:05:31  15604s] #start 3rd fixing drc iteration ...
[05/28 10:05:38  15611s] ### Gcell dirty-map stats: routing = 4.68%
[05/28 10:05:38  15611s] #   number of violations = 163
[05/28 10:05:38  15611s] #
[05/28 10:05:38  15611s] #  By Layer and Type:
[05/28 10:05:38  15611s] #
[05/28 10:05:38  15611s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:38  15611s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:05:38  15611s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:38  15611s] #  M1     |   118|    13|     25|      2|      1|   1|    160|
[05/28 10:05:38  15611s] #  M2     |     1|     2|      0|      0|      0|   0|      3|
[05/28 10:05:38  15611s] #  Totals |   119|    15|     25|      2|      1|   1|    163|
[05/28 10:05:38  15611s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:38  15611s] #
[05/28 10:05:38  15611s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3485.46 (MB), peak = 4457.44 (MB)
[05/28 10:05:38  15611s] #start 4th fixing drc iteration ...
[05/28 10:05:47  15620s] ### Gcell dirty-map stats: routing = 9.68%
[05/28 10:05:47  15620s] #   number of violations = 155
[05/28 10:05:47  15620s] #
[05/28 10:05:47  15620s] #  By Layer and Type:
[05/28 10:05:47  15620s] #
[05/28 10:05:47  15620s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:47  15620s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:05:47  15620s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:47  15620s] #  M1     |   113|    12|     24|      2|      1|   1|    153|
[05/28 10:05:47  15620s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:05:47  15620s] #  Totals |   114|    13|     24|      2|      1|   1|    155|
[05/28 10:05:47  15620s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:47  15620s] #
[05/28 10:05:47  15620s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3485.29 (MB), peak = 4457.44 (MB)
[05/28 10:05:47  15620s] #start 5th fixing drc iteration ...
[05/28 10:05:58  15631s] ### Gcell dirty-map stats: routing = 12.36%
[05/28 10:05:58  15631s] #   number of violations = 154
[05/28 10:05:58  15631s] #
[05/28 10:05:58  15631s] #  By Layer and Type:
[05/28 10:05:58  15631s] #
[05/28 10:05:58  15631s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:58  15631s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:05:58  15631s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:58  15631s] #  M1     |   113|    12|     24|      1|      1|   1|    152|
[05/28 10:05:58  15631s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:05:58  15631s] #  Totals |   114|    13|     24|      1|      1|   1|    154|
[05/28 10:05:58  15631s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:05:58  15631s] #
[05/28 10:05:58  15631s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3485.70 (MB), peak = 4457.44 (MB)
[05/28 10:05:58  15631s] #start 6th fixing drc iteration ...
[05/28 10:06:12  15646s] ### Gcell dirty-map stats: routing = 12.80%
[05/28 10:06:12  15646s] #   number of violations = 154
[05/28 10:06:12  15646s] #
[05/28 10:06:12  15646s] #  By Layer and Type:
[05/28 10:06:12  15646s] #
[05/28 10:06:12  15646s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:12  15646s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:06:12  15646s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:12  15646s] #  M1     |   113|    12|     24|      1|      1|   1|    152|
[05/28 10:06:12  15646s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:06:13  15646s] #  Totals |   114|    13|     24|      1|      1|   1|    154|
[05/28 10:06:13  15646s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:13  15646s] #
[05/28 10:06:13  15646s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3486.10 (MB), peak = 4457.44 (MB)
[05/28 10:06:13  15646s] #start 7th fixing drc iteration ...
[05/28 10:06:16  15650s] ### Gcell dirty-map stats: routing = 12.80%
[05/28 10:06:16  15650s] #   number of violations = 154
[05/28 10:06:16  15650s] #
[05/28 10:06:16  15650s] #  By Layer and Type:
[05/28 10:06:16  15650s] #
[05/28 10:06:16  15650s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:16  15650s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:06:16  15650s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:16  15650s] #  M1     |      1|   112|    12|     24|      1|      1|   1|    152|
[05/28 10:06:16  15650s] #  M2     |      0|     1|     1|      0|      0|      0|   0|      2|
[05/28 10:06:16  15650s] #  Totals |      1|   113|    13|     24|      1|      1|   1|    154|
[05/28 10:06:16  15650s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:16  15650s] #
[05/28 10:06:16  15650s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3485.47 (MB), peak = 4457.44 (MB)
[05/28 10:06:16  15650s] #start 8th fixing drc iteration ...
[05/28 10:06:22  15655s] ### Gcell dirty-map stats: routing = 13.44%
[05/28 10:06:22  15655s] #   number of violations = 152
[05/28 10:06:22  15655s] #
[05/28 10:06:22  15655s] #  By Layer and Type:
[05/28 10:06:22  15655s] #
[05/28 10:06:22  15655s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:22  15655s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:06:22  15655s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:22  15655s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:06:22  15655s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:06:22  15655s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:06:22  15655s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:22  15655s] #
[05/28 10:06:22  15655s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3485.38 (MB), peak = 4457.44 (MB)
[05/28 10:06:22  15655s] #start 9th fixing drc iteration ...
[05/28 10:06:29  15662s] ### Gcell dirty-map stats: routing = 13.64%
[05/28 10:06:29  15662s] #   number of violations = 152
[05/28 10:06:29  15662s] #
[05/28 10:06:29  15662s] #  By Layer and Type:
[05/28 10:06:29  15662s] #
[05/28 10:06:29  15662s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:29  15662s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:06:29  15662s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:29  15662s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:06:29  15662s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:06:29  15662s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:06:29  15662s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:29  15662s] #
[05/28 10:06:29  15662s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3485.70 (MB), peak = 4457.44 (MB)
[05/28 10:06:29  15662s] #start 10th fixing drc iteration ...
[05/28 10:06:38  15671s] ### Gcell dirty-map stats: routing = 13.72%
[05/28 10:06:38  15671s] #   number of violations = 152
[05/28 10:06:38  15671s] #
[05/28 10:06:38  15671s] #  By Layer and Type:
[05/28 10:06:38  15671s] #
[05/28 10:06:38  15671s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:38  15671s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:06:38  15671s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:38  15671s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:06:38  15671s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:06:38  15671s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:06:38  15671s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:38  15671s] #
[05/28 10:06:38  15671s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3485.71 (MB), peak = 4457.44 (MB)
[05/28 10:06:38  15671s] #start 11th fixing drc iteration ...
[05/28 10:06:49  15683s] ### Gcell dirty-map stats: routing = 13.72%
[05/28 10:06:49  15683s] #   number of violations = 152
[05/28 10:06:49  15683s] #
[05/28 10:06:49  15683s] #  By Layer and Type:
[05/28 10:06:49  15683s] #
[05/28 10:06:49  15683s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:49  15683s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:06:49  15683s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:49  15683s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:06:49  15683s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:06:49  15683s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:06:49  15683s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:06:49  15683s] #
[05/28 10:06:50  15683s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3485.98 (MB), peak = 4457.44 (MB)
[05/28 10:06:50  15683s] #start 12th fixing drc iteration ...
[05/28 10:07:04  15697s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 10:07:04  15697s] #   number of violations = 152
[05/28 10:07:04  15697s] #
[05/28 10:07:04  15697s] #  By Layer and Type:
[05/28 10:07:04  15697s] #
[05/28 10:07:04  15697s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:04  15697s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:07:04  15697s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:04  15697s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:07:04  15697s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:07:04  15697s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:07:04  15697s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:04  15697s] #
[05/28 10:07:04  15697s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3486.00 (MB), peak = 4457.44 (MB)
[05/28 10:07:04  15697s] #start 13th fixing drc iteration ...
[05/28 10:07:07  15701s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 10:07:07  15701s] #   number of violations = 152
[05/28 10:07:07  15701s] #
[05/28 10:07:07  15701s] #  By Layer and Type:
[05/28 10:07:07  15701s] #
[05/28 10:07:07  15701s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:07  15701s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:07:07  15701s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:07  15701s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:07:07  15701s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:07:07  15701s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:07:07  15701s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:07  15701s] #
[05/28 10:07:07  15701s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3485.49 (MB), peak = 4457.44 (MB)
[05/28 10:07:07  15701s] #start 14th fixing drc iteration ...
[05/28 10:07:13  15706s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 10:07:13  15706s] #   number of violations = 152
[05/28 10:07:13  15706s] #
[05/28 10:07:13  15706s] #  By Layer and Type:
[05/28 10:07:13  15706s] #
[05/28 10:07:13  15706s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:13  15706s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:07:13  15706s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:13  15706s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:07:13  15706s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:07:13  15706s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:07:13  15706s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:13  15706s] #
[05/28 10:07:13  15706s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3485.34 (MB), peak = 4457.44 (MB)
[05/28 10:07:13  15706s] #start 15th fixing drc iteration ...
[05/28 10:07:20  15713s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 10:07:20  15713s] #   number of violations = 152
[05/28 10:07:20  15713s] #
[05/28 10:07:20  15713s] #  By Layer and Type:
[05/28 10:07:20  15713s] #
[05/28 10:07:20  15713s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:20  15713s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:07:20  15713s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:20  15713s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:07:20  15713s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:07:20  15713s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:07:20  15713s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:20  15713s] #
[05/28 10:07:20  15713s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3485.65 (MB), peak = 4457.44 (MB)
[05/28 10:07:20  15713s] #start 16th fixing drc iteration ...
[05/28 10:07:30  15723s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 10:07:30  15723s] #   number of violations = 152
[05/28 10:07:30  15723s] #
[05/28 10:07:30  15723s] #  By Layer and Type:
[05/28 10:07:30  15723s] #
[05/28 10:07:30  15723s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:30  15723s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:07:30  15723s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:30  15723s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:07:30  15723s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:07:30  15723s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:07:30  15723s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:30  15723s] #
[05/28 10:07:30  15723s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3485.73 (MB), peak = 4457.44 (MB)
[05/28 10:07:30  15723s] #start 17th fixing drc iteration ...
[05/28 10:07:42  15735s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 10:07:42  15735s] #   number of violations = 152
[05/28 10:07:42  15735s] #
[05/28 10:07:42  15735s] #  By Layer and Type:
[05/28 10:07:42  15735s] #
[05/28 10:07:42  15735s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:42  15735s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:07:42  15735s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:42  15735s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:07:42  15735s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:07:42  15735s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:07:42  15735s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:42  15735s] #
[05/28 10:07:42  15735s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3488.35 (MB), peak = 4457.44 (MB)
[05/28 10:07:42  15735s] #start 18th fixing drc iteration ...
[05/28 10:07:56  15750s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 10:07:56  15750s] #   number of violations = 152
[05/28 10:07:56  15750s] #
[05/28 10:07:56  15750s] #  By Layer and Type:
[05/28 10:07:56  15750s] #
[05/28 10:07:56  15750s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:56  15750s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:07:56  15750s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:56  15750s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:07:56  15750s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:07:56  15750s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:07:56  15750s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:07:56  15750s] #
[05/28 10:07:56  15750s] #cpu time = 00:00:15, elapsed time = 00:00:14, memory = 3488.54 (MB), peak = 4457.44 (MB)
[05/28 10:07:56  15750s] #start 19th fixing drc iteration ...
[05/28 10:08:00  15753s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 10:08:00  15753s] #   number of violations = 152
[05/28 10:08:00  15753s] #
[05/28 10:08:00  15753s] #  By Layer and Type:
[05/28 10:08:00  15753s] #
[05/28 10:08:00  15753s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:08:00  15753s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:08:00  15753s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:08:00  15753s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:08:00  15753s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:08:00  15753s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:08:00  15753s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:08:00  15753s] #
[05/28 10:08:00  15753s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3487.96 (MB), peak = 4457.44 (MB)
[05/28 10:08:00  15753s] #start 20th fixing drc iteration ...
[05/28 10:08:05  15758s] ### Gcell dirty-map stats: routing = 14.08%
[05/28 10:08:05  15758s] #   number of violations = 152
[05/28 10:08:05  15758s] #
[05/28 10:08:05  15758s] #  By Layer and Type:
[05/28 10:08:05  15758s] #
[05/28 10:08:05  15758s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:08:05  15758s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 10:08:05  15758s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:08:05  15758s] #  M1     |   111|    12|     24|      1|      1|   1|    150|
[05/28 10:08:05  15758s] #  M2     |     1|     1|      0|      0|      0|   0|      2|
[05/28 10:08:05  15758s] #  Totals |   112|    13|     24|      1|      1|   1|    152|
[05/28 10:08:05  15758s] #---------+------+------+-------+-------+-------+----+-------+
[05/28 10:08:05  15758s] #
[05/28 10:08:05  15758s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3487.86 (MB), peak = 4457.44 (MB)
[05/28 10:08:05  15758s] #Complete Detail Routing.
[05/28 10:08:05  15758s] #Total wire length = 6083 um.
[05/28 10:08:05  15758s] #Total half perimeter of net bounding box = 4695 um.
[05/28 10:08:05  15758s] #Total wire length on LAYER M1 = 116 um.
[05/28 10:08:05  15758s] #Total wire length on LAYER M2 = 1286 um.
[05/28 10:08:05  15758s] #Total wire length on LAYER C1 = 1779 um.
[05/28 10:08:05  15758s] #Total wire length on LAYER C2 = 1835 um.
[05/28 10:08:05  15758s] #Total wire length on LAYER C3 = 1059 um.
[05/28 10:08:05  15758s] #Total wire length on LAYER C4 = 9 um.
[05/28 10:08:05  15758s] #Total wire length on LAYER C5 = 0 um.
[05/28 10:08:05  15758s] #Total wire length on LAYER JA = 0 um.
[05/28 10:08:05  15758s] #Total wire length on LAYER QA = 0 um.
[05/28 10:08:05  15758s] #Total wire length on LAYER QB = 0 um.
[05/28 10:08:05  15758s] #Total wire length on LAYER LB = 0 um.
[05/28 10:08:05  15758s] #Total number of vias = 9687
[05/28 10:08:05  15758s] #Total number of multi-cut vias = 6713 ( 69.3%)
[05/28 10:08:05  15758s] #Total number of single cut vias = 2974 ( 30.7%)
[05/28 10:08:05  15758s] #Up-Via Summary (total 9687):
[05/28 10:08:05  15758s] #                   single-cut          multi-cut      Total
[05/28 10:08:05  15758s] #-----------------------------------------------------------
[05/28 10:08:05  15758s] # M1               879 ( 59.0%)       611 ( 41.0%)       1490
[05/28 10:08:05  15758s] # M2              1317 ( 32.3%)      2757 ( 67.7%)       4074
[05/28 10:08:05  15758s] # C1               616 ( 21.8%)      2208 ( 78.2%)       2824
[05/28 10:08:05  15758s] # C2               152 ( 11.8%)      1132 ( 88.2%)       1284
[05/28 10:08:05  15758s] # C3                10 ( 66.7%)         5 ( 33.3%)         15
[05/28 10:08:05  15758s] #-----------------------------------------------------------
[05/28 10:08:05  15758s] #                 2974 ( 30.7%)      6713 ( 69.3%)       9687 
[05/28 10:08:05  15758s] #
[05/28 10:08:05  15758s] #Total number of DRC violations = 152
[05/28 10:08:05  15758s] ### Time Record (Detail Routing) is uninstalled.
[05/28 10:08:05  15758s] #Cpu time = 00:02:45
[05/28 10:08:05  15758s] #Elapsed time = 00:02:44
[05/28 10:08:05  15758s] #Increased memory = 12.09 (MB)
[05/28 10:08:05  15758s] #Total memory = 3484.02 (MB)
[05/28 10:08:05  15758s] #Peak memory = 4457.44 (MB)
[05/28 10:08:05  15758s] ### detail_route design signature (1141): route=659609545 flt_obj=0 vio=1831604923 shield_wire=1
[05/28 10:08:05  15758s] ### Time Record (DB Export) is installed.
[05/28 10:08:05  15759s] ### export design design signature (1142): route=659609545 fixed_route=2147340251 flt_obj=0 vio=1831604923 swire=282492057 shield_wire=1 net_attr=1706237379 dirty_area=0 del_dirty_area=0 cell=2135698551 placement=1532710793 pin_access=2134324930 inst_pattern=1897357363 inst_orient=1594948957 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 10:08:05  15759s] ### Time Record (DB Export) is uninstalled.
[05/28 10:08:05  15759s] ### Time Record (Post Callback) is installed.
[05/28 10:08:05  15759s] ### Time Record (Post Callback) is uninstalled.
[05/28 10:08:05  15759s] #
[05/28 10:08:05  15759s] #detailRoute statistics:
[05/28 10:08:05  15759s] #Cpu time = 00:02:45
[05/28 10:08:05  15759s] #Elapsed time = 00:02:45
[05/28 10:08:05  15759s] #Increased memory = 3.16 (MB)
[05/28 10:08:05  15759s] #Total memory = 3477.77 (MB)
[05/28 10:08:05  15759s] #Peak memory = 4457.44 (MB)
[05/28 10:08:05  15759s] #Number of warnings = 34
[05/28 10:08:05  15759s] #Total number of warnings = 859
[05/28 10:08:05  15759s] #Number of fails = 0
[05/28 10:08:05  15759s] #Total number of fails = 0
[05/28 10:08:05  15759s] #Complete detailRoute on Wed May 28 10:08:05 2025
[05/28 10:08:05  15759s] #
[05/28 10:08:05  15759s] ### import design signature (1143): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 10:08:05  15759s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:08:05  15759s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:08:05  15759s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:08:05  15759s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:08:05  15759s] ### Time Record (detailRoute) is uninstalled.
[05/28 10:08:05  15759s] #% End detailRoute (date=05/28 10:08:05, total cpu=0:02:45, real=0:02:45, peak res=3699.1M, current mem=3477.0M)
[05/28 10:08:05  15759s] ### Time Record (ecoRoute) is uninstalled.
[05/28 10:08:05  15759s] #
[05/28 10:08:05  15759s] #  Scalability Statistics
[05/28 10:08:05  15759s] #
[05/28 10:08:05  15759s] #-------------------------+---------+-------------+------------+
[05/28 10:08:05  15759s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 10:08:05  15759s] #-------------------------+---------+-------------+------------+
[05/28 10:08:05  15759s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 10:08:05  15759s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 10:08:05  15759s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 10:08:05  15759s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 10:08:05  15759s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 10:08:05  15759s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 10:08:05  15759s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 10:08:05  15759s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/28 10:08:05  15759s] #  Detail Routing         | 00:02:43|     00:02:43|         1.0|
[05/28 10:08:05  15759s] #  Entire Command         | 00:02:45|     00:02:45|         1.0|
[05/28 10:08:05  15759s] #-------------------------+---------+-------------+------------+
[05/28 10:08:05  15759s] #
[05/28 10:08:58  15770s] <CMD> zoomBox -170.68800 -87.49000 164.48200 187.03000
[05/28 10:08:59  15770s] <CMD> zoomBox -140.52300 -66.96200 144.37200 166.38100
[05/28 10:08:59  15771s] <CMD> zoomBox -86.06600 -21.37500 88.89700 121.92800
[05/28 10:08:59  15771s] <CMD> zoomBox -60.22900 -7.15600 66.18100 96.38000
[05/28 10:09:00  15771s] <CMD> zoomBox -57.70100 -0.06800 49.74800 87.93800
[05/28 10:09:00  15771s] <CMD> zoomBox -44.27000 5.05500 47.06200 79.86000
[05/28 10:09:02  15772s] <CMD> pan 22.18100 46.82400
[05/28 10:09:07  15773s] <CMD> verify_drc
[05/28 10:09:07  15773s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 10:09:07  15773s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 10:09:07  15773s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 10:09:07  15773s]  *** Starting Verify DRC (MEM: 4569.6) ***
[05/28 10:09:07  15773s] 
[05/28 10:09:07  15773s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:09:07  15773s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 10:09:07  15773s]   VERIFY DRC ...... Starting Verification
[05/28 10:09:07  15773s]   VERIFY DRC ...... Initializing
[05/28 10:09:07  15773s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 10:09:07  15773s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 10:09:07  15773s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 10:09:07  15773s]   VERIFY DRC ...... Using new threading
[05/28 10:09:07  15773s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 10:09:07  15773s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 10:09:07  15773s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 10:09:07  15773s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 10:09:07  15773s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 10:09:07  15773s]   VERIFY DRC ...... Sub-Area : 3 complete 21 Viols.
[05/28 10:09:07  15773s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 10:09:07  15773s]   VERIFY DRC ...... Sub-Area : 4 complete 10 Viols.
[05/28 10:09:07  15773s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 10:09:07  15773s]   VERIFY DRC ...... Using new threading
[05/28 10:09:07  15773s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 10:09:07  15773s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 10:09:07  15773s] 
[05/28 10:09:07  15773s]   Verification Complete : 47 Viols.
[05/28 10:09:07  15773s] 
[05/28 10:09:07  15773s]  Violation Summary By Layer and Type:
[05/28 10:09:07  15773s] 
[05/28 10:09:07  15773s] 	          Short    Color   EOLCol   MinStp   CutSpc   CShort      Enc   Totals
[05/28 10:09:07  15773s] 	M1           22        8        9        3        0        0        0       42
[05/28 10:09:07  15773s] 	V1            0        0        0        0        1        1        1        3
[05/28 10:09:07  15773s] 	M2            1        1        0        0        0        0        0        2
[05/28 10:09:07  15773s] 	Totals       23        9        9        3        1        1        1       47
[05/28 10:09:07  15773s] 
[05/28 10:09:07  15773s]  *** End Verify DRC (CPU TIME: 0:00:00.8  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/28 10:09:07  15773s] 
[05/28 10:09:07  15774s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:12:48  15819s] <CMD> zoomBox -3.06000 17.93900 53.02900 63.87900
[05/28 10:12:48  15819s] <CMD> pan -8.61400 15.19100
[05/28 10:12:49  15819s] <CMD> zoomBox -6.43800 18.62500 28.00900 46.83900
[05/28 10:12:49  15819s] <CMD> zoomBox -0.50500 23.05500 20.65100 40.38300
[05/28 10:12:50  15820s] <CMD> zoomBox 1.14600 24.61900 19.12900 39.34800
[05/28 10:13:12  15825s] <CMD> zoomBox 3.93600 28.05500 14.98200 37.10200
[05/28 10:13:13  15825s] <CMD> zoomBox 3.15200 27.08900 16.14700 37.73300
[05/28 10:13:13  15825s] <CMD> zoomBox 3.93500 28.05400 14.98200 37.10200
[05/28 10:13:13  15825s] <CMD> zoomBox -0.13600 23.04400 21.02800 40.37800
[05/28 10:13:14  15826s] <CMD> zoomBox -8.07300 12.93900 32.47100 46.14600
[05/28 10:13:15  15826s] <CMD> zoomBox -14.45000 4.81800 41.66600 50.78000
[05/28 10:13:17  15827s] <CMD> gui_select -rect {-0.28700 47.50700 19.22000 31.67400}
[05/28 10:13:29  15829s] <CMD> ui_view_box
[05/28 10:13:31  15830s] <CMD> uiSetTool select
[05/28 10:13:31  15830s] <CMD> dbquery -area {2.652 45.636 17.349 35.081} -objType inst
[05/28 10:13:31  15830s] <CMD> dbquery -area {2.652 45.636 17.349 35.081} -objType regular
[05/28 10:13:31  15830s] <CMD> dbquery -area {2.652 45.636 17.349 35.081} -objType special
[05/28 10:13:31  15830s] <CMD> dbquery -area {2.652 45.636 17.349 35.081} -objType bump
[05/28 10:13:32  15831s] <CMD> selectInst DECAP287
[05/28 10:13:32  15831s] <CMD> selectInst PKT_LD_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin PKT_LD_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin PKT_LD_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin PKT_LD_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin PKT_LD_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst SPI_slave_inst/SS_prev_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_prev_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_prev_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_prev_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_prev_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst U1866
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1866/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1866/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1866/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1866/A1
[05/28 10:13:32  15831s] <CMD> selectInst SPI_slave_inst/SPI_OUT_RDY_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst U1213
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1213/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1213/A
[05/28 10:13:32  15831s] <CMD> selectInst U1203
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1203/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1203/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1203/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1185
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1185/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1185/A3
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1185/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1185/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1205
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1205/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1205/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1205/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1205/A1
[05/28 10:13:32  15831s] <CMD> selectInst DECAP46
[05/28 10:13:32  15831s] <CMD> selectInst U2011
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2011/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2011/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2011/A
[05/28 10:13:32  15831s] <CMD> selectInst {tx_buf_inst/buffer_reg[7]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[7]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[7]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[7]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[7]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/OUT_reg[4]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[4]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[4]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[4]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[4]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/OUT_reg[2]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[2]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[2]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[2]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[2]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst DECAP269
[05/28 10:13:32  15831s] <CMD> selectInst U2004
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2004/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2004/A
[05/28 10:13:32  15831s] <CMD> selectInst U1873
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1873/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1873/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1873/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1873/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1871
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1871/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1871/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1871/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1871/A1
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/SHIFT_REG_reg[4]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/SHIFT_REG_reg[5]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/SHIFT_REG_reg[1]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst FE_OFC2_rst
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_OFC2_rst/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_OFC2_rst/A
[05/28 10:13:32  15831s] <CMD> selectInst FE_OFC1_rst
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_OFC1_rst/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_OFC1_rst/A
[05/28 10:13:32  15831s] <CMD> selectInst U1198
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1198/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1198/A
[05/28 10:13:32  15831s] <CMD> selectInst U1444
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1444/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1444/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1444/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1444/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1372
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1372/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1372/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1372/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1372/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1167
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1167/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1167/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1167/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2010
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2010/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2010/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2010/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2010/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1371
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1371/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1371/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1371/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1371/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1371/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1872
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1872/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1872/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1872/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1872/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1872/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2009
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2009/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2009/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2009/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2009/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2009/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1443
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1443/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1443/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1443/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1443/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1443/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1999
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1999/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1999/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1999/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1999/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1999/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1998
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1998/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1998/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1998/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1998/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1998/A1
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/OUT_reg[1]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[1]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[1]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[1]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[1]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/SHIFT_REG_reg[3]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/OUT_reg[3]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[3]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[3]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[3]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[3]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/SHIFT_REG_reg[2]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst FE_DBTC7_n1555
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_DBTC7_n1555/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_DBTC7_n1555/A
[05/28 10:13:32  15831s] <CMD> selectInst U935
[05/28 10:13:32  15831s] <CMD> selectObject Pin U935/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U935/A
[05/28 10:13:32  15831s] <CMD> selectInst U1374
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1374/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1374/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1374/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1374/A1
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/SHIFT_REG_reg[6]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst DECAP278
[05/28 10:13:32  15831s] <CMD> selectInst U1373
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1373/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1373/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1373/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1373/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1373/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1868
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1868/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1868/S
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1868/D1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1868/D0
[05/28 10:13:32  15831s] <CMD> selectInst SPI_slave_inst/SHIFT_IN_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SHIFT_IN_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SHIFT_IN_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SHIFT_IN_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SHIFT_IN_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst SPI_slave_inst/SS_sync_0_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_sync_0_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_sync_0_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_sync_0_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_sync_0_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst SPI_slave_inst/MOSI_sync_1_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/MOSI_sync_1_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/MOSI_sync_1_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/MOSI_sync_1_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/MOSI_sync_1_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst U1200
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1200/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1200/A
[05/28 10:13:32  15831s] <CMD> selectInst FE_DBTC18_n711
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_DBTC18_n711/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_DBTC18_n711/A
[05/28 10:13:32  15831s] <CMD> selectInst U2008
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2008/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2008/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2008/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2008/A1
[05/28 10:13:32  15831s] <CMD> selectInst U890
[05/28 10:13:32  15831s] <CMD> selectObject Pin U890/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U890/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U890/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2005
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2005/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2005/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2005/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2005/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2005/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2007
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2007/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2007/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2007/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2007/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2007/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1870
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1870/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1870/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1870/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1870/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1870/A1
[05/28 10:13:32  15831s] <CMD> selectInst SPI_slave_inst/SCK_prev_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SCK_prev_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SCK_prev_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SCK_prev_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SCK_prev_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst SPI_slave_inst/SS_sync_1_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_sync_1_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_sync_1_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_sync_1_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SS_sync_1_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst SPI_slave_inst/SCK_sync_0_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SCK_sync_0_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SCK_sync_0_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SCK_sync_0_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_slave_inst/SCK_sync_0_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst U1368
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1368/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1368/A
[05/28 10:13:32  15831s] <CMD> selectInst U1196
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1196/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1196/A
[05/28 10:13:32  15831s] <CMD> selectInst U1867
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1867/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1867/A4
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1867/A3
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1867/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1867/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1369
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1369/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1369/C
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1369/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1369/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1369/A1
[05/28 10:13:32  15831s] <CMD> selectInst FE_OFC6_RX
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_OFC6_RX/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_OFC6_RX/A
[05/28 10:13:32  15831s] <CMD> selectInst U980
[05/28 10:13:32  15831s] <CMD> selectObject Pin U980/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U980/A
[05/28 10:13:32  15831s] <CMD> selectInst U1442
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1442/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1442/A
[05/28 10:13:32  15831s] <CMD> selectInst U1197
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1197/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1197/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1197/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1057
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1057/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1057/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1057/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2006
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2006/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2006/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2006/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2006/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2020
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2020/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2020/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2020/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1177
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1177/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1177/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1177/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1201
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1201/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1201/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1201/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1201/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1201/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2002
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2002/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2002/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2002/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2002/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2002/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2003
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2003/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2003/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2003/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2003/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2003/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2000
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2000/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2000/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2000/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2000/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2000/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2001
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2001/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2001/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2001/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2001/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2001/A1
[05/28 10:13:32  15831s] <CMD> selectInst PKT_EN_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin PKT_EN_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin PKT_EN_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin PKT_EN_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin PKT_EN_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst SPI_LD_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_LD_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_LD_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_LD_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin SPI_LD_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst tx_buf_inst/dout_reg
[05/28 10:13:32  15831s] <CMD> selectObject Pin tx_buf_inst/dout_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin tx_buf_inst/dout_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin tx_buf_inst/dout_reg/D
[05/28 10:13:32  15831s] <CMD> selectObject Pin tx_buf_inst/dout_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst U1206
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1206/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1206/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1206/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1206/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1206/A1
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/OUT_reg[7]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[7]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[7]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[7]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[7]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst U2034
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2034/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2034/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2034/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2034/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2034/A1
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/OUT_reg[6]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[6]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[6]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[6]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[6]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/SHIFT_REG_reg[0]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/SHIFT_REG_reg[7]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/OUT_reg[5]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[5]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[5]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[5]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[5]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {SPI_slave_inst/OUT_reg[0]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[0]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[0]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[0]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {SPI_slave_inst/OUT_reg[0]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst DECAP8
[05/28 10:13:32  15831s] <CMD> selectInst U2016
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2016/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2016/C2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2016/C1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2016/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2016/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2016/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2016/A1
[05/28 10:13:32  15831s] <CMD> selectInst U1199
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1199/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1199/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1199/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1199/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1199/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2018
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2018/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2018/C2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2018/C1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2018/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2018/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2018/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2018/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2017
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2017/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2017/C2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2017/C1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2017/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2017/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2017/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2017/A1
[05/28 10:13:32  15831s] <CMD> selectInst {tx_buf_inst/buffer_reg[1]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[1]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[1]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[1]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[1]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {tx_buf_inst/buffer_reg[2]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[2]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[2]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[2]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[2]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst DECAP279
[05/28 10:13:32  15831s] <CMD> selectInst DECAP33
[05/28 10:13:32  15831s] <CMD> selectInst FE_DBTC17_n712
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_DBTC17_n712/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin FE_DBTC17_n712/A
[05/28 10:13:32  15831s] <CMD> selectInst U891
[05/28 10:13:32  15831s] <CMD> selectObject Pin U891/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U891/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U891/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2019
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2019/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2019/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2019/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2019/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2019/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2012
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2012/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2012/C2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2012/C1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2012/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2012/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2012/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2012/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2013
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2013/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2013/C2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2013/C1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2013/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2013/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2013/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2013/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2015
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2015/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2015/C2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2015/C1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2015/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2015/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2015/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2015/A1
[05/28 10:13:32  15831s] <CMD> selectInst U2014
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2014/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2014/C2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2014/C1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2014/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2014/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2014/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U2014/A1
[05/28 10:13:32  15831s] <CMD> selectInst {tx_buf_inst/buffer_reg[6]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[6]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[6]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[6]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[6]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {tx_buf_inst/buffer_reg[5]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[5]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[5]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[5]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[5]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {tx_buf_inst/buffer_reg[4]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[4]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[4]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[4]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[4]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {tx_buf_inst/buffer_reg[0]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[0]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[0]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[0]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[0]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst {tx_buf_inst/buffer_reg[3]}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[3]/RD}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[3]/Q}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[3]/D}
[05/28 10:13:32  15831s] <CMD> selectObject Pin {tx_buf_inst/buffer_reg[3]/CK}
[05/28 10:13:32  15831s] <CMD> selectInst U1187
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1187/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1187/B2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1187/B1
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1187/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1187/A1
[05/28 10:13:32  15831s] <CMD> selectObject Pin TX_EN_reg/RD
[05/28 10:13:32  15831s] <CMD> selectObject Pin TX_EN_reg/Q
[05/28 10:13:32  15831s] <CMD> selectObject Pin TX_EN_reg/CK
[05/28 10:13:32  15831s] <CMD> selectInst U1202
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1202/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1202/A
[05/28 10:13:32  15831s] <CMD> selectInst U1204
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1204/X
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1204/B
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1204/A2
[05/28 10:13:32  15831s] <CMD> selectObject Pin U1204/A1
[05/28 10:13:32  15831s] <CMD> selectObject Wire n921(17322,38780,18366,38820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n921(17312,38770,17452,38830)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n924(16974,39340,17734,39380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n924(16964,39330,17104,39390)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n926(17206,41020,17554,41060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n926(17206,41020,17346,41060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n926(17117,41020,17246,41060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n949(17206,40020,17246,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n949(17044,40120,17124,40260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n949(17064,40140,17246,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n949(16945,41089,17043,41251)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n949(16972,40938,17016,41192)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n949(16972,40890,17016,41030)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n949(16972,40378,17106,40422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n949(16972,40378,17016,40982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n949(17062,40138,17106,40422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n945(17342,39900,17710,39940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13075,43838,13173,44000)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13075,43879,13173,44041)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13102,43938,13146,44102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13084,43640,13164,43780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13104,43660,13282,43700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13102,43038,13146,43982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13002,43011,13164,43109)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13029,44086,13129,44194)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13057,44058,13146,44102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(12680,43146,12724,43254)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(12680,43098,12724,43222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(12652,43098,12724,43142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(12652,43038,13146,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(12629,42979,12719,43141)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(11814,43546,11914,43654)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(11842,43038,12696,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(11824,43011,11986,43109)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(9968,44451,10130,44549)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(10068,44258,10112,44522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(10068,44226,10112,44334)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(10022,43038,11886,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(9999,42979,10089,43141)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(10022,42990,10066,43130)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(10024,43012,10064,43080)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(10024,42982,10064,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(9934,44451,10096,44549)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(9927,43006,10021,43114)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(9952,43038,10066,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(8560,44258,8604,44422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(8560,44226,8604,44334)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(8422,44478,9996,44522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(8322,44451,8484,44549)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(8422,44378,8466,44522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7107,43553,7215,43647)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7111,43546,7211,43654)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7054,44451,7216,44549)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7072,44478,8466,44522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7072,44208,7116,44522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(6972,44181,7134,44279)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7072,43578,7116,44252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7054,43551,7216,43649)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7056,44184,7100,44292)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7056,44208,7116,44252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(6997,44181,7159,44279)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(10022,42864,10066,43060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(10024,42982,10064,43203)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(9848,43038,9974,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7139,43404,7183,43600)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(6965,43578,7094,43622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13124,43938,13320,43982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(6891,44208,7078,44252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7056,44238,7100,44433)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7056,44208,7100,44260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(7072,43578,7183,43622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(8422,44378,8604,44422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(9952,43038,9996,44522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(9952,44478,10112,44522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(11842,43038,11886,43622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(12652,43038,12696,43142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13057,44058,13101,44162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN17_n712(13102,43658,13146,43982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n6(12218,44220,12470,44260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n6(12218,44140,12258,44260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n6(11868,44570,11912,44710)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n6(11850,44120,11930,44260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n6(11870,44140,12258,44180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n6(11868,44138,11912,44662)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(13808,45378,13916,45422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(13732,45378,13884,45422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(13705,44869,13803,45031)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(12805,44869,12903,45031)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(12805,43789,12903,43951)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(12535,43789,12633,43951)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(12544,43420,12624,43560)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(12562,43498,12606,43892)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(12562,43848,12876,43892)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(12832,43848,12876,44972)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(12832,44928,13776,44972)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n7(13732,44928,13776,45422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(11005,44738,11103,44900)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(11032,44538,11076,44882)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(10942,44538,11076,44582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(10856,44198,10996,44282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(10846,44220,10984,44260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(10222,44838,11076,44882)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(8872,44928,10266,44972)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(8854,44901,9016,44999)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(8852,45330,8896,45470)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(8852,45018,8916,45062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(8852,45018,8896,45422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(8872,44928,8916,45062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(10222,44838,10266,44972)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n8(10942,44218,10986,44582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n9(9364,44200,9504,44280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n9(9344,44220,9454,44260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n9(8852,44586,8896,44694)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n9(8852,44538,9456,44582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n9(8852,44538,8896,44662)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n9(9412,44218,9456,44582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n10(6302,43900,6342,44080)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n10(5974,44840,6054,44980)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n10(5974,43880,6054,44020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n10(5994,43900,6342,43940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n10(5992,43898,6036,44902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n11(6264,43660,6438,43700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n11(6262,43530,6306,43670)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n11(6264,43580,6304,43700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n11(6082,44538,6306,44582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n11(5992,45338,6126,45382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n11(5992,45178,6036,45382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n11(5974,45100,6054,45240)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n11(6082,44538,6126,45382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n11(6262,43578,6306,44582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n12(9312,43078,9452,43162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n12(9324,43100,9434,43140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n12(9146,43318,9286,43402)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n12(9232,43258,9366,43302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n12(8854,43340,9274,43380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n12(8854,43340,8894,43600)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n12(9232,43258,9276,43382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n12(9322,43098,9366,43302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n712(14906,43638,15046,43722)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n712(14974,43080,15054,43220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n712(13464,43660,15034,43700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n712(13464,43640,13504,43700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n712(13378,43640,13504,43680)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n712(13348,43640,13448,43680)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n712(14992,43098,15036,43702)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(14442,43281,14604,43379)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(14524,42600,14604,42740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(13057,43038,13101,43142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(13029,43006,13129,43114)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(13012,43308,14586,43352)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12985,43290,13083,43452)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(13012,43098,13056,43352)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12922,43418,13056,43462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12680,44170,12724,44310)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12680,44058,12724,44262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12652,44058,12724,44102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12652,43898,12966,43942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12282,44271,12444,44369)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12382,44058,12696,44102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12382,43738,12426,44102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12332,43738,12426,43782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12332,43658,12376,43782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12332,43626,12376,43734)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(10592,44218,10636,44422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(10592,44170,10636,44310)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(10550,44453,10658,44547)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(10582,44378,10626,44522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(10492,44478,10626,44522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(10492,44298,12426,44342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(9952,44298,10536,44342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(9952,44208,9996,44342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(9502,44208,9996,44252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(9502,44118,9546,44252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(9232,44118,9546,44162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(9209,44059,9299,44221)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(9232,44058,9276,44162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(9084,44170,9128,44310)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(9084,44058,9276,44102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(8062,44118,9276,44162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(6650,43420,6690,43600)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(6532,44298,8106,44342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(6505,44198,6603,44360)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(6532,44250,6576,44390)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(6532,43418,6576,44342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(6522,43398,6662,43482)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(6532,44124,6576,44320)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(6534,43420,6690,43460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(8062,44118,8106,44342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(9084,44058,9128,44262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(10492,44298,10536,44522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(10582,44378,10636,44422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12382,44058,12426,44342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12652,43898,12696,44102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(12922,43418,12966,43942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(13012,43308,13056,43462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(13012,43098,13101,43142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1559(14542,42618,14586,43352)
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7810,42720,7850,43140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7580,44183,7688,44277)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7594,43080,7674,43220)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7614,43100,7850,43140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7342,44186,7386,44294)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7342,44208,7656,44252)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7310,44183,7418,44277)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7114,43100,7654,43140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7084,43070,7184,43170)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7342,44044,7386,44230)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7342,44208,7386,44262)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[2](7612,43098,7656,44252)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13726,44460,13766,44640)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13534,44440,13614,44580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13554,44460,13766,44500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13552,44218,13596,44502)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13204,43178,13248,43302)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13204,43146,13248,43254)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13192,44218,13596,44262)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13192,43258,13236,44262)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13141,44266,13241,44374)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13169,44218,13236,44262)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13169,44218,13213,44342)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[6](13192,43258,13248,43302)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](12732,44451,12894,44549)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](12832,44118,12876,44522)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](12804,44086,12904,44194)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](11952,45178,12060,45222)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](11977,43758,12021,43862)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](11949,43726,12049,43834)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](11932,43818,11976,43942)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](11662,45178,12028,45222)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](11644,44451,11806,44549)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](11662,44478,11706,45222)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](11662,43898,11706,44522)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](11662,43898,11976,43942)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](11932,43818,12021,43862)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[5](11662,44478,12876,44522)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](12179,43758,12223,44102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](12151,43726,12251,43834)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](12012,44091,12174,44189)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](12112,44058,12156,44162)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](11752,44118,12156,44162)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](11752,44028,11796,44162)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10942,44028,10986,44162)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10710,45440,10750,45620)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10672,44388,10716,45242)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10554,45546,10654,45654)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10584,45580,10750,45620)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10557,45526,10651,45634)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10550,45533,10658,45627)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10582,45558,10626,45622)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10582,45198,10626,45602)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10582,44388,10716,44432)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10582,44118,10626,44432)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10564,44091,10726,44189)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10222,44118,10626,44162)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10199,44059,10289,44221)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10194,44086,10294,44194)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10222,43944,10266,44140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10408,45558,10604,45602)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10582,45600,10626,45783)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10582,45198,10716,45242)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10582,44118,10986,44162)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](10942,44028,11796,44072)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[4](12112,44058,12223,44102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](10710,44460,10750,44640)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](10460,44543,10568,44637)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](10474,44440,10554,44580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](10494,44460,10750,44500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](10492,44218,10536,44502)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](10447,44218,10536,44262)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](10447,44118,10491,44262)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](10419,44086,10519,44194)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](8714,44118,8758,44222)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](8686,44086,8786,44194)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](8692,44568,10536,44612)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](8633,44545,8795,44635)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](8692,44178,8736,44612)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](8692,44178,8758,44222)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[3](10492,44458,10536,44612)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](8889,44086,8989,44194)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](8917,44058,8961,44162)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](8872,44058,8961,44102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](8772,43911,8934,44009)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](7864,43911,8026,44009)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](7882,43938,7926,44102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](7810,44460,7850,44640)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](7684,44380,7764,44520)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](7704,44460,7850,44500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](7684,44091,7846,44189)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](7702,44118,7746,44502)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](7702,44058,7746,44162)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](6892,44118,7746,44162)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](6860,44093,6968,44187)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](6864,44086,6964,44194)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](6892,43944,6936,44140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](7702,44058,7926,44102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](7882,43938,8916,43982)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[2](8872,43938,8916,44102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7810,45440,7850,45620)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7674,45546,7774,45654)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7704,45580,7850,45620)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7677,45526,7771,45634)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7670,45533,7778,45627)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7702,45558,7746,45622)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7702,43938,7746,45602)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7602,43911,7764,44009)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7072,43938,7746,43982)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7049,43888,7139,44032)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7072,43898,7116,43982)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7027,43898,7116,43942)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7027,43758,7071,43942)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](6999,43726,7099,43834)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](6712,43938,7116,43982)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](6685,43920,6783,44082)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](6661,44086,6761,44194)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](6689,44058,6756,44102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7528,45558,7724,45602)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](7702,45600,7746,45783)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](6689,44058,6733,44162)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[1](6712,43938,6756,44102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](10710,43260,10750,43600)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](10362,43260,10750,43300)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](10342,43240,10482,43320)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](10362,43100,10402,43300)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](10150,43100,10402,43140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](10015,43339,10113,43501)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](10024,43240,10104,43380)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](10044,43260,10402,43300)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](9502,43398,10086,43442)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](8422,43488,9546,43532)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](8422,43398,8466,43532)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](6775,43658,6873,43820)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](6775,43699,6873,43861)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](6774,43726,6874,43834)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](6784,43371,6946,43469)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](6802,43398,8466,43442)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](6802,43584,6846,43780)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](6628,43758,6824,43802)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](6802,43398,6846,43802)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](9502,43398,9546,43532)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[0](10042,43258,10086,43442)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n30(9385,40418,9483,40580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n30(9394,40040,9474,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n30(8620,41010,8664,41150)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n30(8620,40968,8664,41102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n30(8602,40968,8664,41012)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n30(8602,40518,9456,40562)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n30(8584,40491,8746,40589)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n30(8602,40518,8646,41012)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n30(9412,40058,9456,40562)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(12436,40313,12544,40407)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(12468,40158,12512,40382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(12448,40186,12492,40294)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(12450,40220,12490,40320)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(12448,40158,12492,40262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(11392,40338,12512,40382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(11374,40311,11536,40409)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(11392,39978,11436,40382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(11382,39958,11522,40042)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(11505,39980,11562,40050)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(12430,40158,12512,40294)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(11394,39980,11542,40020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n32(12448,40158,12512,40202)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n34(12332,41530,12376,41670)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n34(11752,42090,11796,42230)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n34(11752,41818,12376,41862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n34(11752,41818,11796,42182)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n34(12332,41578,12376,41862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(9434,40575,9474,40740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(9222,41211,9384,41309)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(9222,40671,9384,40769)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(9263,40675,9425,40765)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(9274,40670,9414,40770)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(9324,40700,9474,40740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(8781,41488,8825,41596)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(8781,41238,9366,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(8763,41211,8925,41309)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(9322,40524,9366,40720)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(9148,40698,9344,40742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(8781,41238,8825,41564)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n36(9322,40698,9366,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n37(10114,39100,10194,39240)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n37(10042,39258,10176,39302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n37(10042,38698,10086,39302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n37(10024,38620,10104,38760)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n37(10132,39178,10176,39302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/N5(14538,41740,14578,41920)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/N5(14344,41660,14424,41800)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/N5(14364,41740,14578,41780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/N5(14262,41391,14424,41489)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/N5(14362,41418,14406,41782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/N5(13732,41418,14406,41462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/N5(13673,41395,13835,41485)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/N5(13732,41178,13776,41462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/N5(13724,41178,13776,41222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/N5(13724,41058,13768,41222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/N5(13724,41010,13768,41150)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n689(15892,40858,15936,41382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n689(15874,40780,15954,40920)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n689(15694,41420,15774,41560)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n689(15714,41500,15950,41540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n689(15712,41338,15756,41542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n689(15712,41338,15936,41382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n703(16040,40043,16148,40137)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n703(15999,40426,16043,40534)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n703(15999,40378,16116,40422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n703(15681,40043,15789,40137)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n703(15713,39951,15757,40091)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n703(15713,39887,15757,40021)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n703(15713,39999,15757,40112)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n703(15999,40378,16043,40502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n703(15713,40068,16116,40112)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n703(16072,40068,16116,40422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(16324,40940,16404,41080)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(16344,41020,16762,41060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(16242,40131,16404,40229)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(16342,40158,16386,41062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15982,40158,16386,40202)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15882,40131,16044,40229)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15982,39914,16026,40202)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15964,39896,16044,40036)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15845,39916,16024,39956)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15815,39916,15915,39956)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15250,39820,15390,39860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15262,40158,16026,40202)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15244,40131,15406,40229)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15262,39818,15306,40202)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15252,39798,15392,39882)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15170,39820,15284,39860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n927(15264,39820,15390,39860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](11832,38601,11994,38699)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](11884,38440,12024,38520)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](11870,38460,11910,38720)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10285,40328,10383,40490)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10285,38610,10383,38772)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10312,38628,11976,38672)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10194,40426,10294,40534)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10222,40428,10356,40472)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10195,40410,10293,40572)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40460,10264,40500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40400,10170,40500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40370,10170,40470)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](9844,38760,9924,38900)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](9862,38628,10356,38672)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](9835,38610,9933,38772)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](9434,38840,9904,38880)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](9404,38840,9504,38880)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10222,40284,10266,40450)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10131,40428,10244,40472)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40460,10316,40500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](9862,38628,9906,38882)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10222,40428,10266,40502)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](10312,38628,10356,40472)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](11870,38460,11974,38500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[0](11932,38458,11976,38672)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SHIFT_IN(12354,37146,12454,37254)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SHIFT_IN(12364,36440,12444,36580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SHIFT_IN(11638,36460,12424,36500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SHIFT_IN(11638,36260,11678,36500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SHIFT_IN(11290,36460,11678,36500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SHIFT_IN(11290,36140,11330,36500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SHIFT_IN(10362,36140,11330,36180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SHIFT_IN(10352,36130,10492,36190)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SHIFT_IN(12382,36458,12426,37222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SHIFT_IN(12384,37180,12452,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n38(13444,37020,13524,37160)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n38(13462,36218,13506,37142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n38(13444,36200,13524,36340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n38(13146,37100,13186,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n38(12944,37180,13186,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n38(13146,37100,13504,37140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n39(16792,36858,16836,37222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n39(16742,37360,16782,37620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n39(16684,37500,16764,37640)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n39(16704,37580,16782,37620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n39(16702,37178,16746,37622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n39(16702,36858,16836,36902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n39(16702,36678,16746,36902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n39(16654,36660,16794,36740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n39(16704,36680,16762,36720)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n39(16702,37178,16836,37222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(16510,35200,16550,35380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(16242,37161,16404,37259)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(16324,35320,16404,35460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(16344,35340,16550,35380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(15668,36680,15768,36720)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(15532,37188,16386,37232)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(15505,37088,15603,37250)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(15532,36678,15576,37232)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(15514,36660,15594,36800)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(14966,37188,15576,37232)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(14939,37088,15037,37250)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(14966,37156,15010,37264)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(14966,37014,15010,37232)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(15534,36680,15738,36720)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_prev(16342,35338,16386,37232)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(15698,36240,15738,36500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(15154,37620,15234,37760)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(15072,36801,15234,36899)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(15172,36828,15216,37742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(15154,36440,15234,36580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(15174,36460,15738,36500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(15002,37700,15214,37740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(14992,37690,15132,37750)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(14812,36828,15216,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(14794,36801,14956,36899)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(14802,37126,14846,37234)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(14804,37130,14844,37230)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(14802,37098,14856,37142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(14804,37130,14844,37351)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(14802,37098,14846,37202)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(14812,36828,14856,37142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_prev(15172,36458,15216,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_sync_0(13885,35450,13929,35590)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_sync_0(13858,35460,13956,35622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_sync_0(13444,35451,13606,35549)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_sync_0(13885,35324,13929,35500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_sync_0(13462,34758,13506,35522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_sync_0(13462,35478,13929,35522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SS_sync_0(13885,35478,13929,35542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_sync_1(14624,36680,14724,36720)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_sync_1(14172,36171,14334,36269)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_sync_1(13867,36600,13947,36740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_sync_1(13885,36198,14316,36242)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_sync_1(13858,36098,13956,36260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_sync_1(13885,36138,13929,36242)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_sync_1(13885,36090,13929,36230)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_sync_1(13885,36198,13929,36722)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_sync_1(14272,34128,14316,36242)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/SCK_sync_1(13887,36680,14694,36720)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(12564,37298,12608,37542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(12564,37250,12608,37390)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(12472,37498,12608,37542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(12440,37163,12548,37257)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(12102,37161,12264,37259)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(12102,35901,12264,35999)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(11639,35869,11729,36031)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(11644,35800,11724,35940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(11522,35820,11704,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(11522,35720,11562,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(11662,35747,11706,35840)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(11662,35818,11706,35972)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(11662,35928,12246,35972)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(12202,35928,12246,37232)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(12202,37188,12516,37232)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_1(12472,37188,12516,37542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_0(13403,35545,13565,35635)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35568,13506,35612)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_0(13299,35543,13407,35637)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35498,13375,35612)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35450,13375,35590)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35387,13375,35520)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_0(13281,35568,13353,35612)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/MOSI_sync_0(13462,34398,13506,35612)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14874,37578,14974,37686)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14884,37341,15046,37439)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14893,37612,14944,37652)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14863,37582,14963,37682)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14770,36800,14810,36980)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14627,37180,14727,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14605,37268,14703,37430)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14632,37178,14676,37412)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14604,37146,14704,37254)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14614,36920,14694,37060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14634,36940,14810,36980)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14507,37180,14654,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14924,37612,15083,37652)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14632,36938,14676,37222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14634,37180,14697,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14632,37368,14946,37412)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1383(14902,37368,14946,37654)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(14886,37360,14926,37540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(14784,37466,14884,37574)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(14814,37500,14926,37540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(14780,37433,14888,37527)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(14812,37458,14856,37542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(12292,37458,14856,37502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(12269,37408,12359,37552)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(12292,37418,12336,37502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(12244,37400,12384,37480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(12218,37420,12334,37460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(12218,37280,12258,37460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(12292,37480,12336,37636)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1384(14812,37520,14856,37683)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1387(9434,35200,9474,35460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1387(9294,36506,9394,36614)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1387(9304,35400,9384,35540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1387(9324,35420,9474,35460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1387(9318,36540,9364,36580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1387(9288,36510,9388,36610)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1387(9106,36620,9358,36660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1387(9174,36540,9338,36580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1387(9318,36540,9358,36660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1387(9322,35418,9366,36582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1553(10222,37146,10266,37254)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1553(10204,35160,10284,35300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1553(10014,35180,10054,35440)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1553(10014,35180,10264,35220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1553(10222,35178,10266,37222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n35(12899,39109,12989,39271)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n35(12904,38200,12984,38340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n35(12706,38220,12964,38260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n35(11406,39180,11446,39280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n35(11184,39146,11284,39254)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n35(11212,39168,12966,39212)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n35(11180,39143,11288,39237)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n35(11212,39200,11256,39393)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n35(11212,39168,11256,39222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n35(11214,39180,11446,39220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n35(12922,38218,12966,39212)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9492,37971,9654,38069)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9574,37388,9654,37572)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9565,37399,9663,37561)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9574,37160,9654,37300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9594,37180,10134,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9361,38250,9405,38390)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9361,37998,9636,38042)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9343,37971,9505,38069)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9418,37458,9614,37502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9361,37998,9405,38342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9592,37178,9636,37502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n33(9592,37458,9636,38042)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n997(12566,38598,12706,38682)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n997(12652,38138,12696,38662)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n997(12566,38620,12694,38660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n997(12566,38400,12606,38660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n997(12564,38138,12696,38182)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n997(12564,37770,12608,37910)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n997(12564,37818,12608,38182)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(16278,37215,16318,37380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(16278,37185,16318,37285)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15814,36800,15854,36980)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15684,36906,15784,37014)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15714,36940,15854,36980)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15522,39231,15684,39329)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15622,37338,15666,39302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15594,37306,15694,37414)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15622,37018,15756,37062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15082,39258,15666,39302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15059,39199,15149,39361)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15082,39178,15126,39302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15064,39160,15144,39300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15002,39180,15124,39220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15002,38960,15042,39220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(14654,39300,14694,39400)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(14654,39260,14694,39370)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(14542,39258,15126,39302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(14483,39235,14645,39325)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(14494,39230,14634,39330)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15082,39077,15126,39200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(14542,39084,14586,39280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(14544,39260,14694,39300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15622,37018,15666,37382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15712,36938,15756,37062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1382(15624,37340,16318,37380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(10032,39231,10194,39329)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(10046,36438,10186,36522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(10107,36346,10201,36454)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(10100,36353,10208,36447)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(10132,36378,10176,36502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(10014,39440,10054,39620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(10014,36460,10174,36500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(10014,36320,10054,36500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(9934,39500,10014,39640)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(9952,39258,10176,39302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(9925,39240,10023,39402)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(9958,36378,10154,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(10132,36480,10176,36603)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(9952,39258,9996,39622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(9954,39580,10054,39620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1551(10132,36378,10176,39302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(12118,38220,12258,38260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(12002,40460,12142,40500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11824,40380,11904,40520)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11815,40099,11913,40261)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11815,40099,11913,40261)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11815,38209,11913,38371)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11725,38209,11823,38371)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11752,38218,11796,38312)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11734,38140,11814,38280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11752,37610,11796,37750)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11754,37420,11794,37700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11058,37420,11098,37590)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(10834,37340,10914,37480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(10854,37420,11098,37460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(10852,37178,10896,37462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(10834,37160,10914,37300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(10594,37180,10894,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(10594,37180,10734,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(10508,37180,10634,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11058,37420,11794,37460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11752,37658,11796,38262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11752,38268,11886,38312)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11842,38268,11886,40202)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11842,40158,11886,40502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11844,40460,12142,40500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(11754,38220,12258,38260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(12102,40460,12238,40500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1554(12218,38220,12347,38260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1555(14624,38240,14724,38280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1555(14532,38758,14672,38842)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1555(14544,38780,14654,38820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1555(14542,38238,14586,38822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1555(14532,38218,14672,38302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1555(14504,38240,14564,38280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1555(14544,38240,14694,38280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13234,41480,13374,41560)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13264,41168,13344,41352)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13255,41179,13353,41341)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13255,39150,13353,39312)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13262,41500,13324,41540)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13162,41500,13302,41540)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13262,39100,13302,39280)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13084,39141,13246,39239)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13092,39078,13232,39162)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13104,39100,13302,39140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,38778,13146,39142)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13064,38760,13184,38840)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,37578,13146,38822)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13084,37560,13164,37700)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13064,41500,13302,41540)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13000,38815,13100,38855)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13030,38780,13144,38820)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](12768,37620,12868,37660)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](12798,37580,13144,37620)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](12768,37580,12868,37680)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13000,38780,13174,38820)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13000,38815,13100,38875)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13108,41238,13304,41282)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13134,41500,13282,41540)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](12798,37580,12838,37660)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13030,38780,13070,38855)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,39098,13146,39212)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,39168,13326,39212)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13282,39168,13326,41282)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[7](13282,41238,13326,41542)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[6](11406,37820,11546,37860)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[6](11406,37740,11446,37860)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[6](11290,37820,11330,38020)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[6](11174,37980,11214,38160)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[6](11194,37740,11446,37780)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[6](11174,37980,11330,38020)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[6](11290,37820,11446,37860)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10354,39800,10494,39880)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,38978,10473,39140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,39019,10473,39181)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10384,37388,10464,37572)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,37399,10473,37561)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10384,37340,10464,37480)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,36990,10473,37152)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,37008,10446,37462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10362,39820,10444,39860)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10362,39820,10502,39860)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10246,37420,10286,37590)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10157,39900,10402,39940)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9772,37008,10446,37052)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9754,36981,9916,37079)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9772,35538,9816,37052)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9744,35506,9844,35614)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9772,35138,9816,35582)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9724,35120,9864,35200)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9666,35540,9814,35580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9576,35530,9716,35590)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9666,35140,9814,35180)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9636,35140,9736,35180)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9794,35140,9856,35180)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](9624,35540,9686,35580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10228,37458,10424,37502)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10228,39078,10424,39122)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10254,39820,10382,39860)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10362,39820,10402,39940)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10246,37420,10444,37460)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,37418,10446,37502)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,37458,10446,39122)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,39078,10446,39862)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_BY(4714,40060,4794,40200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_BY(4632,39861,4794,39959)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_BY(4678,40140,4774,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_BY(4678,40000,4718,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_BY(952,39888,4776,39932)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_BY(4732,39888,4776,40182)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT(3724,39740,3804,39880)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT(3744,39820,4350,39860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT(3715,39379,3813,39541)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT(3742,39438,3786,39862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT(772,39438,3786,39482)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n22(6666,39500,6806,39540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n22(6766,39340,6902,39380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n22(6686,39320,6826,39400)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n22(6070,41120,6110,41380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n22(5884,41260,5964,41400)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n22(5884,39480,5964,39620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n22(5904,39500,6806,39540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n22(5902,39498,5946,41382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n22(5904,41340,6110,41380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n22(6766,39340,6806,39540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n26(6666,41660,6806,41700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n26(6766,41500,6902,41540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n26(6686,41480,6826,41560)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n26(6418,41660,6806,41700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n26(6418,41580,6458,41700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n26(5954,42160,5994,42260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n26(5722,42220,5994,42260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n26(5722,41580,6458,41620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n26(5722,41580,5762,42260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n26(6766,41500,6806,41700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(7926,36260,7966,36500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(7850,36443,7958,36537)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(7854,36426,7954,36534)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(7884,36460,7966,36500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(6894,37160,6934,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(6774,36986,6874,37094)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(6802,36468,7926,36512)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(6770,36443,6878,36537)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(6766,37180,6934,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(6766,37020,6844,37060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(7882,36287,7926,36480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(6766,37020,6806,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(6802,36468,6846,37062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(6894,37160,7004,37200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n29(7882,36458,7926,36512)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n27(6070,38960,6110,39220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n27(6070,37920,6110,38100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n27(5944,39160,6084,39240)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n27(5974,38040,6054,38180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n27(5994,38060,6110,38100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n27(5992,38058,6036,39222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n27(5994,39180,6110,39220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n25(5954,40000,5994,40100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n25(5704,39980,5784,40120)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n25(5704,39160,5784,39300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n25(5606,39180,5764,39220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n25(5606,38960,5646,39220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n25(5722,39178,5766,40102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n25(5724,40060,5994,40100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n23(5614,38140,5694,38280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n23(5614,37160,5694,37300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n23(5634,37180,5848,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n23(6290,38220,6342,38280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n23(5632,37178,5676,38262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n23(5634,38220,6322,38260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n996(7462,36300,7502,36480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n996(6964,37420,7044,37560)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n996(6964,36280,7044,36420)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n996(6984,36300,7502,36340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n996(6186,37500,7024,37540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n996(6186,37500,6226,37680)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n996(6982,36298,7026,37542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1030(5954,37280,5994,37540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1030(5854,37480,5994,37560)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1030(5902,36698,5946,37542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1030(5804,36698,5912,36742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1030(5836,36698,5946,36742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1030(5904,37500,5994,37540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1388(7926,35180,7966,35440)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1388(7780,36070,7880,36170)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1388(7674,35146,7774,35254)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1388(7704,35180,7966,35220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1388(7694,36100,7850,36140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1388(7694,36060,7734,36140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1388(7584,36026,7684,36134)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1388(7612,35418,7746,35462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1388(7612,35418,7656,36102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1388(7614,36060,7734,36100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1388(7702,35178,7746,35462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1556(5838,35660,5878,36000)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1556(5722,38460,5762,38720)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1556(5434,38380,5514,38520)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1556(5452,37898,5496,38502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1556(5434,35640,5514,35780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1556(5454,35660,5878,35700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1556(5362,37898,5496,37942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1556(5362,36218,5496,36262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1556(5362,36218,5406,37942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1556(5452,35658,5496,36262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1556(5454,38460,5762,38500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](8118,36190,8218,36290)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](8148,36185,8188,36260)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](8062,39438,8106,40922)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](8042,36220,8082,36580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7954,41500,8034,41640)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7945,41318,8043,41480)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7945,41359,8043,41521)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7972,40878,8106,40922)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7926,38960,7966,39140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7810,41580,8014,41620)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7810,41580,7950,41620)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7810,41500,7850,41620)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,39438,8106,39482)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7744,39080,7884,39160)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7794,39100,7966,39140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7765,38970,7863,39132)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7765,38929,7863,39091)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,38988,7836,39142)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,36918,7836,39032)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7767,36886,7861,36994)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7760,36893,7868,36987)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,36538,7836,36962)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7764,36506,7864,36614)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7605,41500,7850,41540)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7200,36540,7300,36580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7162,36918,7836,36962)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7130,36893,7238,36987)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7162,36538,7206,36962)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7134,36506,7234,36614)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7080,36540,7184,36580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7618,38988,7814,39032)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,39120,7836,39213)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7798,41418,7994,41462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7164,36540,7270,36580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,38988,7836,39482)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7972,40878,8016,41462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7972,41418,8016,41622)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](7794,36540,8082,36580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[3](8042,36220,8188,36260)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](7810,40000,7850,40180)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](7679,40189,7769,40351)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](7684,40120,7764,40260)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](7704,40140,7850,40180)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](6222,40440,6362,40520)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](6234,40426,6334,40534)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](6262,40248,7746,40292)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](6244,40221,6406,40319)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](7702,40067,7746,40160)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](6142,40460,6284,40500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](6262,40248,6306,40502)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](6264,40460,6342,40500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[2](7702,40138,7746,40292)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](8158,37980,8198,38160)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7954,39260,8034,39400)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,39199,8043,39361)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,39199,8043,39361)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,37939,8043,38101)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,37939,8043,38101)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7954,37900,8034,38040)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7974,37980,8198,38020)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7694,39340,8014,39380)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7694,39340,7834,39380)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7605,39340,7734,39380)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6874,37900,6954,38040)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6894,37980,8014,38020)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6892,37498,6936,38022)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6802,37498,6936,37542)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6802,37178,6846,37542)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6622,37178,6846,37222)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6622,36858,6666,37222)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6532,36858,6666,36902)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6532,36378,6576,36902)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6514,36300,6594,36440)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6532,36138,6576,36422)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6514,36060,6594,36200)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6186,36380,6574,36420)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6186,36140,6574,36180)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6176,36130,6316,36190)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6070,36540,6226,36580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6040,36540,6140,36580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,37851,8016,38000)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,39150,8016,39280)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](6186,36380,6226,36580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,37978,8016,38042)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,37998,8016,39302)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,39258,8016,39382)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(12274,38700,12354,38840)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(12294,38780,12818,38820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(12265,38389,12363,38551)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(12292,38448,12336,38822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(11212,38448,12336,38492)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(11212,38358,11256,38492)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(9682,38358,11256,38402)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(9322,38448,9726,38492)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(8422,38538,9366,38582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(8422,38448,8466,38582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(952,38448,8466,38492)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(9322,38448,9366,38582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire MISO(9682,38358,9726,38492)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(11870,40620,11910,40880)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(11455,40909,11553,41071)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(11464,40600,11544,40740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(11484,40620,11910,40660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(8872,40968,11526,41012)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(8872,40878,8916,41012)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(7702,40878,8916,40922)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(5272,40968,7746,41012)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(5254,40941,5416,41039)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(5272,40298,5316,41012)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(5254,40280,5334,40420)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(4562,40300,5314,40340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(4562,40000,4602,40340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(7702,40878,7746,41012)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_OUT_I(11482,40618,11526,41012)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(14770,39520,14810,39700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(14622,39951,14784,40049)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(14704,39640,14784,39780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(14724,39660,14810,39700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(13619,41179,13709,41341)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(13624,39951,13786,40049)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(13642,39978,14766,40022)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(13466,41318,13606,41402)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(13552,41238,13686,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(13520,41213,13628,41307)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(12852,41400,13036,41480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(12912,41318,13052,41402)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(12924,41340,13594,41380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(12914,41370,12954,41470)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(12914,41340,12964,41380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(12382,41418,12966,41462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(12382,41373,12426,41462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(11482,41373,12426,41417)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10766,42038,10906,42122)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10852,41418,11526,41462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10834,41391,10996,41489)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10852,41338,10896,41462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10826,42060,10894,42100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10736,42050,10876,42110)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10762,41338,10896,41382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10662,39861,10824,39959)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10762,39888,10806,41382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10478,42060,10866,42100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10104,40106,10204,40214)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10132,39888,10806,39932)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10032,39861,10194,39959)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10014,40290,10054,40390)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10014,40140,10174,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10014,40000,10054,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10014,39970,10054,40070)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(9782,42220,10518,42260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(9782,42160,9822,42260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(9782,42130,9822,42230)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(8152,39888,10176,39932)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(8125,39788,8223,39950)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(8152,39178,8196,39932)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(8134,39160,8214,39300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7774,41320,7854,41460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7765,41089,7863,41251)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7765,41089,7863,41251)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7792,40878,7836,41192)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7765,39829,7863,39991)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7792,39888,8196,39932)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7702,40878,7836,40922)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7702,40158,7836,40202)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7462,41370,7502,41470)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7462,41340,7834,41380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7462,39210,7502,39310)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7462,39180,8194,39220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(13552,41164,13596,41260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(12922,41237,12966,41360)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(13461,41238,13574,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(12857,41340,12914,41380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10816,42030,10883,42130)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7462,39180,7502,39280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7462,41340,7502,41440)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7702,40158,7746,40922)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7792,39888,7836,40202)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(7792,41148,7836,41382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10014,40140,10054,40360)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10132,39888,10176,40182)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10478,42060,10518,42260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10852,41418,10896,42102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(10826,42060,11194,42100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(11482,41373,11526,41462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(12914,41340,12954,41440)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(12922,41338,12966,41462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(13552,41238,13596,41382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(13642,39978,13686,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1549(14722,39658,14766,40022)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(10294,36540,10374,36680)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(10312,36218,10356,36662)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(10302,36198,10442,36282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(10312,35818,10356,36262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(10284,35786,10384,35894)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(10246,36220,10354,36260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(10216,36220,10316,36260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(9938,36620,10354,36660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(9752,35460,9852,35500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(9654,35786,9754,35894)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(9684,35820,10354,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(9682,35458,9726,35862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(9654,35426,9754,35534)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8506,36635,8546,36735)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8506,36540,8546,36705)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8394,36506,8494,36614)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8390,36083,8498,36177)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8422,36108,8466,36582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8394,35786,8494,35894)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8424,35820,9724,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8390,36065,8430,36165)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8390,35820,8464,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(6086,36198,6226,36282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(6172,36108,8466,36152)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(6140,36083,6248,36177)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(6070,36220,6214,36260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(6040,36220,6140,36260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(9632,35460,9704,35500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(6172,36044,6216,36130)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(6194,36220,6260,36260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(10334,36220,10436,36260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(6172,36108,6216,36262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8390,35820,8430,36135)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8422,35818,8466,36152)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(8424,36540,8546,36580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN18_n711(9684,35460,9822,35500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS(10842,35361,11004,35459)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS(10942,34858,10986,35432)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS(592,35388,10986,35432)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SCK(11572,34848,11616,35162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SCK(9322,35118,11616,35162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SCK(9322,35073,9366,35162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SCK(7792,35073,7836,35162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SCK(772,35118,7836,35162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SCK(7792,35073,9366,35117)
[05/28 10:13:32  15831s] <CMD> selectObject Wire RX(15930,37840,15970,38020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire RX(15064,37900,15144,38040)
[05/28 10:13:32  15831s] <CMD> selectObject Wire RX(15055,37579,15153,37741)
[05/28 10:13:32  15831s] <CMD> selectObject Wire RX(10402,37638,10446,37772)
[05/28 10:13:32  15831s] <CMD> selectObject Wire RX(8242,37728,10446,37772)
[05/28 10:13:32  15831s] <CMD> selectObject Wire RX(8242,37638,8286,37772)
[05/28 10:13:32  15831s] <CMD> selectObject Wire RX(952,37638,8286,37682)
[05/28 10:13:32  15831s] <CMD> selectObject Wire RX(10402,37638,15126,37682)
[05/28 10:13:32  15831s] <CMD> selectObject Wire RX(15082,37638,15126,38022)
[05/28 10:13:32  15831s] <CMD> selectObject Wire RX(15084,37980,15970,38020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8968,36746,9012,36854)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8937,37516,9031,37624)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8937,36886,9031,36994)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8930,36893,9038,36987)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8962,36858,9012,36902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8390,37840,8430,37940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8214,37866,8314,37974)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8242,37548,9006,37592)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8210,37523,8318,37617)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8962,36746,9012,36987)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8788,36918,8984,36962)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8242,37548,8286,37942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8244,37900,8430,37940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8962,36858,9006,36962)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8962,36918,9006,37592)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n31(8968,36778,9012,36902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(14770,37980,14810,38160)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(14654,37980,14810,38020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(14654,37840,14694,38020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(14654,37420,14694,37680)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(13264,37340,13344,37480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(13284,37420,14694,37460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(13259,37219,13349,37381)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(13282,37278,13326,37462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(12714,37741,12814,37849)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(12742,37278,13326,37322)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(12715,37178,12813,37340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(12642,36981,12804,37079)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(12742,37008,12786,37322)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(12702,37775,12784,37815)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(10942,37008,12786,37052)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(10924,36981,11086,37079)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(10942,36738,10986,37052)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(10942,36706,10986,36814)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(10842,35721,11004,35819)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(10942,35748,10986,36782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(10104,36090,10148,36230)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(10104,35898,10148,36182)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(10042,35898,10148,35942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(10042,35748,10986,35792)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9942,35721,10104,35819)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9934,35721,10096,35819)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9952,35748,10086,35792)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9952,35478,9996,35792)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9893,35455,10055,35545)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9920,35478,9996,35522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9888,35453,9996,35547)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9920,35430,9964,35570)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9502,35748,9996,35792)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9479,35689,9569,35851)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9502,34778,9546,35792)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(8042,35680,8082,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7944,35786,8044,35894)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7972,35748,9546,35792)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7945,35730,8043,35892)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7346,36838,7486,36922)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7432,36698,7476,36902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7346,36860,7474,36900)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7346,36800,7386,36900)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7342,36698,7476,36742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7342,35748,8016,35792)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7324,35721,7486,35819)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(6325,36458,6423,36620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(6352,35748,7386,35792)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(6334,35721,6496,35819)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(6352,35738,6396,35792)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(6266,35718,6406,35802)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(5954,35740,6394,35780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(5928,36558,6396,36602)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(5896,36533,6004,36627)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(5928,36526,5972,36634)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9920,35304,9964,35522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(9771,35478,9942,35522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(6352,35567,6396,35760)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7972,35644,8016,35770)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(5928,36384,5972,36602)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(13282,37244,13326,37300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(5954,35740,5994,36000)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(6352,35748,6396,36602)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7342,35748,7386,36742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7972,35748,8016,35862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(7974,35820,8082,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(10042,35748,10086,35942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN7_n1555(12742,37278,12786,37817)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(12436,38075,12480,38325)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(12436,38146,12480,38254)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(12364,38151,12526,38249)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(12323,37255,12485,37345)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(11374,37251,11536,37349)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(11374,36940,11454,37080)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(11292,36621,11454,36719)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(11392,36648,11436,37062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(11174,37020,11434,37060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(11174,36800,11214,37060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(9762,36620,9842,36760)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(9782,36540,9822,36710)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(9592,36648,11436,36692)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(9569,36589,9659,36751)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(9592,36538,9636,36692)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(9574,36520,9654,36660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6505,37898,6603,38060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6505,37939,6603,38101)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6532,37978,6576,38042)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6514,37900,6594,38040)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6514,36621,6676,36719)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6532,36648,9636,36692)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6302,37980,6574,38020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6302,37920,6342,38020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6082,37066,6126,37174)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6082,36648,6576,36692)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6064,36621,6226,36719)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(9592,36467,9636,36560)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6302,37790,6365,38020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6532,37817,6576,38000)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6358,37998,6554,38042)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(12262,38178,12404,38222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(12436,38200,12480,38396)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6082,36648,6126,37142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(6532,36648,6576,38042)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(9594,36540,9822,36580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(11392,37018,11436,37322)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(11392,37278,12426,37322)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(12382,37278,12426,38222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n711(12382,38178,12480,38222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(14452,37546,14496,37654)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(14006,37718,14146,37802)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(14092,37658,14496,37702)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(13146,37740,14134,37780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(13146,37740,13286,37780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(13146,37660,13186,37780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(12874,37720,13014,37800)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(12924,37740,13186,37780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(12944,37660,13186,37700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(12822,36801,12984,36899)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(12922,36828,12966,37782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(12562,36828,12966,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(12562,36738,12606,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(11662,36738,12606,36782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10826,36800,10866,37060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10564,36940,10644,37080)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10582,36828,11706,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10564,36801,10726,36899)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10582,35098,10626,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10564,35080,10644,35220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10010,35183,10118,35277)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(9956,35078,10096,35162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10044,35100,10624,35140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10014,35100,10084,35140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10014,35100,10154,35140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(9809,35100,10054,35140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8274,38802,8314,38902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8274,38540,8314,38872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8264,35530,8404,35590)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8194,35520,8334,35600)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8242,35208,10086,35252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8224,35181,8386,35279)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8134,38558,8214,38742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8125,38569,8223,38731)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8152,38538,8196,38672)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8066,38518,8206,38602)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8152,36828,8196,38672)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8052,36801,8214,36899)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8152,36648,8196,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8062,36648,8196,36692)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(7962,35181,8124,35279)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8062,35208,8286,35252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(7024,36610,7164,36670)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(7072,36828,8196,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(7040,36803,7148,36897)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(7072,36618,7116,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(7044,36586,7144,36694)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(6186,36620,7114,36660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(6176,36610,6316,36670)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10042,35027,10086,35120)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8294,35540,8434,35580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8152,38447,8196,38560)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(7978,38628,8174,38672)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(7074,36620,7154,36660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8062,35208,8106,36692)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8242,35208,8286,35582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8244,35540,8314,35580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(8154,38540,8314,38580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10042,35098,10086,35252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10582,36828,10626,37062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(10584,37020,10866,37060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(11662,36738,11706,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(14092,37658,14136,37782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1550(14452,37578,14496,37702)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(9460,39330,9600,39390)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(9124,39260,9204,39400)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(9124,38700,9204,38840)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(9144,38780,9338,38820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(9042,38241,9204,38339)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(9142,38268,9186,38822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(7324,38241,7486,38339)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(7342,38268,9186,38312)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(7342,37368,7386,38312)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(7242,37341,7404,37439)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(6442,37368,7386,37412)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(6424,37341,6586,37439)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(6442,37258,6486,37412)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(6356,37238,6496,37322)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(6418,37260,6484,37300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(6418,37260,6558,37300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(6418,37180,6458,37300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(6213,37180,6458,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(6442,37187,6486,37280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(6294,37260,6438,37300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(9540,39310,9607,39410)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(9142,38778,9186,39382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(9144,39340,9590,39380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1552(9550,39340,9792,39380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(10362,36780,10402,37040)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(10032,37071,10194,37169)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(10132,36778,10176,37142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(10114,36760,10194,36900)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(9852,38871,10014,38969)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(9952,37098,9996,38942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(9925,37080,10023,37242)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(9898,38940,9938,39200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(9744,38906,9844,39014)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(9772,38898,9996,38942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(9745,38880,9843,39042)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(8674,38871,8836,38969)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(8692,38898,8736,38982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(8602,38938,8736,38982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(8570,38783,8678,38877)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(8602,38808,8646,38982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(8516,38758,8656,38842)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(8420,38780,8644,38820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(5902,38808,8646,38852)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(5847,38898,5946,38942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(5824,38839,5914,39001)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(5847,38866,5891,38974)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(8602,38627,8646,38800)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(5847,38724,5891,38920)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(9772,38764,9816,38920)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(5902,38808,5946,38942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(8602,38778,8646,38852)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(8692,38898,9816,38942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(9772,38898,9816,38982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(9774,38940,9938,38980)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(9952,37098,10176,37142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1558(10134,36780,10402,36820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](9994,42060,10094,42100)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](9924,42026,10024,42134)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](9920,41843,10028,41937)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](9918,42060,10064,42100)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](9027,41836,9121,41944)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](9027,36976,9121,37084)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8854,36940,8894,37120)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8854,36380,8894,36580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8738,36540,8894,36580)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8708,36510,8808,36610)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8660,36983,8768,37077)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8664,36906,8764,37014)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8694,36940,8894,36980)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,36378,8736,36982)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8664,36346,8764,36454)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,35458,8736,36422)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8664,35426,8764,35534)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8158,35460,8734,35500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8128,35460,8228,35500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](10044,42060,10144,42100)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,36938,8736,37052)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8738,36540,8778,36615)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8694,36380,8894,36420)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,37008,9096,37052)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](9052,37008,9096,41912)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](9052,41868,9996,41912)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](9952,41868,9996,42102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_slave_inst/SHIFT_REG[4](9954,42060,10064,42100)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n24(6802,42990,6846,43130)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n24(6804,43040,6844,43135)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n24(6702,42831,6864,42929)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n24(6802,42858,6846,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n24(6670,43095,6844,43135)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n24(5954,42380,5994,42480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n24(5812,42858,6846,42902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n24(5794,42831,5956,42929)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n24(5812,42378,5856,42902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n24(5794,42360,5874,42500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n24(5814,42380,5994,42420)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n28(8970,42060,9222,42100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n28(8764,42680,8844,42820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n28(8764,42220,8844,42360)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n28(8784,42300,9010,42340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n28(8782,42298,8826,42742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_slave_inst/n28(8970,42060,9010,42340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n5(12448,42970,12492,43110)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n5(12448,42778,12492,43062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n5(11868,42778,12492,42822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n5(11868,42498,11912,42822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire tx_buf_inst/n5(11868,42450,11912,42590)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12642,40290,12742,40390)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12620,40673,12728,40767)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12652,40458,12696,40742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12624,40426,12724,40534)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12564,41626,12608,41734)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12564,41598,12608,41702)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12566,41600,12606,41700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12566,40460,12694,40500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12566,40320,12606,40500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12562,41598,12608,41642)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12530,41483,12638,41577)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12357,41476,12451,41584)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12382,41508,12606,41552)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12382,40698,12426,41552)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12357,40666,12451,40774)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12364,40698,12426,40742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12332,40673,12440,40767)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12364,40539,12408,40742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12364,40507,12408,40615)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(11290,41740,11330,41920)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(11184,41706,11284,41814)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(11214,41740,11330,41780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(11180,41483,11288,41577)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(11212,41508,11256,41782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9664,40458,9708,40582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9664,40426,9708,40534)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9664,39898,9708,40102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9664,39866,9708,39974)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9560,40583,9668,40677)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9592,40538,9636,40652)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9502,40538,9636,40582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9502,40058,9546,40582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9434,41820,9474,42000)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9387,41746,9481,41854)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9387,41476,9481,41584)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9412,41508,11256,41552)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9412,40608,9456,41552)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9387,40576,9481,40684)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9294,41786,9394,41894)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9322,41778,9456,41822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9290,41753,9398,41847)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7114,41647,7154,41780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7114,39440,7154,39620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7047,41746,7141,41854)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7040,41753,7148,41847)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7072,41738,7116,41822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7044,41706,7144,41814)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7047,40576,7141,40684)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7072,40608,9456,40652)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7044,39546,7144,39654)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7072,39528,7116,40652)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7047,39496,7141,39604)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7040,39503,7148,39597)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6842,43190,6942,43290)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6872,43205,6912,43260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6774,43306,6874,43414)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6802,43258,6846,43382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6777,43006,6871,43114)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6777,41746,6871,41854)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6802,41778,7116,41822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6766,43340,6844,43380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6766,43220,6806,43380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6712,43258,6846,43302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6712,43038,6846,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6680,43013,6788,43107)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6564,42986,6608,43094)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6564,42938,6608,43062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6442,43038,6756,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6410,43013,6518,43107)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6442,42938,6486,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7072,39404,7116,39550)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6898,39528,7094,39572)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12201,40698,12386,40742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7072,41597,7116,41760)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9231,41778,9344,41822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9322,41840,9366,42003)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6442,42938,6608,42982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6712,43038,6756,43302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6802,41778,6846,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(6766,43220,6912,43260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7072,39528,7116,39622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7072,40608,7116,41822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7074,39580,7154,39620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(7074,41740,7154,41780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9322,41778,9366,41862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9412,41508,9456,41822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9324,41820,9474,41860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9412,40608,9636,40652)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9502,40058,9708,40102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(9592,40538,9708,40582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(11212,41508,12426,41552)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12562,41508,12606,41642)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12382,40698,12696,40742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12566,40320,12712,40360)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n801(12672,40320,12712,40395)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6550,37740,6690,37780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6432,40581,6594,40679)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6446,40438,6586,40522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6424,38460,6504,38600)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6442,37738,6486,38582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6424,37720,6504,37860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6438,40460,6574,40500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6438,37740,6690,37780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6096,43090,6236,43150)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6162,43078,6302,43162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6147,43006,6241,43114)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6140,43013,6248,43107)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6154,40581,6316,40679)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6172,40608,6576,40652)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6172,38898,6216,40652)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6113,38875,6275,38965)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6113,38898,6275,38942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6172,38538,6216,38942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6162,38518,6302,38602)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(5954,38820,5994,38920)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(5954,38540,6214,38580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6194,38898,6390,38942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6532,40337,6576,40480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6172,42924,6216,43060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(5998,43038,6194,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6176,43070,6243,43170)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6036,43100,6194,43140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(5954,38540,5994,38890)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6172,40608,6216,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6172,43038,6216,43142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6174,43100,6226,43140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6186,43100,6438,43140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6174,38540,6484,38580)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6532,40458,6576,40652)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1557(6444,37740,6690,37780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](14002,42458,14046,42822)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13732,42458,14046,42502)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13714,42280,13794,42420)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13610,42300,13774,42340)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13610,42180,13650,42340)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13610,41740,13650,41920)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13534,42840,13614,42980)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13552,42778,14046,42822)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13494,42860,13594,42900)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13002,41718,13142,41802)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13014,41740,13650,41780)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13012,41658,13056,41782)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](12772,41658,13056,41702)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](12772,41498,12816,41702)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](12754,41450,12834,41590)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13494,42860,13534,43040)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13552,42778,13596,42902)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[7](13732,42298,13776,42502)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13534,43900,13614,44040)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13525,43650,13623,43812)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13552,42678,13596,43442)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13494,43980,13594,44020)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13439,43609,13529,43771)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13462,43398,13596,43442)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13462,42678,13596,42722)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13437,40486,13531,40594)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13378,40024,13418,40180)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13160,40493,13268,40587)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13192,40458,13236,40562)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13164,40426,13264,40534)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13164,40106,13264,40214)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13194,40140,13418,40180)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](12914,40460,13234,40500)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](12884,40430,12984,40530)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13574,43668,13687,43712)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13192,40138,13236,40502)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13192,40518,13506,40562)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13462,40518,13506,42722)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13462,43398,13506,43712)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13494,43980,13534,44140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13462,43668,13596,43712)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[6](13552,43668,13596,44022)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](11522,43780,11562,43940)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](11392,41258,11436,42582)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](11284,43820,11364,43960)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](11302,42538,11436,42582)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](11302,41258,11436,41302)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](11284,40600,11364,40740)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](10478,40620,10518,40880)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](10024,40600,10104,40740)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](10044,40620,10518,40660)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](10042,40218,10086,40662)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](9862,40218,10086,40262)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](9862,39898,9906,40262)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](9862,39866,9906,39974)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](10478,40620,11344,40660)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](11302,40618,11346,41302)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](11302,42538,11346,43942)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[5](11304,43900,11562,43940)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](10594,42300,10634,42480)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](10032,42278,10172,42362)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](10044,42300,10634,42340)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](10010,41933,10118,42027)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](10042,41958,10086,42342)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9750,44273,9858,44367)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9782,44266,9826,44374)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9640,42026,9684,42134)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9640,41958,10086,42002)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9540,41931,9702,42029)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9574,44271,9736,44369)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9592,44028,9636,44342)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9533,41935,9695,42025)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9592,41958,9684,42002)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9502,44028,9636,44072)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9502,42228,9636,42272)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9640,41884,9684,41980)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9466,41958,9614,42002)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9782,44124,9826,44320)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9502,42228,9546,44072)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9592,41958,9636,42272)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9640,41958,9684,42102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[4](9592,44298,9826,44342)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](8404,43660,8484,43800)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](8395,41719,8493,41881)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](8274,43740,8464,43780)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7855,41719,7953,41881)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7882,41778,7926,41862)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7854,41706,7954,41814)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7810,41740,7850,41920)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7522,41818,7926,41862)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7522,41738,7566,41862)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7504,41660,7584,41800)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7346,41740,7564,41780)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7346,41600,7386,41780)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7880,41818,7926,41881)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7810,41740,7924,41780)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7882,41738,7926,41822)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](8274,43740,8314,44140)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](7882,41778,8466,41822)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[3](8422,41778,8466,43782)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](8134,43180,8214,43320)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](8093,41575,8255,41665)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](8152,41598,8196,43302)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](8134,41400,8214,41540)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7926,41420,8194,41460)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7926,41120,7966,41460)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7522,41598,8196,41642)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7522,41508,7566,41642)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7458,43546,7502,43654)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7458,43418,7502,43622)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7432,43418,7502,43462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7414,43240,7494,43380)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7434,43260,8194,43300)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7346,39440,7386,39620)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7315,39559,7413,39721)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7342,39578,7386,39662)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7324,39560,7404,39700)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](6532,41508,7566,41552)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](6172,41598,6576,41642)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](6154,41571,6316,41669)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](6172,40058,6216,41642)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](6082,40058,6216,40102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](6055,39559,6153,39721)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](6082,39618,6126,40102)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7342,39471,7386,39600)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](6532,41508,6576,41642)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](6082,39618,7386,39662)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7344,39580,7386,39620)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](7432,43258,7476,43462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[1](8152,41418,8196,41642)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](10594,41680,10634,41860)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9835,40598,9933,40760)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9862,40418,9906,40742)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9862,40386,9906,40494)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9745,42848,9843,43010)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9754,41800,9834,41940)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9774,41820,10634,41860)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9672,41751,9834,41849)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9740,41753,9848,41847)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9772,41778,9816,41862)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9772,40698,9816,41822)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9745,40680,9843,40842)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9682,42948,9816,42992)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9655,42930,9753,43092)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9664,43418,9726,43462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9664,43218,9708,43462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9646,43200,9726,43340)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9688,40698,9794,40742)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9598,41778,9794,41822)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9772,41840,9816,42003)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9591,42948,9704,42992)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9646,43186,9726,43462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9682,42948,9726,43462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9772,41778,9816,42992)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_OUT[0](9772,40698,9906,40742)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](15118,42060,15158,42260)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](15002,42060,15158,42100)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](14982,42040,15122,42120)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](14722,42218,14766,42662)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](14704,42200,14784,42340)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](14614,42860,14694,43000)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](14632,42618,14676,42982)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](13726,42940,13766,43460)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](13726,42720,13766,42980)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](12814,43400,12894,43540)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](12834,43420,13766,43460)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](12832,43038,12876,43462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](12804,43006,12904,43114)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](13726,42940,14674,42980)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](14632,42618,14766,42662)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {tx_buf_inst/buffer[7](14724,42220,15158,42260)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN13_rx_state_2(17206,38683,18094,38723)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN13_rx_state_2(17176,38683,17276,38723)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN13_rx_state_2(16346,39798,16486,39882)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN13_rx_state_2(16432,39078,18096,39122)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN13_rx_state_2(16414,39051,16576,39149)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN13_rx_state_2(16394,39820,16474,39860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN13_rx_state_2(16394,39820,16534,39860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN13_rx_state_2(16066,39900,16434,39940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN13_rx_state_2(16284,39820,16414,39860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN13_rx_state_2(16394,39820,16434,39940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_DBTN13_rx_state_2(16432,39078,16476,39862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(17152,35658,17196,35882)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16742,39300,16782,39400)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16742,39180,16782,39370)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16364,38240,16464,38280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16242,38218,16382,38302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16193,38155,16355,38245)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16220,38153,16328,38247)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16252,37278,16296,38222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16152,37251,16314,37349)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16234,35811,16396,35909)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16252,35838,17196,35882)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15698,35680,15738,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15595,35738,15693,35900)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15604,35800,15684,35940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15624,35820,15738,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15214,39320,15354,39400)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15262,39178,15306,39382)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15244,39100,15324,39240)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15162,38781,15324,38879)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15262,38808,15306,39222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15262,37278,16296,37322)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15235,37260,15333,37422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15262,37178,15306,37322)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15252,37158,15392,37242)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15234,37180,15304,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15204,37150,15304,37250)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15140,37183,15274,37223)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(14886,39340,15304,39380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(14876,39330,15016,39390)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(14838,38808,15306,38852)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(14815,38749,14905,38911)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(14838,38776,14882,38884)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15622,35723,15666,35973)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15217,37150,15274,37223)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15234,37150,15274,37280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15114,37180,15254,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16252,38064,16296,38200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16078,38178,16274,38222)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(14838,38634,14882,38830)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15234,37180,15274,37223)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15262,37278,15306,38852)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15622,35818,15666,35882)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15622,35838,16296,35882)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16252,35838,16296,37322)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16252,38178,16296,38282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(16254,38240,16434,38280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(15264,39180,16782,39220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire CS_sync(17152,35658,18276,35702)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16317,36796,16411,36904)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16317,36526,16411,36634)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16342,36558,18636,36602)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16044,37066,16144,37174)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16072,36828,16386,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16040,36803,16148,36897)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16046,37180,16452,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16046,37100,16114,37140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16016,37070,16116,37170)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(15924,37100,16066,37140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16046,37100,16086,37220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16072,36828,16116,37142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_OUT_RDY(16342,36558,16386,36872)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(16522,36738,17646,36782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(15348,43170,15392,43310)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(15348,42778,15392,43262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(15262,42778,15392,42822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(15244,42600,15324,42740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14933,41211,15095,41309)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14933,36895,15095,36985)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14992,36918,16566,36962)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14886,42620,15304,42660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14876,42610,15016,42670)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14814,42620,14926,42660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14812,42490,14856,42630)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14812,41818,14856,42582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14754,42060,14854,42100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14632,42010,14676,42150)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14632,41818,14676,42102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14632,41238,15036,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14605,41179,14703,41341)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14634,42003,14674,42157)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14632,41238,14676,41862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14634,42060,14824,42100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14632,41818,14856,41862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14814,42540,14854,42660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(14992,36918,15036,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(15262,42618,15306,42822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_EN(16522,36738,16566,36962)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n704(16432,37368,17466,37412)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n704(16400,37343,16508,37437)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n704(16432,36378,16476,37412)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n704(16404,36346,16504,36454)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n704(16278,36380,16474,36420)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n704(16278,36080,16318,36420)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n704(16278,36080,16414,36120)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16972,37338,17016,37542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16944,37306,17044,37414)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16850,38063,16958,38157)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16882,37498,16926,38132)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16858,37340,17014,37380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16858,37210,16898,37380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16858,37180,16898,37280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16677,38326,16771,38434)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16670,38333,16778,38427)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16674,38266,16774,38374)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16702,38088,16746,38402)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16677,38056,16771,38164)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16544,38300,16744,38340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(14422,37920,14462,38100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(14272,38088,16746,38132)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(14245,37988,14343,38150)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(14272,38058,14316,38132)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(14254,38040,14334,38180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(13714,38700,13794,38840)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(13714,38040,13794,38180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(13734,38060,14314,38100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(13494,38780,13774,38820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(13394,38780,13534,38820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(13282,38780,13534,38820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(14272,37907,14316,38080)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16702,38177,16746,38320)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(13732,38058,13776,38822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(14274,38060,14462,38100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16702,38298,16746,38402)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16702,38088,16926,38132)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16882,37498,17016,37542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n756(16702,38358,18816,38402)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n922(17090,38460,17130,38690)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n922(16990,37660,17130,37700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n922(16954,38380,17034,38520)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n922(16974,38460,17130,38500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n922(16972,38058,17016,38502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n922(16954,37980,17034,38120)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n922(16972,37658,17016,38102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n922(16962,37638,17102,37722)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n922(16910,37660,16994,37700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n922(16974,37660,17130,37700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n922(16974,38060,17710,38100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n925(17090,40460,17330,40500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n925(17010,40280,17150,40360)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n925(16858,40300,17130,40340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n925(16858,39520,16898,40340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n925(17090,40300,17130,40500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16974,42300,18094,42340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16974,42200,17014,42340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16974,41740,17014,41920)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16864,41660,16944,41800)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16884,41740,17014,41780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16882,41498,16926,41782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16796,41478,16936,41562)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16858,41500,16924,41540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16858,41500,16998,41540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16653,41580,16898,41620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16734,41500,16878,41540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1578(16858,41500,16898,41620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1579(16144,41340,16224,41480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1579(16162,40878,18366,40922)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1579(16135,40860,16233,41022)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1579(16162,40878,16206,41462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(17044,41240,17124,41380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(17064,41260,17710,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(16882,42298,17106,42342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(16882,42058,16926,42342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(16882,42010,16926,42150)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(16742,42060,16924,42100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(16642,42060,16782,42100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(16394,41260,17104,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(16884,42003,16924,42157)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(16394,41260,16434,41420)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(16742,42060,16878,42100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire n1580(17062,41258,17106,42342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(14335,40639,14433,40801)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(14033,41571,14195,41669)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(14092,40698,14136,41642)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(14065,40639,14163,40801)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(13435,41539,13533,41701)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(13462,41598,13506,41862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(13282,41818,13326,41980)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(13192,44880,13236,45200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(13012,39460,13056,39820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12895,42799,12993,42961)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12922,42720,12966,42902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12445,42799,12543,42961)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12445,41629,12543,41791)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12445,41629,12543,41791)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12265,44959,12363,45121)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12202,41688,12246,41822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(11999,39469,12089,39631)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12022,39460,12066,39572)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(11554,39501,11716,39599)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(11513,38515,11675,38605)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(11513,38515,11675,38605)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(11572,38538,11616,38720)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10852,38400,10896,38720)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10375,44959,10473,45121)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10375,44959,10473,45121)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10402,44880,10446,45062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10343,43821,10505,43919)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10343,43848,10505,43892)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10402,43780,10446,43892)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10402,41778,12246,41822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10402,41688,10446,41822)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10312,40058,10356,40742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10222,40698,10266,40880)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10222,40058,10356,40102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10222,38938,10266,40102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10073,43821,10235,43919)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,42768,10176,43892)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10073,42741,10235,42839)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,42709,10176,42871)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,42720,10176,42812)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10105,42439,10203,42601)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,41688,10176,42542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10105,41629,10203,41791)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10105,41629,10203,41791)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,41620,10176,41732)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,40788,10176,41732)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10114,40718,10194,40902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10105,40729,10203,40891)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,38938,10266,38982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,38400,10176,38982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(8952,37431,9114,37529)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(8584,37431,8746,37529)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(8602,37300,8646,37502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7553,38515,7715,38605)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7553,38515,7715,38605)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7612,38400,7656,38582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7612,37818,7656,38582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7585,37800,7683,37962)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7585,37759,7683,37921)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7612,37300,7656,37862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7522,44880,7566,45200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7405,44828,7503,44990)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7405,44869,7503,45031)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7432,44880,7476,44972)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7432,42768,7476,44972)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7405,42750,7503,42912)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7405,42709,7503,42871)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7432,42720,7476,42812)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7432,42498,7476,42812)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7414,42471,7576,42569)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7432,41868,7476,42542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7405,41850,7503,42012)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7405,41809,7503,41971)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7414,40718,7494,40902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7405,40729,7503,40891)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7432,40788,7476,40880)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6865,39068,6963,39230)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6865,39109,6963,39271)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6874,38558,6954,38742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6865,38569,6963,38731)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6892,38628,6936,38720)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6685,40508,6783,40670)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6685,40549,6783,40711)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6653,39685,6815,39775)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6653,39708,6815,39752)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6712,39708,6756,39820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7438,37818,7634,37862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7438,38538,7634,38582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(11398,38538,11594,38582)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6718,38628,6914,38672)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6718,39168,6914,39212)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6538,39708,6734,39752)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6734,40608,6930,40652)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7258,40788,7454,40832)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(9958,40788,10154,40832)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7258,41868,7454,41912)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7258,42768,7454,42812)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(9985,42768,10154,42812)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7258,44928,7454,44972)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6712,39708,6756,40652)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6712,40608,6756,40880)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6892,38628,6936,39212)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(6892,39168,6936,39820)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7432,40788,7476,41912)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7432,41868,7476,41980)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7612,34848,7656,37862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7612,38538,7656,38720)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(8602,37458,9096,37502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(9052,37458,9096,37660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,40788,10176,40880)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(7432,42498,10176,42542)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,42498,10176,42812)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10222,40698,10356,40742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,41688,10446,41732)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10132,43848,10446,43892)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10402,43848,10446,45062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10402,45018,10446,45200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(11572,38538,11616,39572)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(11572,39528,12066,39572)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(10402,45018,12336,45062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12292,45018,12336,45200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12202,41688,12516,41732)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12472,41688,12516,41980)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12472,41688,12516,42902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(12472,42858,12966,42902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(13282,41818,13506,41862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(13462,41598,14136,41642)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(14092,40698,14406,40742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN21_rst(14362,40698,14406,40880)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(15584,39580,15624,39770)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(15602,39730,15624,39770)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(15509,39649,15599,39811)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(15532,39578,15576,39752)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(15514,39560,15594,39700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14712,39681,14874,39779)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14812,39708,15576,39752)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14812,39438,14856,39752)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14812,33858,14856,36782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14722,39438,14856,39482)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14722,36738,14766,39482)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14254,40060,14334,40200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14254,39681,14416,39779)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14272,39708,14316,40182)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14190,40140,14230,40320)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(15532,39527,15576,39600)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14190,40140,14314,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14722,36738,14856,36782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(14272,39708,14856,39752)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_EN(15534,39580,15624,39620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(16510,41627,16550,41860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(16510,41597,16550,41697)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(16278,41820,16318,41940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15582,41900,16318,41940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15582,41820,15622,41940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15442,36468,15486,40922)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15442,34668,15486,35432)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15334,41740,15414,41880)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15334,41240,15414,41380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15325,41138,15423,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15325,41179,15423,41341)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15352,41238,15396,41302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15352,40878,15396,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15352,36468,15486,36512)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15352,35388,15396,36512)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(14074,41260,15394,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(14074,41120,14114,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15178,41238,15374,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15352,41280,15396,41463)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15352,41258,15396,41862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15352,35388,15486,35432)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15352,40878,15486,40922)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(15354,41820,15622,41860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire SPI_LD(16278,41820,16550,41860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15234,43280,15274,43460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15154,43340,15234,43480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15172,43098,15216,43462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15172,36648,15216,41642)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15082,43098,15216,43142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(14982,42831,15144,42929)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(14982,42831,15144,42929)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15082,41598,15216,41642)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15082,36648,15216,36692)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15082,35208,15216,35252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(14422,42620,14462,42740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(14422,42590,14462,42690)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(14362,42858,15126,42902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(14335,42758,14433,42920)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(14362,42698,14406,42902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(14314,42680,14454,42760)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13434,43706,13534,43814)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13362,43461,13524,43559)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13462,42858,14406,42902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13362,42831,13524,42929)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13378,43740,13504,43780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13376,43066,13420,43174)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13376,43038,13506,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13259,43609,13349,43771)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13282,43488,13326,43712)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13223,43465,13385,43555)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13255,42840,13353,43002)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13282,42858,13506,42902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(11638,43840,11678,44180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(11464,44060,11544,44200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(11482,43668,13326,43712)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(11464,43641,11626,43739)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9896,44050,9940,44190)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9896,43898,9940,44142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9878,43145,9958,43335)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9896,43098,9940,43262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9763,43868,9825,44052)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9672,43911,9834,44009)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9772,43898,9816,43982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9745,43650,9843,43812)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9772,43668,11526,43712)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9772,43218,9816,43712)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9754,43148,9834,43332)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9745,43159,9843,43321)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9772,43098,9816,43262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(8602,43218,9816,43262)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(8584,43191,8746,43289)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(8442,44019,8626,44081)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(8512,43898,8556,44072)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(8426,43878,8566,43962)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(8512,43578,8646,43622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(8390,43900,8554,43940)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7432,44028,8556,44072)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7400,44003,7508,44097)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7432,43978,7476,44072)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7404,43946,7504,44054)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7405,43748,7503,43910)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7432,43848,7476,44022)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7346,43980,7474,44020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7346,43840,7386,44020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7252,43848,7476,43892)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7225,43748,7323,43910)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7227,44070,7271,44210)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7227,43898,7296,43942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(14296,42700,14462,42740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7432,43804,7476,43870)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(8512,43847,8556,43920)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9794,43938,9990,43982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7227,43898,7271,44162)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(7252,43848,7296,43942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(8390,43900,8430,44080)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(8512,43578,8556,43942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(8602,43218,8646,43622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9772,43668,9816,43982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9772,43098,9940,43142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(9772,43898,9940,43942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(11482,43668,11526,44182)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(11484,44140,11678,44180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13282,42858,13326,43532)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13376,43038,13420,43142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13378,43740,13418,44080)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13462,42858,13506,43082)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13282,43488,13506,43532)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(13462,43488,13506,43782)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(14364,42700,14462,42740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15082,35208,15126,36692)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15082,41598,15126,42902)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15082,42858,15126,43142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15172,34848,15216,35252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire TX_LD(15174,43420,15274,43460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[7](12715,37980,12813,38142)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[7](12742,37978,12786,38042)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[7](12694,37960,12834,38040)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[7](12625,37898,12723,38060)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[7](12450,37980,12784,38020)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[7](12450,37840,12490,38020)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[7](12568,37998,12674,38042)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[7](12742,38020,12786,38196)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[7](12652,34218,12696,38042)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[7](12652,37998,12786,38042)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[6](10073,35275,10235,35365)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[6](10100,35273,10208,35367)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[6](10125,35446,10169,35554)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[6](10125,35418,10176,35462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[6](9958,35298,10154,35342)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[6](10125,35418,10169,35522)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[6](10132,34218,10176,35342)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[6](10132,35298,10176,35462)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[4](8125,35509,8223,35671)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[4](7810,35680,7850,35860)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[4](7674,35786,7774,35894)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[4](7702,35568,8196,35612)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[4](7684,35541,7846,35639)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[4](7702,35568,7746,35862)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[4](7704,35820,7850,35860)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[4](8152,33498,8196,35612)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[3](8044,36780,8124,36920)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[3](8062,34938,8106,36902)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[3](7578,36860,8104,36900)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[3](7578,36800,7618,36900)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[2](5722,35740,5762,36000)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[2](5605,35648,5703,35810)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[2](5605,35689,5703,35851)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[2](5632,35738,5676,35792)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[2](5604,35706,5704,35814)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[2](5632,35388,5676,35792)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[2](5542,35388,5676,35432)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[2](5632,35567,5676,35760)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[2](5458,35748,5654,35792)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[2](5542,33858,5586,35432)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[2](5634,35740,5762,35780)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[1](5902,35208,5946,36242)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[1](5712,36441,5874,36539)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[1](5812,36198,5946,36242)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[1](5812,35208,5946,35252)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[1](5524,36620,5604,36760)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[1](5542,36468,5856,36512)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[1](5524,36441,5686,36539)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[1](5542,36468,5586,36742)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[1](5544,36700,5742,36740)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[1](5812,33768,5856,35252)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[1](5812,36198,5856,36512)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[0](9852,35001,10014,35099)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[0](9574,36140,9654,36280)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[0](9565,34928,9663,35090)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[0](9861,36220,9941,36270)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[0](9592,35028,9636,36262)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire {SPI_IN[0](9594,36220,9902,36260)}
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(17214,41946,17314,42054)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(17214,40586,17314,40694)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16944,38810,17044,38910)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16854,40586,16954,40694)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16882,38938,16926,40662)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16858,40620,16924,40660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16792,38938,16926,38982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16792,38838,16836,38982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16764,38806,16864,38914)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16760,38693,16868,38787)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16792,38718,16836,38882)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16764,37706,16864,37814)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16184,37740,16834,37780)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16854,40620,16898,40700)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16792,37738,16836,38762)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16858,40620,16898,40859)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16794,38840,17014,38880)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16884,40620,17284,40660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(17242,40618,17286,42022)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(17244,41980,18174,42020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN25_RX(16792,38718,19176,38762)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_LD(17305,35779,17403,35941)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_LD(17332,35838,17556,35882)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_LD(17332,33498,17376,35882)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_LD(17261,37738,17305,37862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_LD(17261,37706,17305,37814)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_LD(17242,37908,17556,37952)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_LD(17215,37849,17313,38011)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_LD(17242,37818,17286,37952)
[05/28 10:13:32  15831s] <CMD> selectObject Wire PKT_LD(17242,37818,17305,37862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(17035,36319,17133,36481)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(17062,36240,17106,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(16765,35149,16863,35311)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(16792,35140,16836,35252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(16585,36319,16683,36481)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(16612,35208,16656,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(16585,35149,16683,35311)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(15442,35140,15486,35500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(15352,36378,16656,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(15325,36319,15423,36481)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(15352,36240,15396,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(14494,40678,14634,40762)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(14542,40560,14586,40742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(14425,36319,14523,36481)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(14452,36240,14496,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(14425,35329,14523,35491)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(14335,36319,14433,36481)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(14362,36378,14496,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(14362,35388,14406,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(14335,35329,14433,35491)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(13075,40639,13173,40801)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(13075,40639,13173,40801)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(13084,40620,13164,40760)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(13102,40428,13146,40742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(13012,40428,13146,40472)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(13012,38988,13146,39032)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(12832,36378,14406,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(12805,36319,12903,36481)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(12832,36240,12876,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(12742,35140,12786,35500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(11905,36319,12003,36481)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(11905,36319,12003,36481)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(11932,36240,11976,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(11932,35388,11976,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(11905,35329,12003,35491)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(11905,35329,12003,35491)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(11932,35388,11976,35500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(13012,38988,13056,40472)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(13102,34128,13146,39032)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(13102,40698,13146,40880)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(14362,35388,14496,35432)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(14452,35388,14496,35500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(13104,40700,14584,40740)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(16612,33948,16656,35252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(16612,35208,16836,35252)
[05/28 10:13:32  15831s] <CMD> selectObject Wire FE_OFN23_rst(16612,36378,17106,36422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17322,36940,17362,37080)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17194,36920,17334,37000)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17210,36893,17318,36987)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17224,36848,17304,37032)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17215,36859,17313,37021)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17142,35451,17304,35549)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17242,35478,18456,35522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(16054,35740,16134,35880)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(16054,35451,16216,35549)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(16072,35478,16116,35862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(16072,34938,16116,35522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(15930,35820,16114,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(15930,35680,15970,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(14164,44380,14244,44520)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(14164,42280,14244,42420)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13958,44460,14224,44500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13958,42300,13998,42480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13958,40140,13998,40320)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13864,42280,14004,42360)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13912,42093,13956,42342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13902,42073,14042,42157)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13912,41258,13956,42137)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13894,41240,13974,41380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13894,41168,13974,41352)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13885,41179,13983,41341)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13912,41058,13956,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13812,41031,13974,41129)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13812,40221,13974,40319)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13862,42095,13954,42135)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13842,41260,13954,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13842,41120,13882,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13705,40148,13803,40310)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13732,40138,13776,40292)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13714,40120,13794,40260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13732,39098,13776,40182)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13714,39080,13794,39220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13673,38961,13835,39059)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13610,40140,13774,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13610,40020,13650,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13494,39100,13774,39140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13462,38988,13776,39032)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13462,38898,13506,39032)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12562,38898,12606,39032)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12292,41058,13956,41102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12184,38961,12346,39059)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12202,38938,12246,39032)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12202,38298,12246,38982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12084,38986,12184,39094)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12112,38938,12246,38982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12112,38298,12246,38342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12094,37960,12174,38100)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12102,39020,12154,39060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12102,38960,12142,39060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12022,41148,12336,41192)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11720,45378,11828,45422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11638,41120,11678,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11572,45378,11796,45422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11472,45261,11634,45359)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11454,37946,11554,38054)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11455,37890,11553,38052)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11406,37980,11524,38020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11406,35820,11446,36000)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11302,41238,12066,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11302,41148,11346,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11279,35239,11369,35401)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11302,34578,11346,35342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11290,35820,11446,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11290,35680,11330,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11194,37881,11356,37979)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11203,35858,11265,36042)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11153,35901,11315,35999)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11212,35818,11256,35972)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11184,35786,11284,35894)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11112,35541,11274,35639)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11185,35280,11283,35442)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11212,35298,11256,35612)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11104,45500,11184,45640)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11104,45261,11266,45359)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11122,45288,11166,45622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11122,44458,11166,45332)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11104,44380,11184,44520)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11104,43400,11184,43540)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11022,41238,11162,41322)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11032,41148,11346,41192)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11000,41123,11108,41217)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10942,45580,11164,45620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10942,45440,10982,45620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10942,44460,11164,44500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10942,43420,10982,43600)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10834,43340,10914,43480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10852,42458,10896,43462)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10826,42300,10866,42480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10826,41260,11074,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10762,42458,10896,42502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10753,42248,10815,42432)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10646,42318,10922,42362)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10762,42298,10806,42362)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10714,42280,10854,42360)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10744,41121,10906,41219)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10762,41148,11076,41192)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10710,41120,10750,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10644,37946,10744,38054)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10672,37908,11256,37952)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10645,37890,10743,38052)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10474,41185,10554,41375)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10492,41148,10806,41192)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10474,41121,10636,41219)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10478,37980,10714,38020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10478,37840,10518,38020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(9119,35509,9209,35671)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(9142,35568,9186,37142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(9142,34578,9186,35612)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(9084,37098,9186,37142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(9052,37098,9160,37142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8584,45500,8664,45640)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8602,45288,11166,45332)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8584,45261,8746,45359)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8602,44698,8646,45332)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8512,44698,8646,44742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8512,44618,8556,44742)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8426,44598,8566,44682)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8512,38218,8556,38502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8426,38198,8566,38282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8410,38220,8554,38260)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8323,41438,8385,41622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8314,41481,8476,41579)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8314,41240,8394,41380)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8314,41121,8476,41219)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8332,41148,10536,41192)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8262,41139,8446,41201)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8332,40248,8376,41192)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8323,40178,8385,40362)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8273,40221,8435,40319)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8332,40138,8376,40292)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8314,40060,8394,40200)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8332,39098,8376,40182)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8314,39080,8394,39220)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8332,38458,8376,39142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8274,44620,8554,44660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8274,44460,8314,44660)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8224,42220,8304,42360)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8242,41818,8376,41862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8158,41260,8374,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8158,41120,8198,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8158,39100,8374,39140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8158,38960,8198,39140)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8042,45580,8644,45620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8042,45440,8082,45620)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8042,44460,8314,44500)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8042,42300,8284,42340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8042,42160,8082,42340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8042,40140,8374,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8042,40000,8082,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11121,35298,11234,35342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11065,35928,11234,35972)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17068,36918,17264,36962)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17242,36960,17286,37143)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10672,37804,10716,37930)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11482,37804,11526,37930)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8358,38225,8478,38265)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12082,39003,12184,39080)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12082,39003,12142,39060)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8185,40248,8354,40292)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8332,41084,8376,41170)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11032,41084,11076,41170)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13934,41238,14130,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10492,41280,10536,41373)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8158,41508,8354,41552)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10588,42318,10784,42362)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8042,42300,8082,42480)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8042,44460,8082,44640)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8242,41818,8286,42342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8332,41148,8376,41302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8332,41148,8376,41552)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8332,41508,8376,41862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8332,38458,8556,38502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(8602,45288,8646,45622)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10492,41148,10536,41302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10672,37908,10716,38022)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10494,41260,10750,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10762,41148,10806,42362)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10762,42318,10806,42502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10826,41260,10866,41420)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10764,42300,10866,42340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10854,43420,10982,43460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10942,44460,10982,44640)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11032,41148,11076,41302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(10942,43420,11164,43460)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11122,43418,11166,44502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(9142,35568,11256,35612)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11212,35568,11256,35862)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11212,35928,11256,37952)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11214,35820,11330,35860)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11212,35298,11346,35342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11406,37980,11446,38160)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11212,37908,11526,37952)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11482,37908,11526,38022)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11122,45288,11616,45332)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11572,45288,11616,45422)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11034,41260,11678,41300)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12022,41148,12066,41282)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(11484,37980,12154,38020)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12112,37978,12156,38342)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12112,38938,12156,39062)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12292,41058,12336,41192)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12202,38988,12606,39032)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(12562,38898,13506,38942)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13494,39100,13534,39280)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13732,38988,13776,39142)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13732,40248,13956,40292)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13912,40248,13956,41102)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13912,41238,13956,41302)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13734,40140,13998,40180)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13914,42300,13998,42340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13958,44460,13998,44640)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(13958,42300,14224,42340)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(14182,42298,14226,44502)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(15930,35820,15970,36000)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(16072,35478,17286,35522)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17242,35478,17286,36962)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17242,36918,17286,36982)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17244,36940,17362,36980)
[05/28 10:13:32  15831s] <CMD> selectObject Wire clk(17242,36918,19086,36962)
[05/28 10:13:32  15831s] <CMD> selectWire 1.1440 45.0100 3.9740 45.0700 1 gnd
[05/28 10:13:32  15831s] <CMD> selectWire 1.1440 43.9300 3.9740 43.9900 1 gnd
[05/28 10:13:32  15831s] <CMD> selectWire 1.1440 42.8500 3.9740 42.9100 1 gnd
[05/28 10:13:32  15831s] <CMD> selectVia 2.5440 43.3750 3.5440 43.4650 2 vdd
[05/28 10:13:32  15831s] <CMD> selectWire 2.5440 43.3900 3.9740 43.4500 1 vdd
[05/28 10:13:32  15831s] <CMD> selectVia 2.5440 44.4550 3.5440 44.5450 2 vdd
[05/28 10:13:32  15831s] <CMD> selectWire 2.5440 44.4700 3.9740 44.5300 1 vdd
[05/28 10:13:32  15831s] <CMD> selectVia 2.5440 45.5350 3.5440 45.6250 2 vdd
[05/28 10:13:32  15831s] <CMD> selectWire 2.5440 45.5500 3.9740 45.6100 1 vdd
[05/28 10:13:32  15831s] <CMD> selectWire 1.1440 41.7700 3.9740 41.8300 1 gnd
[05/28 10:13:32  15831s] <CMD> selectWire 2.5440 42.3100 3.9740 42.3700 1 vdd
[05/28 10:13:32  15831s] <CMD> selectVia 2.5440 42.2950 3.5440 42.3850 2 vdd
[05/28 10:13:32  15831s] <CMD> selectWire 2.5440 41.2300 3.9740 41.2900 1 vdd
[05/28 10:13:32  15831s] <CMD> selectVia 2.5440 41.2150 3.5440 41.3050 2 vdd
[05/28 10:13:32  15831s] <CMD> selectWire 2.5440 40.1500 3.9740 40.2100 1 vdd
[05/28 10:13:32  15831s] <CMD> selectVia 2.5440 40.1350 3.5440 40.2250 2 vdd
[05/28 10:13:32  15831s] <CMD> selectWire 2.5440 39.0700 3.9740 39.1300 1 vdd
[05/28 10:13:32  15831s] <CMD> selectVia 2.5440 39.0550 3.5440 39.1450 2 vdd
[05/28 10:13:32  15831s] <CMD> selectWire 1.1440 38.5300 3.9740 38.5900 1 gnd
[05/28 10:13:32  15831s] <CMD> selectWire 1.1440 39.6100 3.9740 39.6700 1 gnd
[05/28 10:13:32  15831s] <CMD> selectWire 1.1440 40.6900 3.9740 40.7500 1 gnd
[05/28 10:13:32  15831s] <CMD> selectWire 2.5440 37.9900 3.9740 38.0500 1 vdd
[05/28 10:13:32  15831s] <CMD> selectVia 2.5440 37.9750 3.5440 38.0650 2 vdd
[05/28 10:13:32  15831s] <CMD> selectWire 2.5440 36.9100 3.9740 36.9700 1 vdd
[05/28 10:13:32  15831s] <CMD> selectVia 2.5440 36.8950 3.5440 36.9850 2 vdd
[05/28 10:13:32  15831s] <CMD> selectWire 2.5440 35.8300 3.9740 35.8900 1 vdd
[05/28 10:13:32  15831s] <CMD> selectVia 2.5440 35.8150 3.5440 35.9050 2 vdd
[05/28 10:13:32  15831s] <CMD> selectWire 1.1440 35.2900 3.9740 35.3500 1 gnd
[05/28 10:13:32  15831s] <CMD> selectWire 1.1440 36.3700 3.9740 36.4300 1 gnd
[05/28 10:13:32  15831s] <CMD> selectWire 1.1440 37.4500 3.9740 37.5100 1 gnd
[05/28 10:13:32  15831s] <CMD> selectMarker 6.8820 43.2900 6.9120 43.3050 1 1 2
[05/28 10:13:32  15831s] <CMD> selectMarker 6.8820 43.2900 6.9120 43.3050 1 1 105
[05/28 10:13:32  15831s] <CMD> selectMarker 6.8820 43.2900 6.9120 43.3050 1 1 105
[05/28 10:13:32  15831s] <CMD> selectMarker 6.8820 43.2900 6.9120 43.3050 1 1 2
[05/28 10:13:32  15831s] <CMD> selectMarker 8.7380 36.5100 8.7780 36.5200 1 1 6
[05/28 10:13:32  15831s] <CMD> selectMarker 12.6820 40.2900 12.7120 40.2950 1 1 6
[05/28 10:13:32  15831s] <CMD> selectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:32  15831s] <CMD> selectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:32  15831s] <CMD> selectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:32  15831s] <CMD> selectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:32  15831s] <CMD> selectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:32  15831s] <CMD> selectMarker 8.7380 36.5100 8.7780 36.5200 1 1 6
[05/28 10:13:32  15831s] <CMD> selectMarker 12.6820 40.2900 12.7120 40.2950 1 1 6
[05/28 10:13:32  15831s] <CMD> selectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:32  15831s] <CMD> selectMarker 8.1480 36.2800 8.1880 36.2900 1 1 6
[05/28 10:13:32  15831s] <CMD> selectMarker 8.1480 36.2800 8.1880 36.2900 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_LD_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_LD_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_LD_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_LD_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_LD_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_LD_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 37.4500 3.9740 37.5100 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 37.4500 3.9740 37.5100 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 36.3700 3.9740 36.4300 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 36.3700 3.9740 36.4300 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 35.2900 3.9740 35.3500 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 35.2900 3.9740 35.3500 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 35.8150 3.5440 35.9050 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 35.8150 3.5440 35.9050 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 35.8300 3.9740 35.8900 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 35.8300 3.9740 35.8900 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 36.8950 3.5440 36.9850 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 36.8950 3.5440 36.9850 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectInst U1057
[05/28 10:13:40  15835s] <CMD> deselectInst U1057
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1057/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1057/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1057/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1057/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1177/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1177/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1177/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1177/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1177/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1177/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1201
[05/28 10:13:40  15835s] <CMD> deselectInst U1201
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2006/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2006/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2006/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2006/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2006/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2006/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2006/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2006/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1057/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1057/X
[05/28 10:13:40  15835s] <CMD> deselectInst U2006
[05/28 10:13:40  15835s] <CMD> deselectInst U2006
[05/28 10:13:40  15835s] <CMD> deselectInst U1177
[05/28 10:13:40  15835s] <CMD> deselectInst U1177
[05/28 10:13:40  15835s] <CMD> deselectInst U2020
[05/28 10:13:40  15835s] <CMD> deselectInst U2020
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2020/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2020/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2020/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2020/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2020/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2020/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1187/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1187/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1187/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1187/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1187/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1187/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1187/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1187/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1187/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1187/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin TX_EN_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin TX_EN_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin TX_EN_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin TX_EN_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin TX_EN_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin TX_EN_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1199
[05/28 10:13:40  15835s] <CMD> deselectInst U1199
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,44880,10446,45062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,44880,10446,45062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10375,44959,10473,45121)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10375,44959,10473,45121)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10375,44959,10473,45121)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10375,44959,10473,45121)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10852,38400,10896,38720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10852,38400,10896,38720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11572,38538,11616,38720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11572,38538,11616,38720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11513,38515,11675,38605)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11513,38515,11675,38605)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11513,38515,11675,38605)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11513,38515,11675,38605)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11554,39501,11716,39599)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11554,39501,11716,39599)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12022,39460,12066,39572)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12022,39460,12066,39572)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11999,39469,12089,39631)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11999,39469,12089,39631)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12202,41688,12246,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12202,41688,12246,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12265,44959,12363,45121)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12265,44959,12363,45121)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12445,41629,12543,41791)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12445,41629,12543,41791)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12445,41629,12543,41791)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12445,41629,12543,41791)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12445,42799,12543,42961)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12445,42799,12543,42961)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12922,42720,12966,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12922,42720,12966,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12895,42799,12993,42961)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12895,42799,12993,42961)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13012,39460,13056,39820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13012,39460,13056,39820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7258,40788,7454,40832)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7258,40788,7454,40832)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6734,40608,6930,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6734,40608,6930,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6538,39708,6734,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6538,39708,6734,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6718,39168,6914,39212)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6718,39168,6914,39212)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6718,38628,6914,38672)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6718,38628,6914,38672)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11398,38538,11594,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11398,38538,11594,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7438,38538,7634,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7438,38538,7634,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7438,37818,7634,37862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7438,37818,7634,37862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6712,39708,6756,39820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6712,39708,6756,39820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6653,39708,6815,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6653,39708,6815,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6653,39685,6815,39775)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6653,39685,6815,39775)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6685,40549,6783,40711)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6685,40549,6783,40711)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1873/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1873/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1873/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1873/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1871
[05/28 10:13:40  15835s] <CMD> deselectInst U1871
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1871/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1871/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1871/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1871/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1871/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1871/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1871/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1871/X
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[4]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[4]}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2016/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8394,35786,8494,35894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8394,35786,8494,35894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8422,36108,8466,36582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8422,36108,8466,36582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8390,36083,8498,36177)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8390,36083,8498,36177)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8394,36506,8494,36614)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8394,36506,8494,36614)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8506,36540,8546,36705)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8506,36540,8546,36705)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8506,36635,8546,36735)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8506,36635,8546,36735)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9654,35426,9754,35534)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9654,35426,9754,35534)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9682,35458,9726,35862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9682,35458,9726,35862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9684,35820,10354,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9684,35820,10354,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9654,35786,9754,35894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9654,35786,9754,35894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6172,36044,6216,36130)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6172,36044,6216,36130)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9632,35460,9704,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9632,35460,9704,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6040,36220,6140,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6040,36220,6140,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6070,36220,6214,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6070,36220,6214,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6140,36083,6248,36177)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6140,36083,6248,36177)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6172,36108,8466,36152)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6172,36108,8466,36152)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6086,36198,6226,36282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6086,36198,6226,36282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8390,35820,8464,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8390,35820,8464,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8390,36065,8430,36165)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8390,36065,8430,36165)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8424,35820,9724,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8424,35820,9724,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7324,35721,7486,35819)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7324,35721,7486,35819)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7342,35748,8016,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7342,35748,8016,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7342,36698,7476,36742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7342,36698,7476,36742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7346,36800,7386,36900)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7346,36800,7386,36900)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7346,36860,7474,36900)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7346,36860,7474,36900)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7432,36698,7476,36902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7432,36698,7476,36902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7346,36838,7486,36922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7346,36838,7486,36922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7945,35730,8043,35892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7945,35730,8043,35892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7972,35748,9546,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7972,35748,9546,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7944,35786,8044,35894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7944,35786,8044,35894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9752,35460,9852,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9752,35460,9852,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9938,36620,10354,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9938,36620,10354,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10216,36220,10316,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10216,36220,10316,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10246,36220,10354,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10246,36220,10354,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10284,35786,10384,35894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10284,35786,10384,35894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10312,35818,10356,36262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10312,35818,10356,36262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10302,36198,10442,36282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10302,36198,10442,36282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10312,36218,10356,36662)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10312,36218,10356,36662)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10294,36540,10374,36680)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10294,36540,10374,36680)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[5]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[5]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9222,41211,9384,41309)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9222,41211,9384,41309)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9434,40575,9474,40740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9434,40575,9474,40740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n34(12332,41578,12376,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n34(12332,41578,12376,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n34(11752,41818,11796,42182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n34(11752,41818,11796,42182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n34(11752,41818,12376,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n34(11752,41818,12376,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n34(11752,42090,11796,42230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n34(11752,42090,11796,42230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n34(12332,41530,12376,41670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n34(12332,41530,12376,41670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12448,40158,12512,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12448,40158,12512,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11394,39980,11542,40020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11394,39980,11542,40020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12430,40158,12512,40294)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12430,40158,12512,40294)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15713,40068,16116,40112)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15713,40068,16116,40112)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15999,40378,16043,40502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15999,40378,16043,40502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15713,39999,15757,40112)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15713,39999,15757,40112)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15713,39887,15757,40021)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15713,39887,15757,40021)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15713,39951,15757,40091)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15713,39951,15757,40091)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15681,40043,15789,40137)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15681,40043,15789,40137)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15999,40378,16116,40422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15999,40378,16116,40422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15999,40426,16043,40534)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(15999,40426,16043,40534)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(16040,40043,16148,40137)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(16040,40043,16148,40137)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15712,41338,15936,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15712,41338,15936,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(14362,41418,14406,41782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(14362,41418,14406,41782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(14262,41391,14424,41489)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(14262,41391,14424,41489)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(14364,41740,14578,41780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(14364,41740,14578,41780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(14344,41660,14424,41800)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(14344,41660,14424,41800)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(14538,41740,14578,41920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(14538,41740,14578,41920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n37(10132,39178,10176,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n37(10132,39178,10176,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n37(10024,38620,10104,38760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n37(10024,38620,10104,38760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n37(10042,38698,10086,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n37(10042,38698,10086,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n37(10042,39258,10176,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n37(10042,39258,10176,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n37(10114,39100,10194,39240)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n37(10114,39100,10194,39240)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15712,41338,15756,41542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15712,41338,15756,41542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15714,41500,15950,41540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15714,41500,15950,41540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15694,41420,15774,41560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15694,41420,15774,41560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15874,40780,15954,40920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15874,40780,15954,40920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15892,40858,15936,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n689(15892,40858,15936,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13724,41010,13768,41150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13724,41010,13768,41150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13724,41058,13768,41222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13724,41058,13768,41222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13724,41178,13776,41222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13724,41178,13776,41222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13732,41178,13776,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13732,41178,13776,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13673,41395,13835,41485)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13673,41395,13835,41485)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13732,41418,14406,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/N5(13732,41418,14406,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6802,43398,6846,43802)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6802,43398,6846,43802)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6628,43758,6824,43802)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6628,43758,6824,43802)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6802,43584,6846,43780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6802,43584,6846,43780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6802,43398,8466,43442)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6802,43398,8466,43442)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6784,43371,6946,43469)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6784,43371,6946,43469)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6774,43726,6874,43834)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6774,43726,6874,43834)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6775,43699,6873,43861)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6775,43699,6873,43861)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6775,43658,6873,43820)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](6775,43658,6873,43820)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](8422,43398,8466,43532)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](8422,43398,8466,43532)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](8422,43488,9546,43532)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](8422,43488,9546,43532)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](9502,43398,10086,43442)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](9502,43398,10086,43442)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8602,40518,8646,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8602,40518,8646,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8584,40491,8746,40589)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8584,40491,8746,40589)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8602,40518,9456,40562)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8602,40518,9456,40562)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8602,40968,8664,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8602,40968,8664,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8620,40968,8664,41102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8620,40968,8664,41102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8620,41010,8664,41150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(8620,41010,8664,41150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(9394,40040,9474,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(9394,40040,9474,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(9385,40418,9483,40580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(9385,40418,9483,40580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10042,43258,10086,43442)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10042,43258,10086,43442)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](9502,43398,9546,43532)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](9502,43398,9546,43532)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9322,40698,9366,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9322,40698,9366,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(8781,41238,8825,41564)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(8781,41238,8825,41564)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9148,40698,9344,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9148,40698,9344,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9322,40524,9366,40720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9322,40524,9366,40720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(8763,41211,8925,41309)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(8763,41211,8925,41309)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(8781,41238,9366,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(8781,41238,9366,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(8781,41488,8825,41596)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(8781,41488,8825,41596)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9324,40700,9474,40740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9324,40700,9474,40740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9274,40670,9414,40770)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9274,40670,9414,40770)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9263,40675,9425,40765)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9263,40675,9425,40765)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9222,40671,9384,40769)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n36(9222,40671,9384,40769)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7528,45558,7724,45602)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7528,45558,7724,45602)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6689,44058,6756,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6689,44058,6756,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6661,44086,6761,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6661,44086,6761,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6685,43920,6783,44082)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6685,43920,6783,44082)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6712,43938,7116,43982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6712,43938,7116,43982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6999,43726,7099,43834)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6999,43726,7099,43834)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7027,43758,7071,43942)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7027,43758,7071,43942)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7027,43898,7116,43942)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7027,43898,7116,43942)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7072,43898,7116,43982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7072,43898,7116,43982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7049,43888,7139,44032)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7049,43888,7139,44032)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7072,43938,7746,43982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7072,43938,7746,43982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10044,43260,10402,43300)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10044,43260,10402,43300)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10024,43240,10104,43380)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10024,43240,10104,43380)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10015,43339,10113,43501)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10015,43339,10113,43501)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10150,43100,10402,43140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10150,43100,10402,43140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10362,43100,10402,43300)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10362,43100,10402,43300)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10342,43240,10482,43320)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10342,43240,10482,43320)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10362,43260,10750,43300)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10362,43260,10750,43300)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10710,43260,10750,43600)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[0](10710,43260,10750,43600)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6712,43938,6756,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6712,43938,6756,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6689,44058,6733,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](6689,44058,6733,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7702,45600,7746,45783)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7702,45600,7746,45783)}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1369/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1369/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1369/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1369/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1369/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1369/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1867/A3
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1867/A3
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1867/A4
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1867/A4
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1867/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1867/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1369
[05/28 10:13:40  15835s] <CMD> deselectInst U1369
[05/28 10:13:40  15835s] <CMD> deselectInst U1867
[05/28 10:13:40  15835s] <CMD> deselectInst U1867
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1867/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1867/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1867/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1867/A2
[05/28 10:13:40  15835s] <CMD> deselectInst U1196
[05/28 10:13:40  15835s] <CMD> deselectInst U1196
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1196/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1196/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1196/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1196/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_1_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_1_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_1_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_1_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_1_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_1_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_1_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_1_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[4]}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[4]}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[5]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[5]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[5]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[5]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[5]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[5]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[5]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[5]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst U2011
[05/28 10:13:40  15835s] <CMD> deselectInst U2011
[05/28 10:13:40  15835s] <CMD> deselectInst U2000
[05/28 10:13:40  15835s] <CMD> deselectInst U2000
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2000/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2000/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_EN_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_EN_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2003/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2003/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2003/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2003/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2003/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2003/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/X
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11284,43820,11364,43960)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11284,43820,11364,43960)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11392,41258,11436,42582)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11392,41258,11436,42582)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11522,43780,11562,43940)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11522,43780,11562,43940)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13552,43668,13596,44022)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13552,43668,13596,44022)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13462,43668,13596,43712)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13462,43668,13596,43712)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13494,43980,13534,44140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13494,43980,13534,44140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13462,43398,13506,43712)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13462,43398,13506,43712)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13462,40518,13506,42722)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13462,40518,13506,42722)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13192,40518,13506,40562)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13192,40518,13506,40562)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13192,40138,13236,40502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13192,40138,13236,40502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13574,43668,13687,43712)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13574,43668,13687,43712)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](12884,40430,12984,40530)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](12884,40430,12984,40530)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9862,40386,9906,40494)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9862,40386,9906,40494)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9862,40418,9906,40742)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9862,40418,9906,40742)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9835,40598,9933,40760)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9835,40598,9933,40760)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](10594,41680,10634,41860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](10594,41680,10634,41860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](8152,41418,8196,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](8152,41418,8196,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7432,43258,7476,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7432,43258,7476,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7344,39580,7386,39620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7344,39580,7386,39620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6082,39618,7386,39662)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6082,39618,7386,39662)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6532,41508,6576,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6532,41508,6576,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7342,39471,7386,39600)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7342,39471,7386,39600)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6082,39618,6126,40102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6082,39618,6126,40102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6055,39559,6153,39721)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6055,39559,6153,39721)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](12914,40460,13234,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](12914,40460,13234,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13194,40140,13418,40180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13194,40140,13418,40180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13164,40106,13264,40214)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13164,40106,13264,40214)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13164,40426,13264,40534)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13164,40426,13264,40534)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13192,40458,13236,40562)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13192,40458,13236,40562)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13160,40493,13268,40587)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13160,40493,13268,40587)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13378,40024,13418,40180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13378,40024,13418,40180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13437,40486,13531,40594)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13437,40486,13531,40594)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13462,42678,13596,42722)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13462,42678,13596,42722)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13462,43398,13596,43442)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13462,43398,13596,43442)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13439,43609,13529,43771)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13439,43609,13529,43771)}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/B1
[05/28 10:13:40  15835s] <CMD> deselectInst U2014
[05/28 10:13:40  15835s] <CMD> deselectInst U2014
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/X
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n924(16974,39340,17734,39380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n924(16974,39340,17734,39380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n921(17312,38770,17452,38830)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n921(17312,38770,17452,38830)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n921(17322,38780,18366,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n921(17322,38780,18366,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10024,42982,10064,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10024,42982,10064,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10024,43012,10064,43080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10024,43012,10064,43080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10022,42990,10066,43130)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10022,42990,10066,43130)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9999,42979,10089,43141)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9999,42979,10089,43141)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10022,43038,11886,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10022,43038,11886,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10068,44226,10112,44334)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10068,44226,10112,44334)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10068,44258,10112,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10068,44258,10112,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9968,44451,10130,44549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9968,44451,10130,44549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(11824,43011,11986,43109)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(11824,43011,11986,43109)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(11842,43038,12696,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(11842,43038,12696,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(11814,43546,11914,43654)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(11814,43546,11914,43654)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12629,42979,12719,43141)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12629,42979,12719,43141)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12652,43038,13146,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12652,43038,13146,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12652,43098,12724,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12652,43098,12724,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12680,43098,12724,43222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12680,43098,12724,43222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12680,43146,12724,43254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12680,43146,12724,43254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13057,44058,13146,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13057,44058,13146,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13029,44086,13129,44194)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13029,44086,13129,44194)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13002,43011,13164,43109)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13002,43011,13164,43109)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(11842,43038,11886,43622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(11842,43038,11886,43622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9952,44478,10112,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9952,44478,10112,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9952,43038,9996,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9952,43038,9996,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8422,44378,8604,44422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8422,44378,8604,44422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7072,43578,7183,43622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7072,43578,7183,43622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7056,44208,7100,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7056,44208,7100,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7056,44238,7100,44433)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7056,44238,7100,44433)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(6891,44208,7078,44252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(6891,44208,7078,44252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13124,43938,13320,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13124,43938,13320,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(6965,43578,7094,43622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(6965,43578,7094,43622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7139,43404,7183,43600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7139,43404,7183,43600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9848,43038,9974,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9848,43038,9974,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10024,42982,10064,43203)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10024,42982,10064,43203)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10022,42864,10066,43060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(10022,42864,10066,43060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(6997,44181,7159,44279)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(6997,44181,7159,44279)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7107,43553,7215,43647)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7107,43553,7215,43647)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8422,44378,8466,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8422,44378,8466,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8322,44451,8484,44549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8322,44451,8484,44549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8422,44478,9996,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8422,44478,9996,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8560,44226,8604,44334)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8560,44226,8604,44334)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8560,44258,8604,44422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(8560,44258,8604,44422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9952,43038,10066,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9952,43038,10066,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9927,43006,10021,43114)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9927,43006,10021,43114)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9934,44451,10096,44549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(9934,44451,10096,44549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7056,44208,7116,44252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7056,44208,7116,44252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7056,44184,7100,44292)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7056,44184,7100,44292)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7054,43551,7216,43649)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7054,43551,7216,43649)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7072,43578,7116,44252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7072,43578,7116,44252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(6972,44181,7134,44279)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(6972,44181,7134,44279)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7072,44208,7116,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7072,44208,7116,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7072,44478,8466,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7072,44478,8466,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7054,44451,7216,44549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7054,44451,7216,44549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7111,43546,7211,43654)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(7111,43546,7211,43654)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16974,41740,17014,41920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16974,41740,17014,41920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16974,42200,17014,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16974,42200,17014,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16974,42300,18094,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16974,42300,18094,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n925(17090,40300,17130,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n925(17090,40300,17130,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n925(16858,39520,16898,40340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n925(16858,39520,16898,40340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n925(16858,40300,17130,40340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n925(16858,40300,17130,40340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n925(17010,40280,17150,40360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n925(17010,40280,17150,40360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n925(17090,40460,17330,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n925(17090,40460,17330,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16974,38060,17710,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16974,38060,17710,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16974,37660,17130,37700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16974,37660,17130,37700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16910,37660,16994,37700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16910,37660,16994,37700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16962,37638,17102,37722)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16962,37638,17102,37722)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16972,37658,17016,38102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16972,37658,17016,38102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16954,37980,17034,38120)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16954,37980,17034,38120)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16972,38058,17016,38502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16972,38058,17016,38502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16974,38460,17130,38500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16974,38460,17130,38500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16954,38380,17034,38520)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16954,38380,17034,38520)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16990,37660,17130,37700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(16990,37660,17130,37700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(17090,38460,17130,38690)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n922(17090,38460,17130,38690)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16702,38358,18816,38402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16702,38358,18816,38402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16882,37498,17016,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16882,37498,17016,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16702,38088,16926,38132)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16702,38088,16926,38132)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16702,38298,16746,38402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16702,38298,16746,38402)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[6]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[6]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[6]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[6]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[6]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[6]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[5]}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[5]}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2011/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2011/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2011/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2011/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2011/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2011/X
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[7]}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[7]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[4]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[4]}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8262,41139,8446,41201)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8262,41139,8446,41201)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,41148,10536,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,41148,10536,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8314,41121,8476,41219)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8314,41121,8476,41219)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8314,41240,8394,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8314,41240,8394,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8314,41481,8476,41579)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8314,41481,8476,41579)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8323,41438,8385,41622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8323,41438,8385,41622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8410,38220,8554,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8410,38220,8554,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8426,38198,8566,38282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8426,38198,8566,38282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8512,38218,8556,38502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8512,38218,8556,38502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8274,44460,8314,44660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8274,44460,8314,44660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8274,44620,8554,44660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8274,44620,8554,44660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,38458,8376,39142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,38458,8376,39142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8314,39080,8394,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8314,39080,8394,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,39098,8376,40182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,39098,8376,40182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8314,40060,8394,40200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8314,40060,8394,40200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,40138,8376,40292)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,40138,8376,40292)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8273,40221,8435,40319)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8273,40221,8435,40319)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8323,40178,8385,40362)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8323,40178,8385,40362)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,40248,8376,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,40248,8376,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1205/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1205/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1205/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1205/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1205/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1205/X
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11121,35298,11234,35342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11121,35298,11234,35342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,40000,8082,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,40000,8082,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,40140,8374,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,40140,8374,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,42160,8082,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,42160,8082,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,42300,8284,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,42300,8284,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,44460,8314,44500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,44460,8314,44500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,45440,8082,45620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,45440,8082,45620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,45580,8644,45620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,45580,8644,45620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8158,38960,8198,39140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8158,38960,8198,39140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8158,39100,8374,39140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8158,39100,8374,39140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8158,41120,8198,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8158,41120,8198,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8158,41260,8374,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8158,41260,8374,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8242,41818,8376,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8242,41818,8376,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8224,42220,8304,42360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8224,42220,8304,42360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5812,33768,5856,35252)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5812,33768,5856,35252)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5544,36700,5742,36740)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5544,36700,5742,36740)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5542,36468,5586,36742)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5542,36468,5586,36742)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5524,36441,5686,36539)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5524,36441,5686,36539)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5542,36468,5856,36512)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5542,36468,5856,36512)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5524,36620,5604,36760)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5524,36620,5604,36760)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5812,35208,5946,35252)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5812,35208,5946,35252)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5812,36198,5946,36242)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5812,36198,5946,36242)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5712,36441,5874,36539)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5712,36441,5874,36539)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5902,35208,5946,36242)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5902,35208,5946,36242)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5634,35740,5762,35780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5634,35740,5762,35780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5542,33858,5586,35432)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5542,33858,5586,35432)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5458,35748,5654,35792)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5458,35748,5654,35792)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5632,35567,5676,35760)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5632,35567,5676,35760)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5542,35388,5676,35432)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5542,35388,5676,35432)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5632,35388,5676,35792)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5632,35388,5676,35792)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5604,35706,5704,35814)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5604,35706,5704,35814)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5632,35738,5676,35792)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5632,35738,5676,35792)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5605,35689,5703,35851)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5605,35689,5703,35851)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5605,35648,5703,35810)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5605,35648,5703,35810)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5722,35740,5762,36000)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[2](5722,35740,5762,36000)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[3](7578,36800,7618,36900)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[3](7578,36800,7618,36900)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[3](7578,36860,8104,36900)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[3](7578,36860,8104,36900)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11932,35388,11976,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11932,35388,11976,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11932,36240,11976,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11932,36240,11976,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11905,36319,12003,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11905,36319,12003,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11905,36319,12003,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11905,36319,12003,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(12742,35140,12786,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(12742,35140,12786,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(12832,36240,12876,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(12832,36240,12876,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(12805,36319,12903,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(12805,36319,12903,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(12832,36378,14406,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(12832,36378,14406,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13012,38988,13146,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13012,38988,13146,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13012,40428,13146,40472)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13012,40428,13146,40472)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17322,36940,17362,37080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17322,36940,17362,37080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16612,36378,17106,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16612,36378,17106,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16612,35208,16836,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16612,35208,16836,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16612,33948,16656,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16612,33948,16656,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13104,40700,14584,40740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13104,40700,14584,40740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14452,35388,14496,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14452,35388,14496,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14362,35388,14496,35432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14362,35388,14496,35432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13102,40698,13146,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13102,40698,13146,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13102,34128,13146,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13102,34128,13146,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13012,38988,13056,40472)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13012,38988,13056,40472)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11932,35388,11976,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11932,35388,11976,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11905,35329,12003,35491)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11905,35329,12003,35491)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11905,35329,12003,35491)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(11905,35329,12003,35491)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(17214,40586,17314,40694)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(17214,40586,17314,40694)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(17214,41946,17314,42054)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(17214,41946,17314,42054)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9594,36220,9902,36260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9594,36220,9902,36260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9592,35028,9636,36262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9592,35028,9636,36262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9861,36220,9941,36270)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9861,36220,9941,36270)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9565,34928,9663,35090)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9565,34928,9663,35090)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9574,36140,9654,36280)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9574,36140,9654,36280)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9852,35001,10014,35099)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[0](9852,35001,10014,35099)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5812,36198,5856,36512)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[1](5812,36198,5856,36512)}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/MOSI_sync_1_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/MOSI_sync_1_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/MOSI_sync_1_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/MOSI_sync_1_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/MOSI_sync_1_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/MOSI_sync_1_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2007/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2007/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2007/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2007/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2007/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2007/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1870
[05/28 10:13:40  15835s] <CMD> deselectInst U1870
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2008/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2008/X
[05/28 10:13:40  15835s] <CMD> deselectInst U890
[05/28 10:13:40  15835s] <CMD> deselectInst U890
[05/28 10:13:40  15835s] <CMD> deselectInst U2008
[05/28 10:13:40  15835s] <CMD> deselectInst U2008
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2008/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2008/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2008/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2008/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2008/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2008/B
[05/28 10:13:40  15835s] <CMD> deselectInst U1200
[05/28 10:13:40  15835s] <CMD> deselectInst U1200
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1200/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1200/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1200/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1200/X
[05/28 10:13:40  15835s] <CMD> deselectInst FE_DBTC18_n711
[05/28 10:13:40  15835s] <CMD> deselectInst FE_DBTC18_n711
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC18_n711/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC18_n711/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC18_n711/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC18_n711/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U890/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U890/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U890/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U890/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U890/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U890/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1870/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1870/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1870/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1870/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1870/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1870/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1870/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1870/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1870/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1870/X
[05/28 10:13:40  15835s] <CMD> deselectInst U2007
[05/28 10:13:40  15835s] <CMD> deselectInst U2007
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2007/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2007/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2007/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2007/A2
[05/28 10:13:40  15835s] <CMD> deselectInst U2016
[05/28 10:13:40  15835s] <CMD> deselectInst U2016
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP8
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP8
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[0]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[0]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[0]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[0]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[0]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[0]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[0]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16704,37580,16782,37620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16704,37580,16782,37620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16684,37500,16764,37640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16684,37500,16764,37640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16742,37360,16782,37620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16742,37360,16782,37620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16792,36858,16836,37222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16792,36858,16836,37222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(13146,37100,13504,37140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(13146,37100,13504,37140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(12944,37180,13186,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(12944,37180,13186,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(13146,37100,13186,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(13146,37100,13186,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(13444,36200,13524,36340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(13444,36200,13524,36340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(13462,36218,13506,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(13462,36218,13506,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(13444,37020,13524,37160)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n38(13444,37020,13524,37160)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(12384,37180,12452,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(12384,37180,12452,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15668,36680,15768,36720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15668,36680,15768,36720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(16344,35340,16550,35380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(16344,35340,16550,35380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(16324,35320,16404,35460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(16324,35320,16404,35460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(16242,37161,16404,37259)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(16242,37161,16404,37259)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(16510,35200,16550,35380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(16510,35200,16550,35380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16702,37178,16836,37222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16702,37178,16836,37222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16704,36680,16762,36720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16704,36680,16762,36720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16654,36660,16794,36740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16654,36660,16794,36740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16702,36678,16746,36902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16702,36678,16746,36902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16702,36858,16836,36902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16702,36858,16836,36902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16702,37178,16746,37622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n39(16702,37178,16746,37622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14893,37612,14944,37652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14893,37612,14944,37652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14884,37341,15046,37439)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14884,37341,15046,37439)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14874,37578,14974,37686)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14874,37578,14974,37686)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13462,34398,13506,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13462,34398,13506,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13281,35568,13353,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13281,35568,13353,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35387,13375,35520)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35387,13375,35520)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35450,13375,35590)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35450,13375,35590)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35498,13375,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35498,13375,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13299,35543,13407,35637)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13299,35543,13407,35637)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35568,13506,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13331,35568,13506,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14924,37612,15083,37652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14924,37612,15083,37652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14507,37180,14654,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14507,37180,14654,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14634,36940,14810,36980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14634,36940,14810,36980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14614,36920,14694,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14614,36920,14694,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14604,37146,14704,37254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14604,37146,14704,37254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14632,37178,14676,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14632,37178,14676,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14605,37268,14703,37430)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14605,37268,14703,37430)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14627,37180,14727,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14627,37180,14727,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14770,36800,14810,36980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14770,36800,14810,36980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14863,37582,14963,37682)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14863,37582,14963,37682)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13403,35545,13565,35635)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_0(13403,35545,13565,35635)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12472,37188,12516,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12472,37188,12516,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12202,37188,12516,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12202,37188,12516,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12202,35928,12246,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12202,35928,12246,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11662,35928,12246,35972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11662,35928,12246,35972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11662,35818,11706,35972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11662,35818,11706,35972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11662,35747,11706,35840)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11662,35747,11706,35840)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11522,35720,11562,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11522,35720,11562,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11522,35820,11704,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11522,35820,11704,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11644,35800,11724,35940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11644,35800,11724,35940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11639,35869,11729,36031)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(11639,35869,11729,36031)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12102,35901,12264,35999)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12102,35901,12264,35999)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_sync_0_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_sync_0_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_sync_0_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_sync_0_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_sync_0_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_sync_0_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_sync_0_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_sync_0_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectInst U980
[05/28 10:13:40  15835s] <CMD> deselectInst U980
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U980/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U980/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U980/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U980/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1368
[05/28 10:13:40  15835s] <CMD> deselectInst U1368
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1368/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1368/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1368/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1368/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1442
[05/28 10:13:40  15835s] <CMD> deselectInst U1442
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1442/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1442/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1442/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1442/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1197
[05/28 10:13:40  15835s] <CMD> deselectInst U1197
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1369/C
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1369/C
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1369/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1369/X
[05/28 10:13:40  15835s] <CMD> deselectInst FE_OFC6_RX
[05/28 10:13:40  15835s] <CMD> deselectInst FE_OFC6_RX
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1197/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1197/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1197/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1197/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1197/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1197/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC6_RX/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC6_RX/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC6_RX/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC6_RX/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[2]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[2]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[2]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[2]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[2]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[2]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[2]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[2]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP269
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP269
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8852,45018,8916,45062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8852,45018,8916,45062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8852,45330,8896,45470)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8852,45330,8896,45470)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8854,44901,9016,44999)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8854,44901,9016,44999)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8872,44928,10266,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8872,44928,10266,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10222,44838,11076,44882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10222,44838,11076,44882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10846,44220,10984,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10846,44220,10984,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10856,44198,10996,44282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10856,44198,10996,44282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10942,44538,11076,44582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10942,44538,11076,44582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(11032,44538,11076,44882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(11032,44538,11076,44882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(11005,44738,11103,44900)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(11005,44738,11103,44900)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6082,44538,6126,45382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6082,44538,6126,45382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(5974,45100,6054,45240)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(5974,45100,6054,45240)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(5992,45178,6036,45382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(5992,45178,6036,45382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(5992,45338,6126,45382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(5992,45338,6126,45382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6082,44538,6306,44582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6082,44538,6306,44582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6264,43580,6304,43700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6264,43580,6304,43700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6262,43530,6306,43670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6262,43530,6306,43670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6264,43660,6438,43700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6264,43660,6438,43700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n10(5992,43898,6036,44902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n10(5992,43898,6036,44902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n10(5994,43900,6342,43940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n10(5994,43900,6342,43940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n10(5974,43880,6054,44020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n10(5974,43880,6054,44020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(13732,45378,13884,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(13732,45378,13884,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(13808,45378,13916,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(13808,45378,13916,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(11868,44138,11912,44662)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(11868,44138,11912,44662)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(11870,44140,12258,44180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(11870,44140,12258,44180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(11850,44120,11930,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(11850,44120,11930,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(11868,44570,11912,44710)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(11868,44570,11912,44710)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(12218,44140,12258,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(12218,44140,12258,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(12218,44220,12470,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n6(12218,44220,12470,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13102,43658,13146,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13102,43658,13146,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13057,44058,13101,44162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13057,44058,13101,44162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12652,43038,12696,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(12652,43038,12696,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(13732,44928,13776,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(13732,44928,13776,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12832,44928,13776,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12832,44928,13776,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12832,43848,12876,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12832,43848,12876,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12562,43848,12876,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12562,43848,12876,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12562,43498,12606,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12562,43498,12606,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12544,43420,12624,43560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12544,43420,12624,43560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12535,43789,12633,43951)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12535,43789,12633,43951)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12805,43789,12903,43951)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12805,43789,12903,43951)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12805,44869,12903,45031)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(12805,44869,12903,45031)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(13705,44869,13803,45031)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n7(13705,44869,13803,45031)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n10(5974,44840,6054,44980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n10(5974,44840,6054,44980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n10(6302,43900,6342,44080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n10(6302,43900,6342,44080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(9412,44218,9456,44582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(9412,44218,9456,44582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(8852,44538,8896,44662)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(8852,44538,8896,44662)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(8852,44538,9456,44582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(8852,44538,9456,44582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(8852,44586,8896,44694)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(8852,44586,8896,44694)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(9344,44220,9454,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(9344,44220,9454,44260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(9364,44200,9504,44280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n9(9364,44200,9504,44280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10942,44218,10986,44582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10942,44218,10986,44582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10222,44838,10266,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(10222,44838,10266,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8872,44928,8916,45062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8872,44928,8916,45062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8852,45018,8896,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n8(8852,45018,8896,45422)
[05/28 10:13:40  15835s] <CMD> deselectInst FE_OFC2_rst
[05/28 10:13:40  15835s] <CMD> deselectInst FE_OFC2_rst
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_prev_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_prev_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectInst U1866
[05/28 10:13:40  15835s] <CMD> deselectInst U1866
[05/28 10:13:40  15835s] <CMD> deselectInst U1374
[05/28 10:13:40  15835s] <CMD> deselectInst U1374
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1374/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1374/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1374/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1374/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1374/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1374/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1374/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1374/X
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[6]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[6]}
[05/28 10:13:40  15835s] <CMD> deselectInst U1373
[05/28 10:13:40  15835s] <CMD> deselectInst U1373
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11214,41740,11330,41780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11214,41740,11330,41780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11184,41706,11284,41814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11184,41706,11284,41814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11290,41740,11330,41920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11290,41740,11330,41920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12364,40507,12408,40615)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12364,40507,12408,40615)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12364,40539,12408,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12364,40539,12408,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12332,40673,12440,40767)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12332,40673,12440,40767)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12364,40698,12426,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12364,40698,12426,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12357,40666,12451,40774)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12357,40666,12451,40774)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12382,40698,12426,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12382,40698,12426,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12382,41508,12606,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12382,41508,12606,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(10134,36780,10402,36820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(10134,36780,10402,36820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9952,37098,10176,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9952,37098,10176,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9774,38940,9938,38980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9774,38940,9938,38980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9772,38898,9816,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9772,38898,9816,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8692,38898,9816,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8692,38898,9816,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8602,38778,8646,38852)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8602,38778,8646,38852)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5902,38808,5946,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5902,38808,5946,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9772,38764,9816,38920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9772,38764,9816,38920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5847,38724,5891,38920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5847,38724,5891,38920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8602,38627,8646,38800)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8602,38627,8646,38800)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5847,38866,5891,38974)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5847,38866,5891,38974)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5824,38839,5914,39001)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5824,38839,5914,39001)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5847,38898,5946,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5847,38898,5946,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8158,35460,8734,35500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8158,35460,8734,35500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8664,35426,8764,35534)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8664,35426,8764,35534)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,35458,8736,36422)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,35458,8736,36422)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8664,36346,8764,36454)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8664,36346,8764,36454)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,36378,8736,36982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,36378,8736,36982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8694,36940,8894,36980)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8694,36940,8894,36980)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8664,36906,8764,37014)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8664,36906,8764,37014)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8660,36983,8768,37077)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8660,36983,8768,37077)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8708,36510,8808,36610)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8708,36510,8808,36610)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5902,38808,8646,38852)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(5902,38808,8646,38852)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8420,38780,8644,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8420,38780,8644,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8516,38758,8656,38842)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8516,38758,8656,38842)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8602,38808,8646,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8602,38808,8646,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8570,38783,8678,38877)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8570,38783,8678,38877)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8602,38938,8736,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8602,38938,8736,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8692,38898,8736,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8692,38898,8736,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8674,38871,8836,38969)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(8674,38871,8836,38969)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9745,38880,9843,39042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9745,38880,9843,39042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9772,38898,9996,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9772,38898,9996,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9434,41820,9474,42000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9434,41820,9474,42000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9502,40058,9546,40582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9502,40058,9546,40582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9502,40538,9636,40582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9502,40538,9636,40582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9592,40538,9636,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9592,40538,9636,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9560,40583,9668,40677)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9560,40583,9668,40677)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9664,39866,9708,39974)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9664,39866,9708,39974)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9664,39898,9708,40102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9664,39898,9708,40102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9664,40426,9708,40534)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9664,40426,9708,40534)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9664,40458,9708,40582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9664,40458,9708,40582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11212,41508,11256,41782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11212,41508,11256,41782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11180,41483,11288,41577)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11180,41483,11288,41577)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8738,36540,8894,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8738,36540,8894,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8854,36380,8894,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8854,36380,8894,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8854,36940,8894,37120)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8854,36940,8894,37120)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9027,36976,9121,37084)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9027,36976,9121,37084)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9027,41836,9121,41944)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9027,41836,9121,41944)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9918,42060,10064,42100)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9918,42060,10064,42100)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9920,41843,10028,41937)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9920,41843,10028,41937)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9924,42026,10024,42134)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9924,42026,10024,42134)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9994,42060,10094,42100)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9994,42060,10094,42100)}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/MOSI_sync_1_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/MOSI_sync_1_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SS_sync_0_reg
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SS_sync_0_reg
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SHIFT_IN_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SHIFT_IN_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SHIFT_IN_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SHIFT_IN_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[0]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[0]}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[5]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[5]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[5]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[5]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[5]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[5]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[5]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[5]}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11174,36800,11214,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11174,36800,11214,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11174,37020,11434,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11174,37020,11434,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11392,36648,11436,37062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11392,36648,11436,37062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11292,36621,11454,36719)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11292,36621,11454,36719)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11374,36940,11454,37080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11374,36940,11454,37080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11374,37251,11536,37349)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11374,37251,11536,37349)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12323,37255,12485,37345)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12323,37255,12485,37345)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12364,38151,12526,38249)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12364,38151,12526,38249)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12436,38146,12480,38254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12436,38146,12480,38254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6532,37978,6576,38042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6532,37978,6576,38042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6505,37939,6603,38101)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6505,37939,6603,38101)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6505,37898,6603,38060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6505,37898,6603,38060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9574,36520,9654,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9574,36520,9654,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9592,36538,9636,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9592,36538,9636,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9569,36589,9659,36751)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9569,36589,9659,36751)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9592,36648,11436,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9592,36648,11436,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9782,36540,9822,36710)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9782,36540,9822,36710)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9762,36620,9842,36760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9762,36620,9842,36760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(13284,37420,14694,37460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(13284,37420,14694,37460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(13264,37340,13344,37480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(13264,37340,13344,37480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(14654,37420,14694,37680)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(14654,37420,14694,37680)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(14654,37840,14694,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(14654,37840,14694,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(14654,37980,14810,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(14654,37980,14810,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(14770,37980,14810,38160)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(14770,37980,14810,38160)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8968,36778,9012,36902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8968,36778,9012,36902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8962,36918,9006,37592)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8962,36918,9006,37592)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8962,36858,9006,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8962,36858,9006,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8244,37900,8430,37940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8244,37900,8430,37940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8242,37548,8286,37942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8242,37548,8286,37942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8788,36918,8984,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8788,36918,8984,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8962,36746,9012,36987)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8962,36746,9012,36987)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(8042,35680,8082,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(8042,35680,8082,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9502,34778,9546,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9502,34778,9546,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9479,35689,9569,35851)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9479,35689,9569,35851)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9502,35748,9996,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9502,35748,9996,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9920,35430,9964,35570)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9920,35430,9964,35570)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9888,35453,9996,35547)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9888,35453,9996,35547)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9920,35478,9996,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9920,35478,9996,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9893,35455,10055,35545)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9893,35455,10055,35545)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9952,35478,9996,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9952,35478,9996,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9952,35748,10086,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9952,35748,10086,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9934,35721,10096,35819)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9934,35721,10096,35819)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9942,35721,10104,35819)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9942,35721,10104,35819)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10042,35748,10986,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10042,35748,10986,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10042,35898,10148,35942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10042,35898,10148,35942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10104,35898,10148,36182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10104,35898,10148,36182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10104,36090,10148,36230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10104,36090,10148,36230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10942,35748,10986,36782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10942,35748,10986,36782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10842,35721,11004,35819)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10842,35721,11004,35819)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10942,36706,10986,36814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10942,36706,10986,36814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10942,36738,10986,37052)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10942,36738,10986,37052)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6532,37817,6576,38000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6532,37817,6576,38000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6302,37790,6365,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6302,37790,6365,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9592,36467,9636,36560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9592,36467,9636,36560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6064,36621,6226,36719)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6064,36621,6226,36719)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6082,36648,6576,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6082,36648,6576,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6082,37066,6126,37174)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6082,37066,6126,37174)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6302,37920,6342,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6302,37920,6342,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6302,37980,6574,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6302,37980,6574,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6532,36648,9636,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6532,36648,9636,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6514,36621,6676,36719)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6514,36621,6676,36719)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6514,37900,6594,38040)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6514,37900,6594,38040)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10924,36981,11086,37079)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10924,36981,11086,37079)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10942,37008,12786,37052)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10942,37008,12786,37052)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12702,37775,12784,37815)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12702,37775,12784,37815)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12742,37008,12786,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12742,37008,12786,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12642,36981,12804,37079)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12642,36981,12804,37079)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12715,37178,12813,37340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12715,37178,12813,37340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12742,37278,13326,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12742,37278,13326,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12714,37741,12814,37849)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12714,37741,12814,37849)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(13282,37278,13326,37462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(13282,37278,13326,37462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(13259,37219,13349,37381)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(13259,37219,13349,37381)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(6804,43040,6844,43135)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(6804,43040,6844,43135)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(6802,42990,6846,43130)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(6802,42990,6846,43130)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9954,42060,10064,42100)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9954,42060,10064,42100)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9952,41868,9996,42102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9952,41868,9996,42102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9052,41868,9996,41912)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9052,41868,9996,41912)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9052,37008,9096,41912)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](9052,37008,9096,41912)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,37008,9096,37052)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,37008,9096,37052)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8694,36380,8894,36420)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8694,36380,8894,36420)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8738,36540,8778,36615)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8738,36540,8778,36615)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,36938,8736,37052)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8692,36938,8736,37052)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](10044,42060,10144,42100)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](10044,42060,10144,42100)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8128,35460,8228,35500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[4](8128,35460,8228,35500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9460,39330,9600,39390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9460,39330,9600,39390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(14452,37578,14496,37702)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(14452,37578,14496,37702)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(14092,37658,14136,37782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(14092,37658,14136,37782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(11662,36738,11706,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(11662,36738,11706,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10584,37020,10866,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10584,37020,10866,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10582,36828,10626,37062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10582,36828,10626,37062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10042,35098,10086,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10042,35098,10086,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8154,38540,8314,38580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8154,38540,8314,38580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8244,35540,8314,35580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8244,35540,8314,35580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8242,35208,8286,35582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8242,35208,8286,35582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8062,35208,8106,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8062,35208,8106,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7074,36620,7154,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7074,36620,7154,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7978,38628,8174,38672)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7978,38628,8174,38672)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8152,38447,8196,38560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8152,38447,8196,38560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8294,35540,8434,35580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8294,35540,8434,35580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10042,35027,10086,35120)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10042,35027,10086,35120)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(6176,36610,6316,36670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(6176,36610,6316,36670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(6186,36620,7114,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(6186,36620,7114,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7044,36586,7144,36694)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7044,36586,7144,36694)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7072,36618,7116,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7072,36618,7116,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7040,36803,7148,36897)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7040,36803,7148,36897)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7072,36828,8196,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7072,36828,8196,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7024,36610,7164,36670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7024,36610,7164,36670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6442,37368,7386,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6442,37368,7386,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(7242,37341,7404,37439)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(7242,37341,7404,37439)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(7342,37368,7386,38312)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(7342,37368,7386,38312)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(7342,38268,9186,38312)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(7342,38268,9186,38312)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(7324,38241,7486,38339)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(7324,38241,7486,38339)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9142,38268,9186,38822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9142,38268,9186,38822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9042,38241,9204,38339)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9042,38241,9204,38339)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9144,38780,9338,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9144,38780,9338,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9124,38700,9204,38840)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9124,38700,9204,38840)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9124,39260,9204,39400)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9124,39260,9204,39400)
[05/28 10:13:40  15835s] <CMD> deselectInst U1187
[05/28 10:13:40  15835s] <CMD> deselectInst U1187
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[3]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[3]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[3]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[3]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[3]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[3]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[3]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[3]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13912,40248,13956,41102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13912,40248,13956,41102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13732,40248,13956,40292)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13732,40248,13956,40292)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13732,38988,13776,39142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13732,38988,13776,39142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13494,39100,13534,39280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13494,39100,13534,39280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12562,38898,13506,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12562,38898,13506,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12202,38988,12606,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12202,38988,12606,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12292,41058,12336,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12292,41058,12336,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12112,38938,12156,39062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12112,38938,12156,39062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12112,37978,12156,38342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12112,37978,12156,38342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11484,37980,12154,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11484,37980,12154,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12022,41148,12066,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12022,41148,12066,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11034,41260,11678,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11034,41260,11678,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11572,45288,11616,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11572,45288,11616,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11122,45288,11616,45332)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11122,45288,11616,45332)
[05/28 10:13:40  15835s] <CMD> deselectInst U1205
[05/28 10:13:40  15835s] <CMD> deselectInst U1205
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1205/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1205/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8158,41508,8354,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8158,41508,8354,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10492,41280,10536,41373)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10492,41280,10536,41373)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13934,41238,14130,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13934,41238,14130,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11032,41084,11076,41170)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11032,41084,11076,41170)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,41084,8376,41170)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,41084,8376,41170)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8185,40248,8354,40292)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8185,40248,8354,40292)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12082,39003,12142,39060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12082,39003,12142,39060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12082,39003,12184,39080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12082,39003,12184,39080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8358,38225,8478,38265)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8358,38225,8478,38265)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11482,37804,11526,37930)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11482,37804,11526,37930)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10672,37804,10716,37930)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10672,37804,10716,37930)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17242,36960,17286,37143)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17242,36960,17286,37143)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17068,36918,17264,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17068,36918,17264,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11065,35928,11234,35972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11065,35928,11234,35972)
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 39.0700 3.9740 39.1300 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 39.0700 3.9740 39.1300 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 40.1350 3.5440 40.2250 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 40.1350 3.5440 40.2250 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 40.1500 3.9740 40.2100 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 40.1500 3.9740 40.2100 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 41.2150 3.5440 41.3050 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 41.2150 3.5440 41.3050 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11482,37908,11526,38022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11482,37908,11526,38022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,37908,11526,37952)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,37908,11526,37952)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11406,37980,11446,38160)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11406,37980,11446,38160)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,35298,11346,35342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,35298,11346,35342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11214,35820,11330,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11214,35820,11330,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,35928,11256,37952)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,35928,11256,37952)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,35568,11256,35862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,35568,11256,35862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9142,35568,11256,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9142,35568,11256,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11122,43418,11166,44502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11122,43418,11166,44502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,43420,11164,43460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,43420,11164,43460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11032,41148,11076,41302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11032,41148,11076,41302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,44460,10982,44640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,44460,10982,44640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10854,43420,10982,43460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10854,43420,10982,43460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10764,42300,10866,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10764,42300,10866,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10826,41260,10866,41420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10826,41260,10866,41420)
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 36.9100 3.9740 36.9700 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 36.9100 3.9740 36.9700 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 37.9750 3.5440 38.0650 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 37.9750 3.5440 38.0650 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 37.9900 3.9740 38.0500 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 37.9900 3.9740 38.0500 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 40.6900 3.9740 40.7500 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 40.6900 3.9740 40.7500 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 39.6100 3.9740 39.6700 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 39.6100 3.9740 39.6700 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 38.5300 3.9740 38.5900 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 38.5300 3.9740 38.5900 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 39.0550 3.5440 39.1450 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 39.0550 3.5440 39.1450 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 42.8500 3.9740 42.9100 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 42.8500 3.9740 42.9100 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 43.9300 3.9740 43.9900 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 43.9300 3.9740 43.9900 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 45.0100 3.9740 45.0700 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 45.0100 3.9740 45.0700 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17242,36918,19086,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17242,36918,19086,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17244,36940,17362,36980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17244,36940,17362,36980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17242,36918,17286,36982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17242,36918,17286,36982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17242,35478,17286,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17242,35478,17286,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(16072,35478,17286,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(16072,35478,17286,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(15930,35820,15970,36000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(15930,35820,15970,36000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(14182,42298,14226,44502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(14182,42298,14226,44502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13958,42300,14224,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13958,42300,14224,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13958,44460,13998,44640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13958,44460,13998,44640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13914,42300,13998,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13914,42300,13998,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13734,40140,13998,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13734,40140,13998,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13912,41238,13956,41302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13912,41238,13956,41302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10762,42318,10806,42502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10762,42318,10806,42502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10762,41148,10806,42362)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10762,41148,10806,42362)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10494,41260,10750,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10494,41260,10750,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10672,37908,10716,38022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10672,37908,10716,38022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10492,41148,10536,41302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10492,41148,10536,41302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8602,45288,8646,45622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8602,45288,8646,45622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,38458,8556,38502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,38458,8556,38502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,41508,8376,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,41508,8376,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,41148,8376,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,41148,8376,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,41148,8376,41302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8332,41148,8376,41302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8242,41818,8286,42342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8242,41818,8286,42342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,44460,8082,44640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,44460,8082,44640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,42300,8082,42480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8042,42300,8082,42480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10588,42318,10784,42362)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10588,42318,10784,42362)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_prev_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_prev_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_prev_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_prev_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_prev_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_prev_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13102,40428,13146,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13102,40428,13146,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13084,40620,13164,40760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13084,40620,13164,40760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13075,40639,13173,40801)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13075,40639,13173,40801)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13075,40639,13173,40801)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(13075,40639,13173,40801)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14335,35329,14433,35491)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14335,35329,14433,35491)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14362,35388,14406,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14362,35388,14406,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14362,36378,14496,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14362,36378,14496,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14335,36319,14433,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14335,36319,14433,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14425,35329,14523,35491)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14425,35329,14523,35491)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(14722,39658,14766,40022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(14722,39658,14766,40022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13642,39978,13686,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13642,39978,13686,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13552,41238,13596,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13552,41238,13596,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12922,41338,12966,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12922,41338,12966,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12914,41340,12954,41440)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12914,41340,12954,41440)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(11482,41373,11526,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(11482,41373,11526,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10826,42060,11194,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10826,42060,11194,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10852,41418,10896,42102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10852,41418,10896,42102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10478,42060,10518,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10478,42060,10518,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10132,39888,10176,40182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10132,39888,10176,40182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10014,40140,10054,40360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10014,40140,10054,40360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7792,41148,7836,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7792,41148,7836,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7792,39888,7836,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7792,39888,7836,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7702,40158,7746,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7702,40158,7746,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13552,41238,13686,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13552,41238,13686,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13466,41318,13606,41402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13466,41318,13606,41402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13642,39978,14766,40022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13642,39978,14766,40022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13624,39951,13786,40049)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13624,39951,13786,40049)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13619,41179,13709,41341)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13619,41179,13709,41341)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(14724,39660,14810,39700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(14724,39660,14810,39700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(14704,39640,14784,39780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(14704,39640,14784,39780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(14622,39951,14784,40049)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(14622,39951,14784,40049)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(14770,39520,14810,39700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(14770,39520,14810,39700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(12265,38389,12363,38551)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(12265,38389,12363,38551)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(12294,38780,12818,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(12294,38780,12818,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(12274,38700,12354,38840)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(12274,38700,12354,38840)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,39258,8016,39382)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,39258,8016,39382)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,37998,8016,39302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,37998,8016,39302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,37978,8016,38042)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,37978,8016,38042)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6186,36380,6226,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6186,36380,6226,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,39150,8016,39280)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,39150,8016,39280)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,37851,8016,38000)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7972,37851,8016,38000)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6040,36540,6140,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6040,36540,6140,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6070,36540,6226,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6070,36540,6226,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(11482,40618,11526,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(11482,40618,11526,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(7702,40878,7746,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(7702,40878,7746,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(4562,40000,4602,40340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(4562,40000,4602,40340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(4562,40300,5314,40340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(4562,40300,5314,40340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(5254,40280,5334,40420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(5254,40280,5334,40420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(5272,40298,5316,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(5272,40298,5316,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(5254,40941,5416,41039)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(5254,40941,5416,41039)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(5272,40968,7746,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(5272,40968,7746,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(7702,40878,8916,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(7702,40878,8916,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(8872,40878,8916,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(8872,40878,8916,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(8872,40968,11526,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(8872,40968,11526,41012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(11484,40620,11910,40660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(11484,40620,11910,40660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7702,40878,7836,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7702,40878,7836,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7792,39888,8196,39932)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7792,39888,8196,39932)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7765,39829,7863,39991)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7765,39829,7863,39991)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7792,40878,7836,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7792,40878,7836,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7765,41089,7863,41251)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7765,41089,7863,41251)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7765,41089,7863,41251)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7765,41089,7863,41251)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7774,41320,7854,41460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7774,41320,7854,41460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(8134,39160,8214,39300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(8134,39160,8214,39300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(8152,39178,8196,39932)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(8152,39178,8196,39932)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(8125,39788,8223,39950)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(8125,39788,8223,39950)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(11464,40600,11544,40740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(11464,40600,11544,40740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(11455,40909,11553,41071)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(11455,40909,11553,41071)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(11870,40620,11910,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT_I(11870,40620,11910,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(9682,38358,9726,38492)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(9682,38358,9726,38492)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(9322,38448,9366,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(9322,38448,9366,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(952,38448,8466,38492)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(952,38448,8466,38492)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(8422,38448,8466,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(8422,38448,8466,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(8422,38538,9366,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(8422,38538,9366,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(9322,38448,9726,38492)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(9322,38448,9726,38492)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(9682,38358,11256,38402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(9682,38358,11256,38402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(11212,38358,11256,38492)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(11212,38358,11256,38492)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(11212,38448,12336,38492)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(11212,38448,12336,38492)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(12292,38448,12336,38822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire MISO(12292,38448,12336,38822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,41340,7502,41440)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,41340,7502,41440)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,39180,7502,39280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,39180,7502,39280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10816,42030,10883,42130)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10816,42030,10883,42130)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12857,41340,12914,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12857,41340,12914,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13461,41238,13574,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13461,41238,13574,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12922,41237,12966,41360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12922,41237,12966,41360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13552,41164,13596,41260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13552,41164,13596,41260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,39180,8194,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,39180,8194,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,39210,7502,39310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,39210,7502,39310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,41340,7834,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,41340,7834,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,41370,7502,41470)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7462,41370,7502,41470)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7702,40158,7836,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(7702,40158,7836,40202)
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[2]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[2]}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13912,42093,13956,42342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13912,42093,13956,42342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13864,42280,14004,42360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13864,42280,14004,42360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13958,40140,13998,40320)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13958,40140,13998,40320)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13958,42300,13998,42480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13958,42300,13998,42480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13958,44460,14224,44500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13958,44460,14224,44500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(14164,42280,14244,42420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(14164,42280,14244,42420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(14164,44380,14244,44520)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(14164,44380,14244,44520)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(15930,35680,15970,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(15930,35680,15970,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(15930,35820,16114,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(15930,35820,16114,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(16072,34938,16116,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(16072,34938,16116,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(16072,35478,16116,35862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(16072,35478,16116,35862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13862,42095,13954,42135)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13862,42095,13954,42135)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13812,40221,13974,40319)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13812,40221,13974,40319)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13812,41031,13974,41129)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13812,41031,13974,41129)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13912,41058,13956,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13912,41058,13956,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13885,41179,13983,41341)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13885,41179,13983,41341)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13894,41168,13974,41352)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13894,41168,13974,41352)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13894,41240,13974,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13894,41240,13974,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13912,41258,13956,42137)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13912,41258,13956,42137)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13902,42073,14042,42157)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13902,42073,14042,42157)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13494,39100,13774,39140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13494,39100,13774,39140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13610,40020,13650,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13610,40020,13650,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13610,40140,13774,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13610,40140,13774,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13673,38961,13835,39059)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13673,38961,13835,39059)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13714,39080,13794,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13714,39080,13794,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13732,39098,13776,40182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13732,39098,13776,40182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13714,40120,13794,40260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13714,40120,13794,40260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13732,40138,13776,40292)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13732,40138,13776,40292)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13705,40148,13803,40310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13705,40148,13803,40310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13842,41120,13882,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13842,41120,13882,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13842,41260,13954,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13842,41260,13954,41300)
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[0]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[0]}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6892,37498,6936,38022)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6892,37498,6936,38022)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6894,37980,8014,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6894,37980,8014,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6874,37900,6954,38040)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6874,37900,6954,38040)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7605,39340,7734,39380)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7605,39340,7734,39380)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7694,39340,7834,39380)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7694,39340,7834,39380)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7694,39340,8014,39380)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7694,39340,8014,39380)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7974,37980,8198,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7974,37980,8198,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7954,37900,8034,38040)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7954,37900,8034,38040)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,37939,8043,38101)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,37939,8043,38101)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,37939,8043,38101)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,37939,8043,38101)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7972,40878,8016,41462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7972,40878,8016,41462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,38988,7836,39482)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,38988,7836,39482)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7164,36540,7270,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7164,36540,7270,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7798,41418,7994,41462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7798,41418,7994,41462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,39120,7836,39213)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,39120,7836,39213)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7618,38988,7814,39032)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7618,38988,7814,39032)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7080,36540,7184,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7080,36540,7184,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7134,36506,7234,36614)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7134,36506,7234,36614)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7162,36538,7206,36962)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7162,36538,7206,36962)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7130,36893,7238,36987)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7130,36893,7238,36987)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7162,36918,7836,36962)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7162,36918,7836,36962)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7200,36540,7300,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7200,36540,7300,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10766,42038,10906,42122)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10766,42038,10906,42122)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(11482,41373,12426,41417)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(11482,41373,12426,41417)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12382,41373,12426,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12382,41373,12426,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12382,41418,12966,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12382,41418,12966,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12914,41340,12964,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12914,41340,12964,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12914,41370,12954,41470)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12914,41370,12954,41470)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12924,41340,13594,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12924,41340,13594,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12912,41318,13052,41402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12912,41318,13052,41402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12852,41400,13036,41480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(12852,41400,13036,41480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13520,41213,13628,41307)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(13520,41213,13628,41307)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6176,36130,6316,36190)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6176,36130,6316,36190)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6186,36140,6574,36180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6186,36140,6574,36180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6186,36380,6574,36420)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6186,36380,6574,36420)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6514,36060,6594,36200)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6514,36060,6594,36200)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6532,36138,6576,36422)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6532,36138,6576,36422)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6514,36300,6594,36440)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6514,36300,6594,36440)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6532,36378,6576,36902)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6532,36378,6576,36902)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6532,36858,6666,36902)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6532,36858,6666,36902)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6622,36858,6666,37222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6622,36858,6666,37222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6622,37178,6846,37222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6622,37178,6846,37222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6802,37178,6846,37542)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6802,37178,6846,37542)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6802,37498,6936,37542)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](6802,37498,6936,37542)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,39199,8043,39361)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,39199,8043,39361)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,39199,8043,39361)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7945,39199,8043,39361)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7954,39260,8034,39400)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](7954,39260,8034,39400)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](8158,37980,8198,38160)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[1](8158,37980,8198,38160)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7702,40138,7746,40292)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7702,40138,7746,40292)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6264,40460,6342,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6264,40460,6342,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6262,40248,6306,40502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6262,40248,6306,40502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6142,40460,6284,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6142,40460,6284,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7702,40067,7746,40160)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7702,40067,7746,40160)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6244,40221,6406,40319)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6244,40221,6406,40319)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6262,40248,7746,40292)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6262,40248,7746,40292)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6234,40426,6334,40534)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6234,40426,6334,40534)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6222,40440,6362,40520)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](6222,40440,6362,40520)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7704,40140,7850,40180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7704,40140,7850,40180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7684,40120,7764,40260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7684,40120,7764,40260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7679,40189,7769,40351)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7679,40189,7769,40351)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7810,40000,7850,40180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[2](7810,40000,7850,40180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](8042,36220,8188,36260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](8042,36220,8188,36260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7794,36540,8082,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7794,36540,8082,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7972,41418,8016,41622)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7972,41418,8016,41622)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7780,36070,7880,36170)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7780,36070,7880,36170)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7926,35180,7966,35440)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7926,35180,7966,35440)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5904,37500,5994,37540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5904,37500,5994,37540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5836,36698,5946,36742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5836,36698,5946,36742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5804,36698,5912,36742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5804,36698,5912,36742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5902,36698,5946,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5902,36698,5946,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5854,37480,5994,37560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5854,37480,5994,37560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5954,37280,5994,37540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1030(5954,37280,5994,37540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6982,36298,7026,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6982,36298,7026,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6186,37500,6226,37680)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6186,37500,6226,37680)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15217,37150,15274,37223)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15217,37150,15274,37223)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15622,35723,15666,35973)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15622,35723,15666,35973)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14838,38776,14882,38884)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14838,38776,14882,38884)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14815,38749,14905,38911)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14815,38749,14905,38911)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14838,38808,15306,38852)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14838,38808,15306,38852)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14876,39330,15016,39390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14876,39330,15016,39390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14886,39340,15304,39380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14886,39340,15304,39380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15140,37183,15274,37223)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15140,37183,15274,37223)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15204,37150,15304,37250)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15204,37150,15304,37250)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15234,37180,15304,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15234,37180,15304,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9682,42948,9816,42992)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9682,42948,9816,42992)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9745,40680,9843,40842)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9745,40680,9843,40842)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9772,40698,9816,41822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9772,40698,9816,41822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9772,41778,9816,41862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9772,41778,9816,41862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9740,41753,9848,41847)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9740,41753,9848,41847)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9672,41751,9834,41849)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9672,41751,9834,41849)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9774,41820,10634,41860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9774,41820,10634,41860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9754,41800,9834,41940)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9754,41800,9834,41940)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9745,42848,9843,43010)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9745,42848,9843,43010)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(17152,35658,18276,35702)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(17152,35658,18276,35702)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15264,39180,16782,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15264,39180,16782,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16254,38240,16434,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16254,38240,16434,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16252,38178,16296,38282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16252,38178,16296,38282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16252,35838,16296,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16252,35838,16296,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15622,35838,16296,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15622,35838,16296,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15622,35818,15666,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15622,35818,15666,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15262,37278,15306,38852)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15262,37278,15306,38852)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15234,37180,15274,37223)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15234,37180,15274,37223)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14838,38634,14882,38830)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(14838,38634,14882,38830)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16078,38178,16274,38222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16078,38178,16274,38222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16252,38064,16296,38200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16252,38064,16296,38200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15114,37180,15254,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15114,37180,15254,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15234,37150,15274,37280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15234,37150,15274,37280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(15924,37100,16066,37140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(15924,37100,16066,37140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16016,37070,16116,37170)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16016,37070,16116,37170)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16046,37100,16114,37140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16046,37100,16114,37140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16046,37180,16452,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16046,37180,16452,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16040,36803,16148,36897)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16040,36803,16148,36897)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16072,36828,16386,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16072,36828,16386,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16044,37066,16144,37174)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16044,37066,16144,37174)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16342,36558,18636,36602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16342,36558,18636,36602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16317,36526,16411,36634)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16317,36526,16411,36634)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16317,36796,16411,36904)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16317,36796,16411,36904)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16585,36319,16683,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16585,36319,16683,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16792,35140,16836,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16792,35140,16836,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16765,35149,16863,35311)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16765,35149,16863,35311)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(17062,36240,17106,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(17062,36240,17106,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(17035,36319,17133,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(17035,36319,17133,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17242,37818,17305,37862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17242,37818,17305,37862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17242,37818,17286,37952)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17242,37818,17286,37952)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17215,37849,17313,38011)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17215,37849,17313,38011)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17242,37908,17556,37952)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17242,37908,17556,37952)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17261,37706,17305,37814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17261,37706,17305,37814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14452,36240,14496,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14452,36240,14496,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14425,36319,14523,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14425,36319,14523,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14542,40560,14586,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14542,40560,14586,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14494,40678,14634,40762)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(14494,40678,14634,40762)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(15352,36240,15396,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(15352,36240,15396,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(15325,36319,15423,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(15325,36319,15423,36481)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(15352,36378,16656,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(15352,36378,16656,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(15442,35140,15486,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(15442,35140,15486,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16585,35149,16683,35311)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16585,35149,16683,35311)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16612,35208,16656,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN23_rst(16612,35208,16656,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12094,37960,12174,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12094,37960,12174,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12112,38298,12246,38342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12112,38298,12246,38342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12112,38938,12246,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12112,38938,12246,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12084,38986,12184,39094)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12084,38986,12184,39094)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12202,38298,12246,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12202,38298,12246,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12202,38938,12246,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12202,38938,12246,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12184,38961,12346,39059)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12184,38961,12346,39059)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12292,41058,13956,41102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12292,41058,13956,41102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12562,38898,12606,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12562,38898,12606,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13462,38898,13506,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13462,38898,13506,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13462,38988,13776,39032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(13462,38988,13776,39032)
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/MOSI_sync_1_reg
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/MOSI_sync_1_reg
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SHIFT_IN_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SHIFT_IN_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SHIFT_IN_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SHIFT_IN_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_0_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_0_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_0_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_0_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_0_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_0_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_0_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SS_sync_0_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7854,41706,7954,41814)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7854,41706,7954,41814)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7882,41778,7926,41862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7882,41778,7926,41862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7855,41719,7953,41881)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7855,41719,7953,41881)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](8274,43740,8464,43780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](8274,43740,8464,43780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](8395,41719,8493,41881)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](8395,41719,8493,41881)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](8404,43660,8484,43800)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](8404,43660,8484,43800)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9592,44298,9826,44342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9592,44298,9826,44342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9640,41958,9684,42102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9640,41958,9684,42102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9592,41958,9636,42272)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9592,41958,9636,42272)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9502,42228,9546,44072)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9502,42228,9546,44072)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16394,39820,16474,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16394,39820,16474,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16414,39051,16576,39149)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16414,39051,16576,39149)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16432,39078,18096,39122)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16432,39078,18096,39122)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16346,39798,16486,39882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16346,39798,16486,39882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(17176,38683,17276,38723)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(17176,38683,17276,38723)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(17206,38683,18094,38723)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(17206,38683,18094,38723)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14724,42220,15158,42260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14724,42220,15158,42260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14632,42618,14766,42662)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14632,42618,14766,42662)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](13726,42940,14674,42980)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](13726,42940,14674,42980)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](12804,43006,12904,43114)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](12804,43006,12904,43114)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](8134,43180,8214,43320)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](8134,43180,8214,43320)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](8422,41778,8466,43782)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](8422,41778,8466,43782)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7882,41778,8466,41822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7882,41778,8466,41822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](8274,43740,8314,44140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](8274,43740,8314,44140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7882,41738,7926,41822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7882,41738,7926,41822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7810,41740,7924,41780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7810,41740,7924,41780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7880,41818,7926,41881)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7880,41818,7926,41881)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7346,41600,7386,41780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7346,41600,7386,41780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7346,41740,7564,41780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7346,41740,7564,41780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7504,41660,7584,41800)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7504,41660,7584,41800)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7522,41738,7566,41862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7522,41738,7566,41862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7522,41818,7926,41862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7522,41818,7926,41862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7810,41740,7850,41920)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[3](7810,41740,7850,41920)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16242,38218,16382,38302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16242,38218,16382,38302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16364,38240,16464,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16364,38240,16464,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16742,39180,16782,39370)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16742,39180,16782,39370)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16742,39300,16782,39400)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16742,39300,16782,39400)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(17152,35658,17196,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(17152,35658,17196,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16432,39078,16476,39862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16432,39078,16476,39862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16394,39820,16434,39940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16394,39820,16434,39940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16284,39820,16414,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16284,39820,16414,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16066,39900,16434,39940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16066,39900,16434,39940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16394,39820,16534,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN13_rx_state_2(16394,39820,16534,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](12832,43038,12876,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](12832,43038,12876,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](12834,43420,13766,43460)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](12834,43420,13766,43460)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](12814,43400,12894,43540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](12814,43400,12894,43540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](13726,42720,13766,42980)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](13726,42720,13766,42980)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](13726,42940,13766,43460)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](13726,42940,13766,43460)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14632,42618,14676,42982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14632,42618,14676,42982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14614,42860,14694,43000)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14614,42860,14694,43000)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14704,42200,14784,42340)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14704,42200,14784,42340)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14722,42218,14766,42662)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14722,42218,14766,42662)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14982,42040,15122,42120)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](14982,42040,15122,42120)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](15002,42060,15158,42100)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](15002,42060,15158,42100)}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[4]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst U2004
[05/28 10:13:40  15835s] <CMD> deselectInst U2004
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2004/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2004/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2004/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2004/X
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,40788,10176,41732)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,40788,10176,41732)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,41620,10176,41732)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,41620,10176,41732)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10105,41629,10203,41791)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10105,41629,10203,41791)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10105,41629,10203,41791)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10105,41629,10203,41791)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,41688,10176,42542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,41688,10176,42542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10105,42439,10203,42601)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10105,42439,10203,42601)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,42720,10176,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,42720,10176,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,42709,10176,42871)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,42709,10176,42871)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10073,42741,10235,42839)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10073,42741,10235,42839)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,42768,10176,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,42768,10176,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10073,43821,10235,43919)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10073,43821,10235,43919)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10222,38938,10266,40102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10222,38938,10266,40102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10222,40058,10356,40102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10222,40058,10356,40102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10222,40698,10266,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10222,40698,10266,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10312,40058,10356,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10312,40058,10356,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,41688,10446,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,41688,10446,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,41778,12246,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,41778,12246,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,43780,10446,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,43780,10446,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10343,43848,10505,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10343,43848,10505,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10343,43821,10505,43919)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10343,43821,10505,43919)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14532,38218,14672,38302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14532,38218,14672,38302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14542,38238,14586,38822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14542,38238,14586,38822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14544,38780,14654,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14544,38780,14654,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14532,38758,14672,38842)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14532,38758,14672,38842)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14624,38240,14724,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14624,38240,14724,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(12218,38220,12347,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(12218,38220,12347,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(12102,40460,12238,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(12102,40460,12238,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11754,38220,12258,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11754,38220,12258,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11844,40460,12142,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11844,40460,12142,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11842,40158,11886,40502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11842,40158,11886,40502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11842,38268,11886,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11842,38268,11886,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11752,38268,11886,38312)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11752,38268,11886,38312)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11752,37658,11796,38262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11752,37658,11796,38262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11058,37420,11794,37460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11058,37420,11794,37460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10508,37180,10634,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10508,37180,10634,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10594,37180,10734,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10594,37180,10734,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10594,37180,10894,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10594,37180,10894,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10834,37160,10914,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10834,37160,10914,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10852,37178,10896,37462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10852,37178,10896,37462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10854,37420,11098,37460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10854,37420,11098,37460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10834,37340,10914,37480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(10834,37340,10914,37480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11058,37420,11098,37590)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11058,37420,11098,37590)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11754,37420,11794,37700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11754,37420,11794,37700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9794,35140,9856,35180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9794,35140,9856,35180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9636,35140,9736,35180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9636,35140,9736,35180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9666,35140,9814,35180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9666,35140,9814,35180)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9576,35530,9716,35590)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9576,35530,9716,35590)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9666,35540,9814,35580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9666,35540,9814,35580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9724,35120,9864,35200)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9724,35120,9864,35200)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9772,35138,9816,35582)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9772,35138,9816,35582)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9744,35506,9844,35614)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9744,35506,9844,35614)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9772,35538,9816,37052)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9772,35538,9816,37052)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9754,36981,9916,37079)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9754,36981,9916,37079)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(4678,40000,4718,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(4678,40000,4718,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(4678,40140,4774,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(4678,40140,4774,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(4632,39861,4794,39959)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(4632,39861,4794,39959)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(4714,40060,4794,40200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(4714,40060,4794,40200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,39078,10446,39862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,39078,10446,39862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,37458,10446,39122)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,37458,10446,39122)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,37418,10446,37502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,37418,10446,37502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10246,37420,10444,37460)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10246,37420,10444,37460)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10362,39820,10402,39940)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10362,39820,10402,39940)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10254,39820,10382,39860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10254,39820,10382,39860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10228,39078,10424,39122)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10228,39078,10424,39122)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10228,37458,10424,37502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10228,37458,10424,37502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9624,35540,9686,35580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9624,35540,9686,35580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11752,37610,11796,37750)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11752,37610,11796,37750)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11734,38140,11814,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11734,38140,11814,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11752,38218,11796,38312)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11752,38218,11796,38312)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11725,38209,11823,38371)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11725,38209,11823,38371)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11815,38209,11913,38371)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11815,38209,11913,38371)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11815,40099,11913,40261)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11815,40099,11913,40261)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11815,40099,11913,40261)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11815,40099,11913,40261)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11824,40380,11904,40520)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(11824,40380,11904,40520)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1998/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1998/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1998/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1998/X
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[1]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[1]}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1443/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1443/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1443/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1443/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1443/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1443/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1443/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1443/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2009/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2009/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2009/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2009/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1443
[05/28 10:13:40  15835s] <CMD> deselectInst U1443
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2009/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2009/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2009/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2009/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2009/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2009/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(7792,35073,7836,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(7792,35073,7836,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(9322,35073,9366,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(9322,35073,9366,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(9322,35118,11616,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(9322,35118,11616,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(11572,34848,11616,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(11572,34848,11616,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS(592,35388,10986,35432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS(592,35388,10986,35432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS(10942,34858,10986,35432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS(10942,34858,10986,35432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS(10842,35361,11004,35459)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS(10842,35361,11004,35459)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9684,35460,9822,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(9684,35460,9822,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8424,36540,8546,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8424,36540,8546,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8422,35818,8466,36152)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8422,35818,8466,36152)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8390,35820,8430,36135)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(8390,35820,8430,36135)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6172,36108,6216,36262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6172,36108,6216,36262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10334,36220,10436,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(10334,36220,10436,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6194,36220,6260,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN18_n711(6194,36220,6260,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8210,37523,8318,37617)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8210,37523,8318,37617)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8242,37548,9006,37592)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8242,37548,9006,37592)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8214,37866,8314,37974)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8214,37866,8314,37974)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8390,37840,8430,37940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8390,37840,8430,37940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8962,36858,9012,36902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8962,36858,9012,36902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8930,36893,9038,36987)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8930,36893,9038,36987)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8937,36886,9031,36994)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8937,36886,9031,36994)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8937,37516,9031,37624)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8937,37516,9031,37624)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8968,36746,9012,36854)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n31(8968,36746,9012,36854)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(15084,37980,15970,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(15084,37980,15970,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(15082,37638,15126,38022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(15082,37638,15126,38022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(10402,37638,15126,37682)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(10402,37638,15126,37682)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(952,37638,8286,37682)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(952,37638,8286,37682)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(8242,37638,8286,37772)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(8242,37638,8286,37772)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(8242,37728,10446,37772)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(8242,37728,10446,37772)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(10402,37638,10446,37772)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(10402,37638,10446,37772)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(15055,37579,15153,37741)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(15055,37579,15153,37741)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(15064,37900,15144,38040)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(15064,37900,15144,38040)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(15930,37840,15970,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire RX(15930,37840,15970,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(7792,35073,9366,35117)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(7792,35073,9366,35117)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(772,35118,7836,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SCK(772,35118,7836,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10132,39888,10806,39932)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10132,39888,10806,39932)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10104,40106,10204,40214)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10104,40106,10204,40214)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10478,42060,10866,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10478,42060,10866,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10762,39888,10806,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10762,39888,10806,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10662,39861,10824,39959)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10662,39861,10824,39959)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10762,41338,10896,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10762,41338,10896,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10736,42050,10876,42110)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10736,42050,10876,42110)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10826,42060,10894,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10826,42060,10894,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10852,41338,10896,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10852,41338,10896,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10834,41391,10996,41489)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10834,41391,10996,41489)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10852,41418,11526,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10852,41418,11526,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(8152,39888,10176,39932)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(8152,39888,10176,39932)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(9782,42130,9822,42230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(9782,42130,9822,42230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(9782,42160,9822,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(9782,42160,9822,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(9782,42220,10518,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(9782,42220,10518,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10014,39970,10054,40070)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10014,39970,10054,40070)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10014,40000,10054,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10014,40000,10054,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10014,40140,10174,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10014,40140,10174,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10014,40290,10054,40390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10014,40290,10054,40390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10032,39861,10194,39959)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1549(10032,39861,10194,39959)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[7]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[7]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[7]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[7]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[7]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[7]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[7]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[7]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2002/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2002/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2002/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2002/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2002/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2002/X
[05/28 10:13:40  15835s] <CMD> deselectInst U2003
[05/28 10:13:40  15835s] <CMD> deselectInst U2003
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2002/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2002/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2002/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2002/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2003/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2003/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2003/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2003/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1201/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1201/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1201/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1201/X
[05/28 10:13:40  15835s] <CMD> deselectInst U2002
[05/28 10:13:40  15835s] <CMD> deselectInst U2002
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[4]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[4]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[4]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[4]/D}
[05/28 10:13:40  15835s] <CMD> deselectInst U2034
[05/28 10:13:40  15835s] <CMD> deselectInst U2034
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2034/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2034/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2034/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2034/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2034/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2034/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1206/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1206/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1206/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1206/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1206/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1206/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1206/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1206/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[7]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[7]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[7]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[7]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[7]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[7]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[7]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[7]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1206/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1206/X
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[7]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[7]}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[1]}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[1]}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2017/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[4]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[4]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[4]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[4]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[4]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[4]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[4]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[4]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst U1203
[05/28 10:13:40  15835s] <CMD> deselectInst U1203
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1203/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1203/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1203/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1203/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1203/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1203/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[1]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1167/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1167/X
[05/28 10:13:40  15835s] <CMD> deselectInst U2010
[05/28 10:13:40  15835s] <CMD> deselectInst U2010
[05/28 10:13:40  15835s] <CMD> deselectInst U1167
[05/28 10:13:40  15835s] <CMD> deselectInst U1167
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1167/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1167/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1167/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1167/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(12899,39109,12989,39271)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(12899,39109,12989,39271)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1553(10222,35178,10266,37222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1553(10222,35178,10266,37222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1553(10014,35180,10264,35220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1553(10014,35180,10264,35220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1553(10014,35180,10054,35440)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1553(10014,35180,10054,35440)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1553(10204,35160,10284,35300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1553(10204,35160,10284,35300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1553(10222,37146,10266,37254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1553(10222,37146,10266,37254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9322,35418,9366,36582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9322,35418,9366,36582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9318,36540,9358,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9318,36540,9358,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9174,36540,9338,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9174,36540,9338,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9106,36620,9358,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9106,36620,9358,36660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9288,36510,9388,36610)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9288,36510,9388,36610)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12102,37161,12264,37259)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12102,37161,12264,37259)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12440,37163,12548,37257)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12440,37163,12548,37257)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12472,37498,12608,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12472,37498,12608,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12564,37250,12608,37390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12564,37250,12608,37390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12564,37298,12608,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/MOSI_sync_1(12564,37298,12608,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13887,36680,14694,36720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13887,36680,14694,36720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(14272,34128,14316,36242)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(14272,34128,14316,36242)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13885,36198,13929,36722)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13885,36198,13929,36722)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13885,36090,13929,36230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13885,36090,13929,36230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9492,37971,9654,38069)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9492,37971,9654,38069)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(12922,38218,12966,39212)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(12922,38218,12966,39212)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11214,39180,11446,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11214,39180,11446,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11212,39168,11256,39222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11212,39168,11256,39222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11212,39200,11256,39393)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11212,39200,11256,39393)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11180,39143,11288,39237)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11180,39143,11288,39237)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11212,39168,12966,39212)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11212,39168,12966,39212)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11184,39146,11284,39254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11184,39146,11284,39254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11406,39180,11446,39280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(11406,39180,11446,39280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(12706,38220,12964,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(12706,38220,12964,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(12904,38200,12984,38340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n35(12904,38200,12984,38340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12269,37408,12359,37552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12269,37408,12359,37552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12292,37458,14856,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12292,37458,14856,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14812,37458,14856,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14812,37458,14856,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14780,37433,14888,37527)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14780,37433,14888,37527)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14814,37500,14926,37540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14814,37500,14926,37540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14784,37466,14884,37574)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14784,37466,14884,37574)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14886,37360,14926,37540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14886,37360,14926,37540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14902,37368,14946,37654)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14902,37368,14946,37654)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14632,37368,14946,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14632,37368,14946,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14634,37180,14697,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14634,37180,14697,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14632,36938,14676,37222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1383(14632,36938,14676,37222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9361,37998,9405,38342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9361,37998,9405,38342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9418,37458,9614,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9418,37458,9614,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9343,37971,9505,38069)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9343,37971,9505,38069)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9361,37998,9636,38042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9361,37998,9636,38042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9361,38250,9405,38390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9361,38250,9405,38390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9594,37180,10134,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9594,37180,10134,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9574,37160,9654,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9574,37160,9654,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9565,37399,9663,37561)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9565,37399,9663,37561)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9574,37388,9654,37572)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9574,37388,9654,37572)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9318,36540,9364,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9318,36540,9364,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9324,35420,9474,35460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9324,35420,9474,35460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9304,35400,9384,35540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9304,35400,9384,35540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9294,36506,9394,36614)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9294,36506,9394,36614)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9434,35200,9474,35460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1387(9434,35200,9474,35460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14812,37520,14856,37683)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(14812,37520,14856,37683)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12292,37480,12336,37636)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12292,37480,12336,37636)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12218,37280,12258,37460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12218,37280,12258,37460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12218,37420,12334,37460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12218,37420,12334,37460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12244,37400,12384,37480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12244,37400,12384,37480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12292,37418,12336,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1384(12292,37418,12336,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13885,36138,13929,36242)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13885,36138,13929,36242)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13858,36098,13956,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13858,36098,13956,36260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13885,36198,14316,36242)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13885,36198,14316,36242)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13867,36600,13947,36740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(13867,36600,13947,36740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(14172,36171,14334,36269)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(14172,36171,14334,36269)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(14624,36680,14724,36720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_sync_1(14624,36680,14724,36720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13885,35478,13929,35542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13885,35478,13929,35542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13462,35478,13929,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13462,35478,13929,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13462,34758,13506,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13462,34758,13506,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13885,35324,13929,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13885,35324,13929,35500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13444,35451,13606,35549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13444,35451,13606,35549)
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP46
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP46
[05/28 10:13:40  15835s] <CMD> deselectMarker 8.1480 36.2800 8.1880 36.2900 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 8.1480 36.2800 8.1880 36.2900 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 12.6820 40.2900 12.7120 40.2950 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 12.6820 40.2900 12.7120 40.2950 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 8.7380 36.5100 8.7780 36.5200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 8.7380 36.5100 8.7780 36.5200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectInst U1185
[05/28 10:13:40  15835s] <CMD> deselectInst U1185
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1185/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1185/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1185/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1185/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1185/A3
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1185/A3
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1185/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1185/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_LD_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_LD_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SS_prev_reg
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SS_prev_reg
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 16.2760 37.1800 16.3900 37.2200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 12.6820 40.2900 12.7120 40.2950 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 12.6820 40.2900 12.7120 40.2950 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 8.7380 36.5100 8.7780 36.5200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 8.7380 36.5100 8.7780 36.5200 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 6.8820 43.2900 6.9120 43.3050 1 1 2
[05/28 10:13:40  15835s] <CMD> deselectMarker 6.8820 43.2900 6.9120 43.3050 1 1 2
[05/28 10:13:40  15835s] <CMD> deselectMarker 6.8820 43.2900 6.9120 43.3050 1 1 105
[05/28 10:13:40  15835s] <CMD> deselectMarker 6.8820 43.2900 6.9120 43.3050 1 1 105
[05/28 10:13:40  15835s] <CMD> deselectMarker 6.8820 43.2900 6.9120 43.3050 1 1 105
[05/28 10:13:40  15835s] <CMD> deselectMarker 6.8820 43.2900 6.9120 43.3050 1 1 105
[05/28 10:13:40  15835s] <CMD> deselectMarker 6.8820 43.2900 6.9120 43.3050 1 1 2
[05/28 10:13:40  15835s] <CMD> deselectMarker 6.8820 43.2900 6.9120 43.3050 1 1 2
[05/28 10:13:40  15835s] <CMD> deselectInst U1204
[05/28 10:13:40  15835s] <CMD> deselectInst U1204
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1204/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1204/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1204/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1204/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1204/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1204/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1204/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1204/X
[05/28 10:13:40  15835s] <CMD> deselectMarker 8.1480 36.2800 8.1880 36.2900 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectMarker 8.1480 36.2800 8.1880 36.2900 1 1 6
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SCK_sync_0_reg
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SCK_sync_0_reg
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SS_sync_1_reg
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SS_sync_1_reg
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_prev_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_prev_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_prev_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_prev_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_prev_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_prev_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectInst U1872
[05/28 10:13:40  15835s] <CMD> deselectInst U1872
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1872/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1872/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1872/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1872/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1444/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1444/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1444/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1444/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1444/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1444/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1444/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1444/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1198
[05/28 10:13:40  15835s] <CMD> deselectInst U1198
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1198/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1198/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1198/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1198/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1444
[05/28 10:13:40  15835s] <CMD> deselectInst U1444
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1371/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1371/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1371/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1371/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1371/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1371/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1371/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1371/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1872/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1872/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1872/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1872/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1872/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1872/X
[05/28 10:13:40  15835s] <CMD> deselectInst U2009
[05/28 10:13:40  15835s] <CMD> deselectInst U2009
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[1]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[1]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[1]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[1]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[1]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[1]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP279
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP279
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[1]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[1]/CK}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[2]}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[2]}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[3](8062,34938,8106,36902)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[3](8062,34938,8106,36902)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[3](8044,36780,8124,36920)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[3](8044,36780,8124,36920)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](8152,33498,8196,35612)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](8152,33498,8196,35612)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7704,35820,7850,35860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7704,35820,7850,35860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7702,35568,7746,35862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7702,35568,7746,35862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7684,35541,7846,35639)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7684,35541,7846,35639)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7702,35568,8196,35612)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7702,35568,8196,35612)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7674,35786,7774,35894)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7674,35786,7774,35894)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7810,35680,7850,35860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](7810,35680,7850,35860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](8125,35509,8223,35671)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[4](8125,35509,8223,35671)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10132,35298,10176,35462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10132,35298,10176,35462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10132,34218,10176,35342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10132,34218,10176,35342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10125,35418,10169,35522)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10125,35418,10169,35522)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](9958,35298,10154,35342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](9958,35298,10154,35342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10125,35418,10176,35462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10125,35418,10176,35462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10125,35446,10169,35554)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10125,35446,10169,35554)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10100,35273,10208,35367)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10100,35273,10208,35367)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10073,35275,10235,35365)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[6](10073,35275,10235,35365)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12652,37998,12786,38042)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12652,37998,12786,38042)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12652,34218,12696,38042)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12652,34218,12696,38042)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12742,38020,12786,38196)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12742,38020,12786,38196)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12568,37998,12674,38042)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12568,37998,12674,38042)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12450,37840,12490,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12450,37840,12490,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12450,37980,12784,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12450,37980,12784,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12625,37898,12723,38060)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12625,37898,12723,38060)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12694,37960,12834,38040)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12694,37960,12834,38040)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12742,37978,12786,38042)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12742,37978,12786,38042)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12715,37980,12813,38142)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_IN[7](12715,37980,12813,38142)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15174,43420,15274,43460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15174,43420,15274,43460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15172,34848,15216,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15172,34848,15216,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,42858,15126,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,42858,15126,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,41598,15126,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,41598,15126,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,35208,15126,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,35208,15126,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14364,42700,14462,42740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14364,42700,14462,42740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13462,42858,14406,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13462,42858,14406,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13362,43461,13524,43559)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13362,43461,13524,43559)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13434,43706,13534,43814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13434,43706,13534,43814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14314,42680,14454,42760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14314,42680,14454,42760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14362,42698,14406,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14362,42698,14406,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14335,42758,14433,42920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14335,42758,14433,42920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14362,42858,15126,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14362,42858,15126,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14422,42590,14462,42690)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14422,42590,14462,42690)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14422,42620,14462,42740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14422,42620,14462,42740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7252,43848,7296,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7252,43848,7296,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7227,43898,7271,44162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7227,43898,7271,44162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9794,43938,9990,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9794,43938,9990,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8512,43847,8556,43920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8512,43847,8556,43920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7432,43804,7476,43870)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7432,43804,7476,43870)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14296,42700,14462,42740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14296,42700,14462,42740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7227,43898,7296,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7227,43898,7296,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7227,44070,7271,44210)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7227,44070,7271,44210)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7225,43748,7323,43910)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7225,43748,7323,43910)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7252,43848,7476,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7252,43848,7476,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7346,43840,7386,44020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7346,43840,7386,44020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7346,43980,7474,44020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7346,43980,7474,44020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7432,43848,7476,44022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7432,43848,7476,44022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,35208,15216,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,35208,15216,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,36648,15216,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,36648,15216,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,41598,15216,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,41598,15216,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14982,42831,15144,42929)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14982,42831,15144,42929)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14982,42831,15144,42929)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(14982,42831,15144,42929)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,43098,15216,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15082,43098,15216,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15172,36648,15216,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15172,36648,15216,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15172,43098,15216,43462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15172,43098,15216,43462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15154,43340,15234,43480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15154,43340,15234,43480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15234,43280,15274,43460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(15234,43280,15274,43460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(16278,41820,16550,41860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(16278,41820,16550,41860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15354,41820,15622,41860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15354,41820,15622,41860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13462,43488,13506,43782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13462,43488,13506,43782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13282,43488,13506,43532)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13282,43488,13506,43532)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13462,42858,13506,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13462,42858,13506,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13378,43740,13418,44080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13378,43740,13418,44080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13376,43038,13420,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13376,43038,13420,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13282,42858,13326,43532)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13282,42858,13326,43532)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11484,44140,11678,44180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11484,44140,11678,44180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11482,43668,11526,44182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11482,43668,11526,44182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43898,9940,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43898,9940,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43098,9940,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43098,9940,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43668,9816,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43668,9816,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8602,43218,8646,43622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8602,43218,8646,43622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8512,43578,8556,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8512,43578,8556,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8390,43900,8430,44080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8390,43900,8430,44080)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1201/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1201/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1201/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1201/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1201/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1201/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2000/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2000/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2000/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2000/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2000/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2000/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2000/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2000/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2001/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2001/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2001/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2001/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2001/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2001/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2001/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2001/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2001/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2001/X
[05/28 10:13:40  15835s] <CMD> deselectInst U2001
[05/28 10:13:40  15835s] <CMD> deselectInst U2001
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[3]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[3]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[3]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[3]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[2]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[2]}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_LD_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_LD_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_LD_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_LD_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_LD_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_LD_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_LD_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_LD_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1868/D0
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1868/D0
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP278
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP278
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1373/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1373/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1373/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1373/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1868
[05/28 10:13:40  15835s] <CMD> deselectInst U1868
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[6]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1373/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1373/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1373/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1373/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1373/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1373/B1
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SHIFT_IN_reg
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SHIFT_IN_reg
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1868/D1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1868/D1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1868/S
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1868/S
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1868/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1868/X
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7114,41647,7154,41780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7114,41647,7154,41780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9290,41753,9398,41847)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9290,41753,9398,41847)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9322,41778,9456,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9322,41778,9456,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9294,41786,9394,41894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9294,41786,9394,41894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9387,40576,9481,40684)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9387,40576,9481,40684)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9412,40608,9456,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9412,40608,9456,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9412,41508,11256,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9412,41508,11256,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9387,41476,9481,41584)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9387,41476,9481,41584)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9387,41746,9481,41854)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9387,41746,9481,41854)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6802,41778,7116,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6802,41778,7116,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6777,41746,6871,41854)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6777,41746,6871,41854)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6777,43006,6871,43114)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6777,43006,6871,43114)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6802,43258,6846,43382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6802,43258,6846,43382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6774,43306,6874,43414)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6774,43306,6874,43414)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6872,43205,6912,43260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6872,43205,6912,43260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6842,43190,6942,43290)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6842,43190,6942,43290)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7040,39503,7148,39597)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7040,39503,7148,39597)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7047,39496,7141,39604)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7047,39496,7141,39604)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,39528,7116,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,39528,7116,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7044,39546,7144,39654)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7044,39546,7144,39654)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,40608,9456,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,40608,9456,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7047,40576,7141,40684)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7047,40576,7141,40684)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7044,41706,7144,41814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7044,41706,7144,41814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,41738,7116,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,41738,7116,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7040,41753,7148,41847)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7040,41753,7148,41847)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7047,41746,7141,41854)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7047,41746,7141,41854)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7114,39440,7154,39620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7114,39440,7154,39620)
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[6]}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[6]}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2014/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[1]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[1]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[3]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[3]}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[1]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[1]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[1]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[1]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[1]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[1]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[3]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[0]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[0]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[0]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[0]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[0]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[0]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[0]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[0]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst FE_DBTC7_n1555
[05/28 10:13:40  15835s] <CMD> deselectInst FE_DBTC7_n1555
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC7_n1555/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC7_n1555/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC7_n1555/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC7_n1555/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[2]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[3]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[3]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[3]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[3]/D}
[05/28 10:13:40  15835s] <CMD> deselectInst U935
[05/28 10:13:40  15835s] <CMD> deselectInst U935
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U935/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U935/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U935/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U935/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin tx_buf_inst/dout_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin tx_buf_inst/dout_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin tx_buf_inst/dout_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin tx_buf_inst/dout_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin tx_buf_inst/dout_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin tx_buf_inst/dout_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin tx_buf_inst/dout_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin tx_buf_inst/dout_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectInst U1206
[05/28 10:13:40  15835s] <CMD> deselectInst U1206
[05/28 10:13:40  15835s] <CMD> deselectInst U2013
[05/28 10:13:40  15835s] <CMD> deselectInst U2013
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(16054,35451,16216,35549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(16054,35451,16216,35549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(16054,35740,16134,35880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(16054,35740,16134,35880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17242,35478,18456,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17242,35478,18456,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17142,35451,17304,35549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17142,35451,17304,35549)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17215,36859,17313,37021)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17215,36859,17313,37021)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17224,36848,17304,37032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17224,36848,17304,37032)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17210,36893,17318,36987)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17210,36893,17318,36987)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17194,36920,17334,37000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(17194,36920,17334,37000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10710,41120,10750,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10710,41120,10750,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10762,41148,11076,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10762,41148,11076,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10744,41121,10906,41219)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10744,41121,10906,41219)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10714,42280,10854,42360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10714,42280,10854,42360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10762,42298,10806,42362)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10762,42298,10806,42362)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10646,42318,10922,42362)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10646,42318,10922,42362)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10753,42248,10815,42432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10753,42248,10815,42432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10762,42458,10896,42502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10762,42458,10896,42502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10826,41260,11074,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10826,41260,11074,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10826,42300,10866,42480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10826,42300,10866,42480)
[05/28 10:13:40  15835s] <CMD> deselectInst U1213
[05/28 10:13:40  15835s] <CMD> deselectInst U1213
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1213/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1213/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1213/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1213/X
[05/28 10:13:40  15835s] <CMD> deselectInst PKT_LD_reg
[05/28 10:13:40  15835s] <CMD> deselectInst PKT_LD_reg
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SPI_OUT_RDY_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SCK_prev_reg
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SCK_prev_reg
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_LD_reg
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_LD_reg
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1199/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1199/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1199/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1199/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1199/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1199/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1199/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1199/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1199/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1199/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[0]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[0]/CK}
[05/28 10:13:40  15835s] <CMD> deselectInst U2018
[05/28 10:13:40  15835s] <CMD> deselectInst U2018
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1999/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1999/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1999/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1999/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1999/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1999/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1443/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1443/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1999
[05/28 10:13:40  15835s] <CMD> deselectInst U1999
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2034/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2034/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2034/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2034/X
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[6]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[6]}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/X
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16764,37706,16864,37814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16764,37706,16864,37814)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16792,38718,16836,38882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16792,38718,16836,38882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16760,38693,16868,38787)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16760,38693,16868,38787)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16764,38806,16864,38914)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16764,38806,16864,38914)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16792,38838,16836,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16792,38838,16836,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16792,38938,16926,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16792,38938,16926,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16858,40620,16924,40660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16858,40620,16924,40660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16882,38938,16926,40662)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16882,38938,16926,40662)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16854,40586,16954,40694)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16854,40586,16954,40694)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16944,38810,17044,38910)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16944,38810,17044,38910)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7405,43748,7503,43910)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7405,43748,7503,43910)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7404,43946,7504,44054)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7404,43946,7504,44054)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7432,43978,7476,44072)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7432,43978,7476,44072)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7400,44003,7508,44097)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7400,44003,7508,44097)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7432,44028,8556,44072)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(7432,44028,8556,44072)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8390,43900,8554,43940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8390,43900,8554,43940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8512,43578,8646,43622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8512,43578,8646,43622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8426,43878,8566,43962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8426,43878,8566,43962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8512,43898,8556,44072)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8512,43898,8556,44072)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8442,44019,8626,44081)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8442,44019,8626,44081)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17261,37738,17305,37862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17261,37738,17305,37862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17332,33498,17376,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17332,33498,17376,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17332,35838,17556,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17332,35838,17556,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17305,35779,17403,35941)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_LD(17305,35779,17403,35941)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16792,38718,19176,38762)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16792,38718,19176,38762)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(17244,41980,18174,42020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(17244,41980,18174,42020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(17242,40618,17286,42022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(17242,40618,17286,42022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16884,40620,17284,40660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16884,40620,17284,40660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16794,38840,17014,38880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16794,38840,17014,38880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16858,40620,16898,40859)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16858,40620,16898,40859)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16792,37738,16836,38762)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16792,37738,16836,38762)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16854,40620,16898,40700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16854,40620,16898,40700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16184,37740,16834,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN25_RX(16184,37740,16834,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11638,43840,11678,44180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11638,43840,11678,44180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13282,42858,13506,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13282,42858,13506,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13255,42840,13353,43002)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13255,42840,13353,43002)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13223,43465,13385,43555)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13223,43465,13385,43555)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13282,43488,13326,43712)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13282,43488,13326,43712)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13259,43609,13349,43771)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13259,43609,13349,43771)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13376,43038,13506,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13376,43038,13506,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13376,43066,13420,43174)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13376,43066,13420,43174)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13378,43740,13504,43780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13378,43740,13504,43780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13362,42831,13524,42929)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(13362,42831,13524,42929)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9763,43868,9825,44052)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9763,43868,9825,44052)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9896,43098,9940,43262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9896,43098,9940,43262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9878,43145,9958,43335)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9878,43145,9958,43335)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9896,43898,9940,44142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9896,43898,9940,44142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9896,44050,9940,44190)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9896,44050,9940,44190)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11464,43641,11626,43739)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11464,43641,11626,43739)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11482,43668,13326,43712)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11482,43668,13326,43712)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11464,44060,11544,44200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(11464,44060,11544,44200)
[05/28 10:13:40  15835s] <CMD> deselectInst U2015
[05/28 10:13:40  15835s] <CMD> deselectInst U2015
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6082,40058,6216,40102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6082,40058,6216,40102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6172,40058,6216,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6172,40058,6216,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6154,41571,6316,41669)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6154,41571,6316,41669)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6172,41598,6576,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6172,41598,6576,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6532,41508,7566,41552)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](6532,41508,7566,41552)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7324,39560,7404,39700)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7324,39560,7404,39700)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7342,39578,7386,39662)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7342,39578,7386,39662)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7315,39559,7413,39721)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7315,39559,7413,39721)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7346,39440,7386,39620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7346,39440,7386,39620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7434,43260,8194,43300)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7434,43260,8194,43300)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7414,43240,7494,43380)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7414,43240,7494,43380)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7432,43418,7502,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7432,43418,7502,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7458,43418,7502,43622)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7458,43418,7502,43622)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7458,43546,7502,43654)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7458,43546,7502,43654)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7522,41508,7566,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7522,41508,7566,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7522,41598,8196,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7522,41598,8196,41642)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7926,41120,7966,41460)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7926,41120,7966,41460)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7926,41420,8194,41460)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](7926,41420,8194,41460)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](8134,41400,8214,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](8134,41400,8214,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](8152,41598,8196,43302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](8152,41598,8196,43302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](8093,41575,8255,41665)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[1](8093,41575,8255,41665)}
[05/28 10:13:40  15835s] <CMD> deselectInst U1873
[05/28 10:13:40  15835s] <CMD> deselectInst U1873
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1873/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1873/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1873/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1873/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](15118,42060,15158,42260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[7](15118,42060,15158,42260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9772,40698,9906,40742)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9772,40698,9906,40742)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9772,41778,9816,42992)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9772,41778,9816,42992)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9682,42948,9726,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9682,42948,9726,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9646,43186,9726,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9646,43186,9726,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9591,42948,9704,42992)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9591,42948,9704,42992)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9772,41840,9816,42003)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9772,41840,9816,42003)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9598,41778,9794,41822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9598,41778,9794,41822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9688,40698,9794,40742)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9688,40698,9794,40742)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9646,43200,9726,43340)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9646,43200,9726,43340)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9664,43218,9708,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9664,43218,9708,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9664,43418,9726,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9664,43418,9726,43462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9655,42930,9753,43092)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[0](9655,42930,9753,43092)}
[05/28 10:13:40  15835s] <CMD> deselectInst U1371
[05/28 10:13:40  15835s] <CMD> deselectInst U1371
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1371/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1371/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2010/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2010/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2010/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2010/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2010/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2010/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2010/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2010/X
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[7]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[7]}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13282,41238,13326,41542)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13282,41238,13326,41542)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13282,39168,13326,41282)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13282,39168,13326,41282)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,39168,13326,39212)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,39168,13326,39212)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,39098,13146,39212)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,39098,13146,39212)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13030,38780,13070,38855)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13030,38780,13070,38855)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](12798,37580,12838,37660)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](12798,37580,12838,37660)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13134,41500,13282,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13134,41500,13282,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13108,41238,13304,41282)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13108,41238,13304,41282)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13000,38815,13100,38875)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13000,38815,13100,38875)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13000,38780,13174,38820)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13000,38780,13174,38820)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](12768,37580,12868,37680)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](12768,37580,12868,37680)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](12798,37580,13144,37620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](12798,37580,13144,37620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](12768,37620,12868,37660)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](12768,37620,12868,37660)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(5944,39160,6084,39240)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(5944,39160,6084,39240)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(6070,37920,6110,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(6070,37920,6110,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(6070,38960,6110,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(6070,38960,6110,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7882,36458,7926,36512)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7882,36458,7926,36512)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6894,37160,7004,37200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6894,37160,7004,37200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6802,36468,6846,37062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6802,36468,6846,37062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6766,37020,6806,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6766,37020,6806,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7882,36287,7926,36480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7882,36287,7926,36480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6766,37020,6844,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6766,37020,6844,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6766,37180,6934,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6766,37180,6934,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6770,36443,6878,36537)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6770,36443,6878,36537)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6802,36468,7926,36512)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6802,36468,7926,36512)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6774,36986,6874,37094)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6774,36986,6874,37094)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9772,37008,10446,37052)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](9772,37008,10446,37052)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10157,39900,10402,39940)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10157,39900,10402,39940)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10246,37420,10286,37590)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10246,37420,10286,37590)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10362,39820,10502,39860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10362,39820,10502,39860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10362,39820,10444,39860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10362,39820,10444,39860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,37008,10446,37462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10402,37008,10446,37462)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,36990,10473,37152)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,36990,10473,37152)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10384,37340,10464,37480)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10384,37340,10464,37480)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,37399,10473,37561)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,37399,10473,37561)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10384,37388,10464,37572)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10384,37388,10464,37572)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5724,40060,5994,40100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5724,40060,5994,40100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5722,39178,5766,40102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5722,39178,5766,40102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5606,38960,5646,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5606,38960,5646,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5606,39180,5764,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5606,39180,5764,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5704,39160,5784,39300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5704,39160,5784,39300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5704,39980,5784,40120)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5704,39980,5784,40120)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5954,40000,5994,40100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n25(5954,40000,5994,40100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(5994,39180,6110,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(5994,39180,6110,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(5992,38058,6036,39222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(5992,38058,6036,39222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(5994,38060,6110,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(5994,38060,6110,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(5974,38040,6054,38180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n27(5974,38040,6054,38180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6186,37500,7024,37540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6186,37500,7024,37540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6984,36300,7502,36340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6984,36300,7502,36340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6964,36280,7044,36420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6964,36280,7044,36420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6964,37420,7044,37560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(6964,37420,7044,37560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(7462,36300,7502,36480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n996(7462,36300,7502,36480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(5634,38220,6322,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(5634,38220,6322,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(5632,37178,5676,38262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(5632,37178,5676,38262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(6290,38220,6342,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(6290,38220,6342,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(5634,37180,5848,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(5634,37180,5848,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(5614,37160,5694,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(5614,37160,5694,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(5614,38140,5694,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n23(5614,38140,5694,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6894,37160,6934,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(6894,37160,6934,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7884,36460,7966,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7884,36460,7966,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7854,36426,7954,36534)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7854,36426,7954,36534)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7850,36443,7958,36537)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7850,36443,7958,36537)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7926,36260,7966,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n29(7926,36260,7966,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6766,41500,6806,41700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6766,41500,6806,41700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(5722,41580,5762,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(5722,41580,5762,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(5722,41580,6458,41620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(5722,41580,6458,41620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(5722,42220,5994,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(5722,42220,5994,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(5954,42160,5994,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(5954,42160,5994,42260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6418,41580,6458,41700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6418,41580,6458,41700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,39019,10473,39181)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,39019,10473,39181)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,38978,10473,39140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10375,38978,10473,39140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10354,39800,10494,39880)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[5](10354,39800,10494,39880)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11290,37820,11446,37860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11290,37820,11446,37860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11174,37980,11330,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11174,37980,11330,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11194,37740,11446,37780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11194,37740,11446,37780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11174,37980,11214,38160)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11174,37980,11214,38160)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11290,37820,11330,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11290,37820,11330,38020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11406,37740,11446,37860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11406,37740,11446,37860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11406,37820,11546,37860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[6](11406,37820,11546,37860)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7553,38515,7715,38605)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7553,38515,7715,38605)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7553,38515,7715,38605)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7553,38515,7715,38605)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(8602,37300,8646,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(8602,37300,8646,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(8584,37431,8746,37529)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(8584,37431,8746,37529)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(8952,37431,9114,37529)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(8952,37431,9114,37529)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,38400,10176,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,38400,10176,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,38938,10266,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,38938,10266,38982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10105,40729,10203,40891)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10105,40729,10203,40891)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10114,40718,10194,40902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10114,40718,10194,40902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(9052,37458,9096,37660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(9052,37458,9096,37660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(8602,37458,9096,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(8602,37458,9096,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7612,38538,7656,38720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7612,38538,7656,38720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7612,34848,7656,37862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7612,34848,7656,37862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,41868,7476,41980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,41868,7476,41980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,40788,7476,41912)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,40788,7476,41912)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6892,39168,6936,39820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6892,39168,6936,39820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6892,38628,6936,39212)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6892,38628,6936,39212)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6712,40608,6756,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6712,40608,6756,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6712,39708,6756,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6712,39708,6756,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7258,44928,7454,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7258,44928,7454,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(9985,42768,10154,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(9985,42768,10154,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7258,42768,7454,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7258,42768,7454,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7258,41868,7454,41912)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7258,41868,7454,41912)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(9958,40788,10154,40832)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(9958,40788,10154,40832)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15334,41240,15414,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15334,41240,15414,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15334,41740,15414,41880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15334,41740,15414,41880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15442,34668,15486,35432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15442,34668,15486,35432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15442,36468,15486,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15442,36468,15486,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15582,41820,15622,41940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15582,41820,15622,41940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15582,41900,16318,41940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15582,41900,16318,41940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(16278,41820,16318,41940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(16278,41820,16318,41940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(16510,41597,16550,41697)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(16510,41597,16550,41697)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(16510,41627,16550,41860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(16510,41627,16550,41860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15534,39580,15624,39620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15534,39580,15624,39620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14272,39708,14856,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14272,39708,14856,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12472,41688,12516,41980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12472,41688,12516,41980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12202,41688,12516,41732)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12202,41688,12516,41732)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12292,45018,12336,45200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12292,45018,12336,45200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,45018,12336,45062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,45018,12336,45062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11572,39528,12066,39572)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11572,39528,12066,39572)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11572,38538,11616,39572)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(11572,38538,11616,39572)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,45018,10446,45200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,45018,10446,45200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,43848,10446,45062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10402,43848,10446,45062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,43848,10446,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,43848,10446,43892)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,41688,10446,41732)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,41688,10446,41732)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10222,40698,10356,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10222,40698,10356,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,42498,10176,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,42498,10176,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,42498,10176,42542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,42498,10176,42542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,40788,10176,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(10132,40788,10176,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14712,39681,14874,39779)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14712,39681,14874,39779)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15514,39560,15594,39700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15514,39560,15594,39700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15532,39578,15576,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15532,39578,15576,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15509,39649,15599,39811)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15509,39649,15599,39811)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15602,39730,15624,39770)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15602,39730,15624,39770)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15584,39580,15624,39770)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15584,39580,15624,39770)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14362,40698,14406,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14362,40698,14406,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14092,40698,14406,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14092,40698,14406,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13462,41598,14136,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13462,41598,14136,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13282,41818,13506,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13282,41818,13506,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12472,42858,12966,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12472,42858,12966,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12472,41688,12516,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(12472,41688,12516,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,40878,15486,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,40878,15486,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,35388,15486,35432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,35388,15486,35432)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,41258,15396,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,41258,15396,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,41280,15396,41463)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,41280,15396,41463)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15178,41238,15374,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15178,41238,15374,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(14074,41120,14114,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(14074,41120,14114,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(14074,41260,15394,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(14074,41260,15394,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,35388,15396,36512)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,35388,15396,36512)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,36468,15486,36512)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,36468,15486,36512)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,40878,15396,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,40878,15396,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,41238,15396,41302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15352,41238,15396,41302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15325,41179,15423,41341)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15325,41179,15423,41341)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15325,41138,15423,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_LD(15325,41138,15423,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14722,36738,14856,36782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14722,36738,14856,36782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14190,40140,14314,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14190,40140,14314,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15532,39527,15576,39600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(15532,39527,15576,39600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14190,40140,14230,40320)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14190,40140,14230,40320)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14272,39708,14316,40182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14272,39708,14316,40182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14254,39681,14416,39779)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14254,39681,14416,39779)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14254,40060,14334,40200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14254,40060,14334,40200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14722,36738,14766,39482)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14722,36738,14766,39482)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14722,39438,14856,39482)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14722,39438,14856,39482)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14812,33858,14856,36782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14812,33858,14856,36782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14812,39438,14856,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14812,39438,14856,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14812,39708,15576,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire PKT_EN(14812,39708,15576,39752)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,42768,7476,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,42768,7476,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,44880,7476,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,44880,7476,44972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,44869,7503,45031)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,44869,7503,45031)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,44828,7503,44990)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,44828,7503,44990)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7522,44880,7566,45200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7522,44880,7566,45200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7612,37300,7656,37862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7612,37300,7656,37862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7585,37759,7683,37921)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7585,37759,7683,37921)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7585,37800,7683,37962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7585,37800,7683,37962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7612,37818,7656,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7612,37818,7656,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7612,38400,7656,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7612,38400,7656,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8584,43191,8746,43289)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8584,43191,8746,43289)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8602,43218,9816,43262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(8602,43218,9816,43262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43098,9816,43262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43098,9816,43262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9745,43159,9843,43321)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9745,43159,9843,43321)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9754,43148,9834,43332)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9754,43148,9834,43332)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43218,9816,43712)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43218,9816,43712)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43668,11526,43712)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43668,11526,43712)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9745,43650,9843,43812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9745,43650,9843,43812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43898,9816,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9772,43898,9816,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9672,43911,9834,44009)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_LD(9672,43911,9834,44009)
[05/28 10:13:40  15835s] <CMD> deselectInst U2012
[05/28 10:13:40  15835s] <CMD> deselectInst U2012
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2019/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2019/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2019/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2019/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2019/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2019/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2019/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2019/X
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6418,41660,6806,41700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6418,41660,6806,41700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6686,41480,6826,41560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6686,41480,6826,41560)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6766,41500,6902,41540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6766,41500,6902,41540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6666,41660,6806,41700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n26(6666,41660,6806,41700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(6766,39340,6806,39540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(6766,39340,6806,39540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(5904,41340,6110,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(5904,41340,6110,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(5902,39498,5946,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(5902,39498,5946,41382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(5904,39500,6806,39540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(5904,39500,6806,39540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(5884,39480,5964,39620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(5884,39480,5964,39620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(5884,41260,5964,41400)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(5884,41260,5964,41400)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(6070,41120,6110,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(6070,41120,6110,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(6686,39320,6826,39400)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(6686,39320,6826,39400)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(6766,39340,6902,39380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(6766,39340,6902,39380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(6666,39500,6806,39540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n22(6666,39500,6806,39540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT(772,39438,3786,39482)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT(772,39438,3786,39482)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT(3742,39438,3786,39862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT(3742,39438,3786,39862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT(3715,39379,3813,39541)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT(3715,39379,3813,39541)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT(3744,39820,4350,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT(3744,39820,4350,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT(3724,39740,3804,39880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_OUT(3724,39740,3804,39880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(4732,39888,4776,40182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(4732,39888,4776,40182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(952,39888,4776,39932)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_BY(952,39888,4776,39932)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7605,41500,7850,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7605,41500,7850,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7764,36506,7864,36614)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7764,36506,7864,36614)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,36538,7836,36962)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,36538,7836,36962)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7760,36893,7868,36987)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7760,36893,7868,36987)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7767,36886,7861,36994)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7767,36886,7861,36994)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,36918,7836,39032)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,36918,7836,39032)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,38988,7836,39142)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,38988,7836,39142)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7765,38929,7863,39091)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7765,38929,7863,39091)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7765,38970,7863,39132)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7765,38970,7863,39132)}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2012/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8426,44598,8566,44682)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8426,44598,8566,44682)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8512,44618,8556,44742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8512,44618,8556,44742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8512,44698,8646,44742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8512,44698,8646,44742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8602,44698,8646,45332)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8602,44698,8646,45332)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8584,45261,8746,45359)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8584,45261,8746,45359)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8602,45288,11166,45332)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8602,45288,11166,45332)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8584,45500,8664,45640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(8584,45500,8664,45640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9052,37098,9160,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9052,37098,9160,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9084,37098,9186,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9084,37098,9186,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9142,34578,9186,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9142,34578,9186,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9142,35568,9186,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9142,35568,9186,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9119,35509,9209,35671)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(9119,35509,9209,35671)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10478,37840,10518,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10478,37840,10518,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10478,37980,10714,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10478,37980,10714,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10474,41121,10636,41219)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10474,41121,10636,41219)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10492,41148,10806,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10492,41148,10806,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10474,41185,10554,41375)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10474,41185,10554,41375)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10645,37890,10743,38052)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10645,37890,10743,38052)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10672,37908,11256,37952)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10672,37908,11256,37952)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10644,37946,10744,38054)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10644,37946,10744,38054)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5452,37898,5496,38502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5452,37898,5496,38502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5434,38380,5514,38520)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5434,38380,5514,38520)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5722,38460,5762,38720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5722,38460,5762,38720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5838,35660,5878,36000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5838,35660,5878,36000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7702,35178,7746,35462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7702,35178,7746,35462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7614,36060,7734,36100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7614,36060,7734,36100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7612,35418,7656,36102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7612,35418,7656,36102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7612,35418,7746,35462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7612,35418,7746,35462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7584,36026,7684,36134)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7584,36026,7684,36134)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7694,36060,7734,36140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7694,36060,7734,36140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7694,36100,7850,36140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7694,36100,7850,36140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7704,35180,7966,35220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7704,35180,7966,35220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7674,35146,7774,35254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1388(7674,35146,7774,35254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7794,39100,7966,39140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7794,39100,7966,39140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7744,39080,7884,39160)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7744,39080,7884,39160)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,39438,8106,39482)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7792,39438,8106,39482)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7810,41500,7850,41620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7810,41500,7850,41620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7810,41580,7950,41620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7810,41580,7950,41620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7810,41580,8014,41620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7810,41580,8014,41620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7926,38960,7966,39140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7926,38960,7966,39140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7972,40878,8106,40922)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7972,40878,8106,40922)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7945,41359,8043,41521)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7945,41359,8043,41521)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7945,41318,8043,41480)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7945,41318,8043,41480)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7954,41500,8034,41640)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](7954,41500,8034,41640)}
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP287
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP287
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](8042,36220,8082,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](8042,36220,8082,36580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](8062,39438,8106,40922)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](8062,39438,8106,40922)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](8148,36185,8188,36260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](8148,36185,8188,36260)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](8118,36190,8218,36290)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[3](8118,36190,8218,36290)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5454,38460,5762,38500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5454,38460,5762,38500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5452,35658,5496,36262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5452,35658,5496,36262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5362,36218,5406,37942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5362,36218,5406,37942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5362,36218,5496,36262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5362,36218,5496,36262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5362,37898,5496,37942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5362,37898,5496,37942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5454,35660,5878,35700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5454,35660,5878,35700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5434,35640,5514,35780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1556(5434,35640,5514,35780)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2015/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[6]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[6]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13102,43038,13146,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13102,43038,13146,43982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13104,43660,13282,43700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13104,43660,13282,43700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13084,43640,13164,43780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13084,43640,13164,43780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13102,43938,13146,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13102,43938,13146,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13075,43879,13173,44041)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13075,43879,13173,44041)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13075,43838,13173,44000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN17_n712(13075,43838,13173,44000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n945(17342,39900,17710,39940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n945(17342,39900,17710,39940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(17062,40138,17106,40422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(17062,40138,17106,40422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(16972,40378,17016,40982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(16972,40378,17016,40982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(16972,40378,17106,40422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(16972,40378,17106,40422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(16972,40890,17016,41030)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(16972,40890,17016,41030)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(16972,40938,17016,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(16972,40938,17016,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(16945,41089,17043,41251)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(16945,41089,17043,41251)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(17064,40140,17246,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(17064,40140,17246,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(17044,40120,17124,40260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(17044,40120,17124,40260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(17206,40020,17246,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n949(17206,40020,17246,40180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n926(17117,41020,17246,41060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n926(17117,41020,17246,41060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n926(17206,41020,17346,41060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n926(17206,41020,17346,41060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n926(17206,41020,17554,41060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n926(17206,41020,17554,41060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n924(16964,39330,17104,39390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n924(16964,39330,17104,39390)
[05/28 10:13:40  15835s] <CMD> deselectInst U2019
[05/28 10:13:40  15835s] <CMD> deselectInst U2019
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2019/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2019/A1
[05/28 10:13:40  15835s] <CMD> deselectInst tx_buf_inst/dout_reg
[05/28 10:13:40  15835s] <CMD> deselectInst tx_buf_inst/dout_reg
[05/28 10:13:40  15835s] <CMD> deselectInst U2017
[05/28 10:13:40  15835s] <CMD> deselectInst U2017
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[3]}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[3]}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6685,40508,6783,40670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6685,40508,6783,40670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6892,38628,6936,38720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6892,38628,6936,38720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6865,38569,6963,38731)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6865,38569,6963,38731)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6874,38558,6954,38742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6874,38558,6954,38742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6865,39109,6963,39271)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6865,39109,6963,39271)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6865,39068,6963,39230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(6865,39068,6963,39230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,40788,7476,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,40788,7476,40880)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,40729,7503,40891)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,40729,7503,40891)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7414,40718,7494,40902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7414,40718,7494,40902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,41809,7503,41971)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,41809,7503,41971)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,41850,7503,42012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,41850,7503,42012)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,41868,7476,42542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,41868,7476,42542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7414,42471,7576,42569)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7414,42471,7576,42569)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,42498,7476,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,42498,7476,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,42720,7476,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7432,42720,7476,42812)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,42709,7503,42871)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,42709,7503,42871)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,42750,7503,42912)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(7405,42750,7503,42912)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2018/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[4]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[4]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[4]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[4]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1999/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1999/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1999/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1999/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1998
[05/28 10:13:40  15835s] <CMD> deselectInst U1998
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1998/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1998/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1998/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1998/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1998/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1998/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16858,37180,16898,37280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16858,37180,16898,37280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16858,37210,16898,37380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16858,37210,16898,37380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16858,37340,17014,37380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16858,37340,17014,37380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16882,37498,16926,38132)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16882,37498,16926,38132)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16850,38063,16958,38157)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16850,38063,16958,38157)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16944,37306,17044,37414)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16944,37306,17044,37414)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16972,37338,17016,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16972,37338,17016,37542)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16278,36080,16414,36120)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16278,36080,16414,36120)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16278,36080,16318,36420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16278,36080,16318,36420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16278,36380,16474,36420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16278,36380,16474,36420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1579(16162,40878,18366,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1579(16162,40878,18366,40922)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1579(16144,41340,16224,41480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1579(16144,41340,16224,41480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16858,41500,16898,41620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16858,41500,16898,41620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16734,41500,16878,41540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16734,41500,16878,41540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16653,41580,16898,41620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16653,41580,16898,41620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16858,41500,16998,41540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16858,41500,16998,41540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16858,41500,16924,41540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16858,41500,16924,41540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16796,41478,16936,41562)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16796,41478,16936,41562)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16882,41498,16926,41782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16882,41498,16926,41782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16884,41740,17014,41780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16884,41740,17014,41780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16864,41660,16944,41800)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1578(16864,41660,16944,41800)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16404,36346,16504,36454)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16404,36346,16504,36454)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16432,36378,16476,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16432,36378,16476,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16400,37343,16508,37437)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16400,37343,16508,37437)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16432,37368,17466,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n704(16432,37368,17466,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(16522,36738,16566,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(16522,36738,16566,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(15262,42618,15306,42822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(15262,42618,15306,42822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14992,36918,15036,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14992,36918,15036,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14814,42540,14854,42660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14814,42540,14854,42660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14632,41818,14856,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14632,41818,14856,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14634,42060,14824,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14634,42060,14824,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14632,41238,14676,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14632,41238,14676,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14634,42003,14674,42157)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14634,42003,14674,42157)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14605,41179,14703,41341)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14605,41179,14703,41341)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13192,44880,13236,45200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13192,44880,13236,45200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13282,41818,13326,41980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13282,41818,13326,41980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13462,41598,13506,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13462,41598,13506,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13435,41539,13533,41701)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(13435,41539,13533,41701)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14065,40639,14163,40801)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14065,40639,14163,40801)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14092,40698,14136,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14092,40698,14136,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14033,41571,14195,41669)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14033,41571,14195,41669)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14335,40639,14433,40801)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_OFN21_rst(14335,40639,14433,40801)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(17062,41258,17106,42342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(17062,41258,17106,42342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16742,42060,16878,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16742,42060,16878,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16394,41260,16434,41420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16394,41260,16434,41420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14274,38060,14462,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14274,38060,14462,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13732,38058,13776,38822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13732,38058,13776,38822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16702,38177,16746,38320)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16702,38177,16746,38320)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14272,37907,14316,38080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14272,37907,14316,38080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13282,38780,13534,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13282,38780,13534,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13394,38780,13534,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13394,38780,13534,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13494,38780,13774,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13494,38780,13774,38820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13734,38060,14314,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13734,38060,14314,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13714,38040,13794,38180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13714,38040,13794,38180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13714,38700,13794,38840)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(13714,38700,13794,38840)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14254,38040,14334,38180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14254,38040,14334,38180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16884,42003,16924,42157)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16884,42003,16924,42157)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16394,41260,17104,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16394,41260,17104,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16642,42060,16782,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16642,42060,16782,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16742,42060,16924,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16742,42060,16924,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16882,42010,16926,42150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16882,42010,16926,42150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16882,42058,16926,42342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16882,42058,16926,42342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16882,42298,17106,42342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(16882,42298,17106,42342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(17064,41260,17710,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(17064,41260,17710,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(17044,41240,17124,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1580(17044,41240,17124,41380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1579(16162,40878,16206,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1579(16162,40878,16206,41462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1579(16135,40860,16233,41022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1579(16135,40860,16233,41022)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15252,37158,15392,37242)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15252,37158,15392,37242)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15262,37178,15306,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15262,37178,15306,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15235,37260,15333,37422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15235,37260,15333,37422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15262,37278,16296,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15262,37278,16296,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15262,38808,15306,39222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15262,38808,15306,39222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15162,38781,15324,38879)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15162,38781,15324,38879)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15244,39100,15324,39240)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15244,39100,15324,39240)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15262,39178,15306,39382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15262,39178,15306,39382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15214,39320,15354,39400)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15214,39320,15354,39400)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15624,35820,15738,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15624,35820,15738,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14272,38058,14316,38132)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14272,38058,14316,38132)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14245,37988,14343,38150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14245,37988,14343,38150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14272,38088,16746,38132)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14272,38088,16746,38132)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14422,37920,14462,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(14422,37920,14462,38100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16544,38300,16744,38340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16544,38300,16744,38340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16677,38056,16771,38164)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16677,38056,16771,38164)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16702,38088,16746,38402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16702,38088,16746,38402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16674,38266,16774,38374)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16674,38266,16774,38374)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16670,38333,16778,38427)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16670,38333,16778,38427)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16677,38326,16771,38434)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n756(16677,38326,16771,38434)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14992,36918,16566,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14992,36918,16566,36962)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14933,36895,15095,36985)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14933,36895,15095,36985)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14933,41211,15095,41309)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14933,41211,15095,41309)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(15244,42600,15324,42740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(15244,42600,15324,42740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(15262,42778,15392,42822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(15262,42778,15392,42822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(15348,42778,15392,43262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(15348,42778,15392,43262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(15348,43170,15392,43310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(15348,43170,15392,43310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(16522,36738,17646,36782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(16522,36738,17646,36782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16342,36558,16386,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16342,36558,16386,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16072,36828,16116,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16072,36828,16116,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16046,37100,16086,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_OUT_RDY(16046,37100,16086,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14632,41238,15036,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14632,41238,15036,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14632,41818,14676,42102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14632,41818,14676,42102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14632,42010,14676,42150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14632,42010,14676,42150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14754,42060,14854,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14754,42060,14854,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14812,41818,14856,42582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14812,41818,14856,42582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14812,42490,14856,42630)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14812,42490,14856,42630)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14814,42620,14926,42660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14814,42620,14926,42660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14876,42610,15016,42670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14876,42610,15016,42670)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14886,42620,15304,42660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire TX_EN(14886,42620,15304,42660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15604,35800,15684,35940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15604,35800,15684,35940)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15595,35738,15693,35900)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15595,35738,15693,35900)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15698,35680,15738,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(15698,35680,15738,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16252,35838,17196,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16252,35838,17196,35882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16234,35811,16396,35909)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16234,35811,16396,35909)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16152,37251,16314,37349)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16152,37251,16314,37349)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16252,37278,16296,38222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16252,37278,16296,38222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16220,38153,16328,38247)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16220,38153,16328,38247)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16193,38155,16355,38245)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire CS_sync(16193,38155,16355,38245)
[05/28 10:13:40  15835s] <CMD> deselectInst U2005
[05/28 10:13:40  15835s] <CMD> deselectInst U2005
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2005/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2005/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_prev_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Pin SPI_slave_inst/SCK_prev_reg/CK
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10852,42458,10896,43462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10852,42458,10896,43462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10834,43340,10914,43480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10834,43340,10914,43480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,43420,10982,43600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,43420,10982,43600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,44460,11164,44500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,44460,11164,44500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,45440,10982,45620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,45440,10982,45620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,45580,11164,45620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(10942,45580,11164,45620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11000,41123,11108,41217)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11000,41123,11108,41217)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11032,41148,11346,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11032,41148,11346,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11022,41238,11162,41322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11022,41238,11162,41322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11104,43400,11184,43540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11104,43400,11184,43540)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,35818,11256,35972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,35818,11256,35972)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11153,35901,11315,35999)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11153,35901,11315,35999)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11203,35858,11265,36042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11203,35858,11265,36042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11194,37881,11356,37979)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11194,37881,11356,37979)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11290,35680,11330,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11290,35680,11330,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11290,35820,11446,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11290,35820,11446,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11302,34578,11346,35342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11302,34578,11346,35342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11279,35239,11369,35401)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11279,35239,11369,35401)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11302,41148,11346,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11302,41148,11346,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11302,41238,12066,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11302,41238,12066,41282)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11104,44380,11184,44520)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11104,44380,11184,44520)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11122,44458,11166,45332)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11122,44458,11166,45332)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11122,45288,11166,45622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11122,45288,11166,45622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11104,45261,11266,45359)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11104,45261,11266,45359)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11104,45500,11184,45640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11104,45500,11184,45640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,35298,11256,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11212,35298,11256,35612)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11185,35280,11283,35442)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11185,35280,11283,35442)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11112,35541,11274,35639)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11112,35541,11274,35639)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11184,35786,11284,35894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11184,35786,11284,35894)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11406,35820,11446,36000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11406,35820,11446,36000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11406,37980,11524,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11406,37980,11524,38020)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11455,37890,11553,38052)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11455,37890,11553,38052)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11454,37946,11554,38054)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11454,37946,11554,38054)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11472,45261,11634,45359)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11472,45261,11634,45359)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11572,45378,11796,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11572,45378,11796,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11638,41120,11678,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11638,41120,11678,41300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11720,45378,11828,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(11720,45378,11828,45422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12022,41148,12336,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12022,41148,12336,41192)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12102,38960,12142,39060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12102,38960,12142,39060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12102,39020,12154,39060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire clk(12102,39020,12154,39060)
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[6]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[6]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[6]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[6]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[6]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[6]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[7]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[3]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/OUT_reg[3]}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](12112,44058,12223,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](12112,44058,12223,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10942,44028,11796,44072)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10942,44028,11796,44072)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,44118,10986,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,44118,10986,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,45198,10716,45242)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,45198,10716,45242)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,45600,10626,45783)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,45600,10626,45783)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10408,45558,10604,45602)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10408,45558,10604,45602)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10222,43944,10266,44140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10222,43944,10266,44140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10194,44086,10294,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10194,44086,10294,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10199,44059,10289,44221)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10199,44059,10289,44221)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10222,44118,10626,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10222,44118,10626,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10564,44091,10726,44189)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10564,44091,10726,44189)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11505,39980,11562,40050)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11505,39980,11562,40050)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11382,39958,11522,40042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11382,39958,11522,40042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11392,39978,11436,40382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11392,39978,11436,40382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11374,40311,11536,40409)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11374,40311,11536,40409)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11392,40338,12512,40382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(11392,40338,12512,40382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12448,40158,12492,40262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12448,40158,12492,40262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12450,40220,12490,40320)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12450,40220,12490,40320)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12448,40186,12492,40294)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12448,40186,12492,40294)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12468,40158,12512,40382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12468,40158,12512,40382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12436,40313,12544,40407)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n32(12436,40313,12544,40407)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(9412,40058,9456,40562)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n30(9412,40058,9456,40562)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7602,43911,7764,44009)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7602,43911,7764,44009)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7702,43938,7746,45602)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7702,43938,7746,45602)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7702,45558,7746,45622)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7702,45558,7746,45622)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7670,45533,7778,45627)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7670,45533,7778,45627)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7677,45526,7771,45634)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7677,45526,7771,45634)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7704,45580,7850,45620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7704,45580,7850,45620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7674,45546,7774,45654)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7674,45546,7774,45654)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7810,45440,7850,45620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[1](7810,45440,7850,45620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](8872,43938,8916,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](8872,43938,8916,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7882,43938,8916,43982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7882,43938,8916,43982)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7702,44058,7926,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7702,44058,7926,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](6892,43944,6936,44140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](6892,43944,6936,44140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](6864,44086,6964,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](6864,44086,6964,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](6860,44093,6968,44187)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](6860,44093,6968,44187)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](6892,44118,7746,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](6892,44118,7746,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7702,44058,7746,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7702,44058,7746,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7702,44118,7746,44502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7702,44118,7746,44502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7684,44091,7846,44189)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7684,44091,7846,44189)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7704,44460,7850,44500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7704,44460,7850,44500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7684,44380,7764,44520)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7684,44380,7764,44520)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7810,44460,7850,44640)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7810,44460,7850,44640)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8692,44568,10536,44612)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8692,44568,10536,44612)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8686,44086,8786,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8686,44086,8786,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8714,44118,8758,44222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8714,44118,8758,44222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10419,44086,10519,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10419,44086,10519,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10447,44118,10491,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10447,44118,10491,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10447,44218,10536,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10447,44218,10536,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10492,44218,10536,44502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10492,44218,10536,44502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10494,44460,10750,44500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10494,44460,10750,44500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10474,44440,10554,44580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10474,44440,10554,44580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10460,44543,10568,44637)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10460,44543,10568,44637)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10710,44460,10750,44640)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10710,44460,10750,44640)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7882,43938,7926,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7882,43938,7926,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7864,43911,8026,44009)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](7864,43911,8026,44009)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](8772,43911,8934,44009)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](8772,43911,8934,44009)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](8872,44058,8961,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](8872,44058,8961,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](8917,44058,8961,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](8917,44058,8961,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](8889,44086,8989,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[2](8889,44086,8989,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10492,44458,10536,44612)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](10492,44458,10536,44612)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8692,44178,8758,44222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8692,44178,8758,44222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8692,44178,8736,44612)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8692,44178,8736,44612)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8633,44545,8795,44635)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[3](8633,44545,8795,44635)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7342,44044,7386,44230)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7342,44044,7386,44230)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7084,43070,7184,43170)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7084,43070,7184,43170)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7114,43100,7654,43140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7114,43100,7654,43140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7310,44183,7418,44277)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7310,44183,7418,44277)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7342,44208,7656,44252)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7342,44208,7656,44252)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7342,44186,7386,44294)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7342,44186,7386,44294)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7614,43100,7850,43140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7614,43100,7850,43140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7594,43080,7674,43220)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7594,43080,7674,43220)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7580,44183,7688,44277)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7580,44183,7688,44277)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7810,42720,7850,43140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7810,42720,7850,43140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(14542,42618,14586,43352)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(14542,42618,14586,43352)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13012,43098,13101,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13012,43098,13101,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13012,43308,13056,43462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13012,43308,13056,43462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12922,43418,12966,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12922,43418,12966,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12652,43898,12696,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12652,43898,12696,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12382,44058,12426,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12382,44058,12426,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10582,44378,10636,44422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10582,44378,10636,44422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10492,44298,10536,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10492,44298,10536,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9084,44058,9128,44262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9084,44058,9128,44262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(8062,44118,8106,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(8062,44118,8106,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6534,43420,6690,43460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6534,43420,6690,43460)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6532,44124,6576,44320)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6532,44124,6576,44320)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6522,43398,6662,43482)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6522,43398,6662,43482)
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[1]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[1]}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/SHIFT_REG_reg[5]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC2_rst/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC2_rst/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC2_rst/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC2_rst/X
[05/28 10:13:40  15835s] <CMD> deselectInst FE_OFC1_rst
[05/28 10:13:40  15835s] <CMD> deselectInst FE_OFC1_rst
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC1_rst/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC1_rst/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC1_rst/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_OFC1_rst/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1866/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1866/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1866/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1866/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1866/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1866/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1866/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1866/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2005/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2005/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2005/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2005/B1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2005/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2005/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2005/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2005/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[6]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {SPI_slave_inst/OUT_reg[6]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/B2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/C1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/C2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U2013/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_EN_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_EN_reg/D
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_EN_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_EN_reg/Q
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_EN_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Pin PKT_EN_reg/RD
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6446,40438,6586,40522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6446,40438,6586,40522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6432,40581,6594,40679)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6432,40581,6594,40679)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6550,37740,6690,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6550,37740,6690,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12672,40320,12712,40395)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12672,40320,12712,40395)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12566,40320,12712,40360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12566,40320,12712,40360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12382,40698,12696,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12382,40698,12696,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12562,41508,12606,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12562,41508,12606,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11212,41508,12426,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(11212,41508,12426,41552)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9592,40538,9708,40582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9592,40538,9708,40582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9502,40058,9708,40102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9502,40058,9708,40102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9412,40608,9636,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9412,40608,9636,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9324,41820,9474,41860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9324,41820,9474,41860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13012,41658,13056,41782)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13012,41658,13056,41782)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13014,41740,13650,41780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13014,41740,13650,41780)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13002,41718,13142,41802)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13002,41718,13142,41802)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13494,42860,13594,42900)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13494,42860,13594,42900)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13552,42778,14046,42822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13552,42778,14046,42822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13534,42840,13614,42980)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13534,42840,13614,42980)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13610,41740,13650,41920)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13610,41740,13650,41920)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13610,42180,13650,42340)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13610,42180,13650,42340)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13610,42300,13774,42340)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13610,42300,13774,42340)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13714,42280,13794,42420)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13714,42280,13794,42420)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13732,42458,14046,42502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13732,42458,14046,42502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](14002,42458,14046,42822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](14002,42458,14046,42822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(5954,38540,6214,38580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(5954,38540,6214,38580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(5954,38820,5994,38920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(5954,38820,5994,38920)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6162,38518,6302,38602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6162,38518,6302,38602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,38538,6216,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,38538,6216,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6113,38898,6275,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6113,38898,6275,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6113,38875,6275,38965)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6113,38875,6275,38965)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,38898,6216,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,38898,6216,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,40608,6576,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,40608,6576,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6154,40581,6316,40679)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6154,40581,6316,40679)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6140,43013,6248,43107)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6140,43013,6248,43107)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6147,43006,6241,43114)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6147,43006,6241,43114)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6162,43078,6302,43162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6162,43078,6302,43162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6096,43090,6236,43150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6096,43090,6236,43150)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6438,37740,6690,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6438,37740,6690,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6438,40460,6574,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6438,40460,6574,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6424,37720,6504,37860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6424,37720,6504,37860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6442,37738,6486,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6442,37738,6486,38582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6424,38460,6504,38600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6424,38460,6504,38600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6444,37740,6690,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6444,37740,6690,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6532,40458,6576,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6532,40458,6576,40652)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6174,38540,6484,38580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6174,38540,6484,38580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6186,43100,6438,43140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6186,43100,6438,43140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6174,43100,6226,43140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6174,43100,6226,43140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,43038,6216,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,43038,6216,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,40608,6216,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,40608,6216,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(5954,38540,5994,38890)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(5954,38540,5994,38890)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6036,43100,6194,43140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6036,43100,6194,43140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6176,43070,6243,43170)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6176,43070,6243,43170)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(5998,43038,6194,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(5998,43038,6194,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,42924,6216,43060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6172,42924,6216,43060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6532,40337,6576,40480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6532,40337,6576,40480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6194,38898,6390,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1557(6194,38898,6390,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9782,44124,9826,44320)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9782,44124,9826,44320)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9466,41958,9614,42002)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9466,41958,9614,42002)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9640,41884,9684,41980)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9640,41884,9684,41980)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9502,42228,9636,42272)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9502,42228,9636,42272)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9502,44028,9636,44072)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9502,44028,9636,44072)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9592,41958,9684,42002)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9592,41958,9684,42002)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9533,41935,9695,42025)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9533,41935,9695,42025)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9592,44028,9636,44342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9592,44028,9636,44342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9574,44271,9736,44369)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9574,44271,9736,44369)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9540,41931,9702,42029)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9540,41931,9702,42029)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9640,41958,10086,42002)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9640,41958,10086,42002)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9640,42026,9684,42134)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9640,42026,9684,42134)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13494,43980,13594,44020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13494,43980,13594,44020)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13552,42678,13596,43442)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13552,42678,13596,43442)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13525,43650,13623,43812)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13525,43650,13623,43812)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13534,43900,13614,44040)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[6](13534,43900,13614,44040)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13732,42298,13776,42502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13732,42298,13776,42502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13552,42778,13596,42902)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13552,42778,13596,42902)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13494,42860,13534,43040)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](13494,42860,13534,43040)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](12754,41450,12834,41590)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](12754,41450,12834,41590)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](12772,41498,12816,41702)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](12772,41498,12816,41702)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](12772,41658,13056,41702)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[7](12772,41658,13056,41702)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11302,40618,11346,41302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11302,40618,11346,41302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](10478,40620,11344,40660)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](10478,40620,11344,40660)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](9862,39866,9906,39974)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](9862,39866,9906,39974)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](9862,39898,9906,40262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](9862,39898,9906,40262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](9862,40218,10086,40262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](9862,40218,10086,40262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](10042,40218,10086,40662)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](10042,40218,10086,40662)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](10044,40620,10518,40660)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](10044,40620,10518,40660)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](10024,40600,10104,40740)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](10024,40600,10104,40740)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](10478,40620,10518,40880)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](10478,40620,10518,40880)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11284,40600,11364,40740)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11284,40600,11364,40740)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11302,41258,11436,41302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11302,41258,11436,41302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11302,42538,11436,42582)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11302,42538,11436,42582)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9782,44266,9826,44374)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9782,44266,9826,44374)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9750,44273,9858,44367)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](9750,44273,9858,44367)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](10042,41958,10086,42342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](10042,41958,10086,42342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](10010,41933,10118,42027)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](10010,41933,10118,42027)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](10044,42300,10634,42340)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](10044,42300,10634,42340)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](10032,42278,10172,42362)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](10032,42278,10172,42362)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](10594,42300,10634,42480)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[4](10594,42300,10634,42480)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11304,43900,11562,43940)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11304,43900,11562,43940)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11302,42538,11346,43942)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[5](11302,42538,11346,43942)}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[2]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[2]/CK}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[2]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[2]/D}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[2]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[2]/Q}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[2]/RD}
[05/28 10:13:40  15835s] <CMD> deselectObject Pin {tx_buf_inst/buffer_reg[2]/RD}
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP33
[05/28 10:13:40  15835s] <CMD> deselectInst DECAP33
[05/28 10:13:40  15835s] <CMD> deselectInst U891
[05/28 10:13:40  15835s] <CMD> deselectInst U891
[05/28 10:13:40  15835s] <CMD> deselectInst FE_DBTC17_n712
[05/28 10:13:40  15835s] <CMD> deselectInst FE_DBTC17_n712
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC17_n712/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC17_n712/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC17_n712/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin FE_DBTC17_n712/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U891/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U891/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U891/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U891/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U891/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U891/X
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SPI_OUT_RDY_reg
[05/28 10:13:40  15835s] <CMD> deselectInst SPI_slave_inst/SPI_OUT_RDY_reg
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12357,41476,12451,41584)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12357,41476,12451,41584)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12530,41483,12638,41577)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12530,41483,12638,41577)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12562,41598,12608,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12562,41598,12608,41642)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12566,40320,12606,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12566,40320,12606,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12566,40460,12694,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12566,40460,12694,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12566,41600,12606,41700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12566,41600,12606,41700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12564,41598,12608,41702)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12564,41598,12608,41702)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12564,41626,12608,41734)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12564,41626,12608,41734)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12624,40426,12724,40534)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12624,40426,12724,40534)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12652,40458,12696,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12652,40458,12696,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12620,40673,12728,40767)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12620,40673,12728,40767)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6898,39528,7094,39572)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6898,39528,7094,39572)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,39404,7116,39550)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,39404,7116,39550)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6442,42938,6486,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6442,42938,6486,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6410,43013,6518,43107)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6410,43013,6518,43107)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6442,43038,6756,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6442,43038,6756,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6564,42938,6608,43062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6564,42938,6608,43062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6564,42986,6608,43094)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6564,42986,6608,43094)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6680,43013,6788,43107)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6680,43013,6788,43107)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6712,43038,6846,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6712,43038,6846,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6712,43258,6846,43302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6712,43258,6846,43302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6766,43220,6806,43380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6766,43220,6806,43380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6766,43340,6844,43380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6766,43340,6844,43380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8764,42680,8844,42820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8764,42680,8844,42820)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8970,42060,9222,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8970,42060,9222,42100)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5814,42380,5994,42420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5814,42380,5994,42420)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5794,42360,5874,42500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5794,42360,5874,42500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5812,42378,5856,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5812,42378,5856,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5794,42831,5956,42929)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5794,42831,5956,42929)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5812,42858,6846,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5812,42858,6846,42902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5954,42380,5994,42480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(5954,42380,5994,42480)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(6670,43095,6844,43135)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(6670,43095,6844,43135)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(6802,42858,6846,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(6802,42858,6846,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(6702,42831,6864,42929)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n24(6702,42831,6864,42929)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12642,40290,12742,40390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12642,40290,12742,40390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n5(11868,42450,11912,42590)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n5(11868,42450,11912,42590)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n5(11868,42498,11912,42822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n5(11868,42498,11912,42822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n5(11868,42778,12492,42822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n5(11868,42778,12492,42822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n5(12448,42778,12492,43062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n5(12448,42778,12492,43062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n5(12448,42970,12492,43110)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n5(12448,42970,12492,43110)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8970,42060,9010,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8970,42060,9010,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8782,42298,8826,42742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8782,42298,8826,42742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8784,42300,9010,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8784,42300,9010,42340)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8764,42220,8844,42360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n28(8764,42220,8844,42360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9412,41508,9456,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9412,41508,9456,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9322,41778,9366,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9322,41778,9366,41862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7074,41740,7154,41780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7074,41740,7154,41780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7074,39580,7154,39620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7074,39580,7154,39620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,40608,7116,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,40608,7116,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,39528,7116,39622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,39528,7116,39622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6766,43220,6912,43260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6766,43220,6912,43260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6802,41778,6846,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6802,41778,6846,43082)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6712,43038,6756,43302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6712,43038,6756,43302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6442,42938,6608,42982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(6442,42938,6608,42982)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9322,41840,9366,42003)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9322,41840,9366,42003)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9231,41778,9344,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(9231,41778,9344,41822)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,41597,7116,41760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(7072,41597,7116,41760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12201,40698,12386,40742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n801(12201,40698,12386,40742)
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[5]}
[05/28 10:13:40  15835s] <CMD> deselectInst {SPI_slave_inst/SHIFT_REG_reg[5]}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15845,39916,16024,39956)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15845,39916,16024,39956)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15964,39896,16044,40036)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15964,39896,16044,40036)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15982,39914,16026,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15982,39914,16026,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15882,40131,16044,40229)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15882,40131,16044,40229)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15982,40158,16386,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15982,40158,16386,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(16342,40158,16386,41062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(16342,40158,16386,41062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(16242,40131,16404,40229)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(16242,40131,16404,40229)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(16344,41020,16762,41060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(16344,41020,16762,41060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(16324,40940,16404,41080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(16324,40940,16404,41080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(16072,40068,16116,40422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n703(16072,40068,16116,40422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](11832,38601,11994,38699)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](11832,38601,11994,38699)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15264,39820,15390,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15264,39820,15390,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15170,39820,15284,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15170,39820,15284,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15252,39798,15392,39882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15252,39798,15392,39882)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15262,39818,15306,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15262,39818,15306,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15244,40131,15406,40229)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15244,40131,15406,40229)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15262,40158,16026,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15262,40158,16026,40202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15250,39820,15390,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15250,39820,15390,39860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15815,39916,15915,39956)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n927(15815,39916,15915,39956)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(16342,35338,16386,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(16342,35338,16386,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15534,36680,15738,36720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15534,36680,15738,36720)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(14966,37014,15010,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(14966,37014,15010,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(14966,37156,15010,37264)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(14966,37156,15010,37264)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(14939,37088,15037,37250)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(14939,37088,15037,37250)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(14966,37188,15576,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(14966,37188,15576,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15514,36660,15594,36800)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15514,36660,15594,36800)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15532,36678,15576,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15532,36678,15576,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15505,37088,15603,37250)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15505,37088,15603,37250)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15532,37188,16386,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_prev(15532,37188,16386,37232)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(12382,36458,12426,37222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(12382,36458,12426,37222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(10352,36130,10492,36190)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(10352,36130,10492,36190)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(10362,36140,11330,36180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(10362,36140,11330,36180)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(11290,36140,11330,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(11290,36140,11330,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(11290,36460,11678,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(11290,36460,11678,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(11638,36260,11678,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(11638,36260,11678,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(11638,36460,12424,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(11638,36460,12424,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(12364,36440,12444,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(12364,36440,12444,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(12354,37146,12454,37254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SHIFT_IN(12354,37146,12454,37254)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](11932,38458,11976,38672)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](11932,38458,11976,38672)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](11870,38460,11974,38500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](11870,38460,11974,38500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10312,38628,10356,40472)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10312,38628,10356,40472)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40400,10170,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40400,10170,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40460,10264,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40460,10264,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10195,40410,10293,40572)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10195,40410,10293,40572)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10222,40428,10356,40472)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10222,40428,10356,40472)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10194,40426,10294,40534)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10194,40426,10294,40534)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10312,38628,11976,38672)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10312,38628,11976,38672)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10285,38610,10383,38772)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10285,38610,10383,38772)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10285,40328,10383,40490)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10285,40328,10383,40490)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](11870,38460,11910,38720)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](11870,38460,11910,38720)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](11884,38440,12024,38520)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](11884,38440,12024,38520)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14794,36801,14956,36899)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14794,36801,14956,36899)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14812,36828,15216,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14812,36828,15216,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14992,37690,15132,37750)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14992,37690,15132,37750)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15002,37700,15214,37740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15002,37700,15214,37740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15174,36460,15738,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15174,36460,15738,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15154,36440,15234,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15154,36440,15234,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15172,36828,15216,37742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15172,36828,15216,37742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15072,36801,15234,36899)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15072,36801,15234,36899)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15154,37620,15234,37760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15154,37620,15234,37760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15698,36240,15738,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15698,36240,15738,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13858,35460,13956,35622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13858,35460,13956,35622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13885,35450,13929,35590)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SS_sync_0(13885,35450,13929,35590)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15172,36458,15216,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(15172,36458,15216,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14812,36828,14856,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14812,36828,14856,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14802,37098,14846,37202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14802,37098,14846,37202)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14804,37130,14844,37351)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14804,37130,14844,37351)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14802,37098,14856,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14802,37098,14856,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14804,37130,14844,37230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14804,37130,14844,37230)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14802,37126,14846,37234)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/SCK_prev(14802,37126,14846,37234)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10222,40428,10266,40502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10222,40428,10266,40502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9862,38628,9906,38882)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9862,38628,9906,38882)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40460,10316,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40460,10316,40500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10131,40428,10244,40472)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10131,40428,10244,40472)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10222,40284,10266,40450)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10222,40284,10266,40450)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9404,38840,9504,38880)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9404,38840,9504,38880)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9434,38840,9904,38880)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9434,38840,9904,38880)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9835,38610,9933,38772)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9835,38610,9933,38772)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9862,38628,10356,38672)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9862,38628,10356,38672)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9844,38760,9924,38900)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](9844,38760,9924,38900)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40370,10170,40470)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[0](10130,40370,10170,40470)}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[0]}
[05/28 10:13:40  15835s] <CMD> deselectInst {tx_buf_inst/buffer_reg[0]}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13012,43308,14586,43352)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13012,43308,14586,43352)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13029,43006,13129,43114)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13029,43006,13129,43114)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13057,43038,13101,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13057,43038,13101,43142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(14524,42600,14604,42740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(14524,42600,14604,42740)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(14442,43281,14604,43379)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(14442,43281,14604,43379)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(14992,43098,15036,43702)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(14992,43098,15036,43702)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(13348,43640,13448,43680)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(13348,43640,13448,43680)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(13378,43640,13504,43680)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(13378,43640,13504,43680)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(13464,43640,13504,43700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(13464,43640,13504,43700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(13464,43660,15034,43700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(13464,43660,15034,43700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11662,45178,12028,45222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11662,45178,12028,45222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11932,43818,11976,43942)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11932,43818,11976,43942)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11949,43726,12049,43834)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11949,43726,12049,43834)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11977,43758,12021,43862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11977,43758,12021,43862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11952,45178,12060,45222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11952,45178,12060,45222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](12804,44086,12904,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](12804,44086,12904,44194)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](12832,44118,12876,44522)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](12832,44118,12876,44522)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](12732,44451,12894,44549)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](12732,44451,12894,44549)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13192,43258,13248,43302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13192,43258,13248,43302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13169,44218,13213,44342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13169,44218,13213,44342)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13169,44218,13236,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13169,44218,13236,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6532,43418,6576,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6532,43418,6576,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6532,44250,6576,44390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6532,44250,6576,44390)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6505,44198,6603,44360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6505,44198,6603,44360)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6532,44298,8106,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6532,44298,8106,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6650,43420,6690,43600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(6650,43420,6690,43600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(8062,44118,9276,44162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(8062,44118,9276,44162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9084,44058,9276,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9084,44058,9276,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9084,44170,9128,44310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9084,44170,9128,44310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9232,44058,9276,44162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9232,44058,9276,44162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9209,44059,9299,44221)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9209,44059,9299,44221)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9232,44118,9546,44162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9232,44118,9546,44162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12332,43658,12376,43782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12332,43658,12376,43782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12332,43738,12426,43782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12332,43738,12426,43782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12382,43738,12426,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12382,43738,12426,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12382,44058,12696,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12382,44058,12696,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12282,44271,12444,44369)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12282,44271,12444,44369)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12652,43898,12966,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12652,43898,12966,43942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12652,44058,12724,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12652,44058,12724,44102)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12680,44058,12724,44262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12680,44058,12724,44262)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12680,44170,12724,44310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12680,44170,12724,44310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12922,43418,13056,43462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12922,43418,13056,43462)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13012,43098,13056,43352)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(13012,43098,13056,43352)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12985,43290,13083,43452)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12985,43290,13083,43452)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](11752,44118,12156,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](11752,44118,12156,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](12112,44058,12156,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](12112,44058,12156,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](12012,44091,12174,44189)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](12012,44091,12174,44189)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](12151,43726,12251,43834)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](12151,43726,12251,43834)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](12179,43758,12223,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](12179,43758,12223,44102)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11662,44478,12876,44522)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11662,44478,12876,44522)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11932,43818,12021,43862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11932,43818,12021,43862)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11662,43898,11976,43942)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11662,43898,11976,43942)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11662,43898,11706,44522)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11662,43898,11706,44522)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11662,44478,11706,45222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11662,44478,11706,45222)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11644,44451,11806,44549)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[5](11644,44451,11806,44549)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13141,44266,13241,44374)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13141,44266,13241,44374)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13192,43258,13236,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13192,43258,13236,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13192,44218,13596,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13192,44218,13596,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13204,43146,13248,43254)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13204,43146,13248,43254)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13204,43178,13248,43302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13204,43178,13248,43302)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13552,44218,13596,44502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13552,44218,13596,44502)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13554,44460,13766,44500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13554,44460,13766,44500)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13534,44440,13614,44580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13534,44440,13614,44580)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13726,44460,13766,44640)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[6](13726,44460,13766,44640)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7612,43098,7656,44252)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7612,43098,7656,44252)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7342,44208,7386,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_OUT[2](7342,44208,7386,44262)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,44118,10626,44432)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,44118,10626,44432)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,44388,10716,44432)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,44388,10716,44432)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,45198,10626,45602)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,45198,10626,45602)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,45558,10626,45622)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10582,45558,10626,45622)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10550,45533,10658,45627)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10550,45533,10658,45627)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10557,45526,10651,45634)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10557,45526,10651,45634)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10584,45580,10750,45620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10584,45580,10750,45620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10554,45546,10654,45654)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10554,45546,10654,45654)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10672,44388,10716,45242)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10672,44388,10716,45242)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10710,45440,10750,45620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10710,45440,10750,45620)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10942,44028,10986,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](10942,44028,10986,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](11752,44028,11796,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {tx_buf_inst/buffer[4](11752,44028,11796,44162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9502,44118,9546,44252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9502,44118,9546,44252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9502,44208,9996,44252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9502,44208,9996,44252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9952,44208,9996,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9952,44208,9996,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9952,44298,10536,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(9952,44298,10536,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10492,44298,12426,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10492,44298,12426,44342)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10492,44478,10626,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10492,44478,10626,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10582,44378,10626,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10582,44378,10626,44522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10550,44453,10658,44547)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10550,44453,10658,44547)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10592,44170,10636,44310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10592,44170,10636,44310)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10592,44218,10636,44422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(10592,44218,10636,44422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12332,43626,12376,43734)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1559(12332,43626,12376,43734)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(14974,43080,15054,43220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(14974,43080,15054,43220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(14906,43638,15046,43722)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n712(14906,43638,15046,43722)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9322,43098,9366,43302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9322,43098,9366,43302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9232,43258,9276,43382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9232,43258,9276,43382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(8854,43340,8894,43600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(8854,43340,8894,43600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(8854,43340,9274,43380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(8854,43340,9274,43380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9232,43258,9366,43302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9232,43258,9366,43302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9146,43318,9286,43402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9146,43318,9286,43402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9324,43100,9434,43140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9324,43100,9434,43140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9312,43078,9452,43162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n12(9312,43078,9452,43162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6262,43578,6306,44582)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire tx_buf_inst/n11(6262,43578,6306,44582)
[05/28 10:13:40  15835s] <CMD> deselectInst PKT_EN_reg
[05/28 10:13:40  15835s] <CMD> deselectInst PKT_EN_reg
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9744,38906,9844,39014)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9744,38906,9844,39014)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9898,38940,9938,39200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9898,38940,9938,39200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9925,37080,10023,37242)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9925,37080,10023,37242)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9952,37098,9996,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9952,37098,9996,38942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9852,38871,10014,38969)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(9852,38871,10014,38969)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(10114,36760,10194,36900)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(10114,36760,10194,36900)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(10132,36778,10176,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(10132,36778,10176,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(10032,37071,10194,37169)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(10032,37071,10194,37169)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(10362,36780,10402,37040)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1558(10362,36780,10402,37040)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9550,39340,9792,39380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9550,39340,9792,39380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9144,39340,9590,39380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9144,39340,9590,39380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9142,38778,9186,39382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9142,38778,9186,39382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9540,39310,9607,39410)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(9540,39310,9607,39410)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6294,37260,6438,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6294,37260,6438,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6442,37187,6486,37280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6442,37187,6486,37280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6213,37180,6458,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6213,37180,6458,37220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6418,37180,6458,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6418,37180,6458,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6418,37260,6558,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6418,37260,6558,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6418,37260,6484,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6418,37260,6484,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6356,37238,6496,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6356,37238,6496,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6442,37258,6486,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6442,37258,6486,37412)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6424,37341,6586,37439)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1552(6424,37341,6586,37439)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(14006,37718,14146,37802)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(14006,37718,14146,37802)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(14452,37546,14496,37654)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(14452,37546,14496,37654)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12382,38178,12480,38222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12382,38178,12480,38222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12382,37278,12426,38222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12382,37278,12426,38222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11392,37278,12426,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11392,37278,12426,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11392,37018,11436,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(11392,37018,11436,37322)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9594,36540,9822,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(9594,36540,9822,36580)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6532,36648,6576,38042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6532,36648,6576,38042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6082,36648,6126,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6082,36648,6126,37142)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12436,38200,12480,38396)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12436,38200,12480,38396)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12262,38178,12404,38222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12262,38178,12404,38222)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6358,37998,6554,38042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(6358,37998,6554,38042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10044,35100,10624,35140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10044,35100,10624,35140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(9956,35078,10096,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(9956,35078,10096,35162)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10010,35183,10118,35277)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10010,35183,10118,35277)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10564,35080,10644,35220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10564,35080,10644,35220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10582,35098,10626,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10582,35098,10626,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10564,36801,10726,36899)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10564,36801,10726,36899)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10582,36828,11706,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10582,36828,11706,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10564,36940,10644,37080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10564,36940,10644,37080)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10826,36800,10866,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10826,36800,10866,37060)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8224,35181,8386,35279)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8224,35181,8386,35279)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8242,35208,10086,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8242,35208,10086,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8194,35520,8334,35600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8194,35520,8334,35600)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8264,35530,8404,35590)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8264,35530,8404,35590)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8274,38540,8314,38872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8274,38540,8314,38872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8274,38802,8314,38902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8274,38802,8314,38902)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(9809,35100,10054,35140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(9809,35100,10054,35140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10014,35100,10154,35140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10014,35100,10154,35140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10014,35100,10084,35140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(10014,35100,10084,35140)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9920,35304,9964,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9920,35304,9964,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5928,36526,5972,36634)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5928,36526,5972,36634)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5896,36533,6004,36627)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5896,36533,6004,36627)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5928,36558,6396,36602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5928,36558,6396,36602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5954,35740,6394,35780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5954,35740,6394,35780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6266,35718,6406,35802)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6266,35718,6406,35802)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6352,35738,6396,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6352,35738,6396,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6334,35721,6496,35819)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6334,35721,6496,35819)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6352,35748,7386,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6352,35748,7386,35792)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6325,36458,6423,36620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6325,36458,6423,36620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8062,35208,8286,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8062,35208,8286,35252)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7962,35181,8124,35279)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(7962,35181,8124,35279)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8062,36648,8196,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8062,36648,8196,36692)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8152,36648,8196,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8152,36648,8196,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8052,36801,8214,36899)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8052,36801,8214,36899)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8152,36828,8196,38672)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8152,36828,8196,38672)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8066,38518,8206,38602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8066,38518,8206,38602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8152,38538,8196,38672)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8152,38538,8196,38672)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8125,38569,8223,38731)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8125,38569,8223,38731)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8134,38558,8214,38742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(8134,38558,8214,38742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12436,38075,12480,38325)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n711(12436,38075,12480,38325)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12742,37278,12786,37817)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(12742,37278,12786,37817)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10042,35748,10086,35942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(10042,35748,10086,35942)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7974,35820,8082,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7974,35820,8082,35860)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7972,35748,8016,35862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7972,35748,8016,35862)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7342,35748,7386,36742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7342,35748,7386,36742)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6352,35748,6396,36602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6352,35748,6396,36602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5954,35740,5994,36000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5954,35740,5994,36000)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(13282,37244,13326,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(13282,37244,13326,37300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5928,36384,5972,36602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(5928,36384,5972,36602)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7972,35644,8016,35770)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(7972,35644,8016,35770)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6352,35567,6396,35760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(6352,35567,6396,35760)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9771,35478,9942,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire FE_DBTN7_n1555(9771,35478,9942,35522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(11662,36738,12606,36782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(11662,36738,12606,36782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12562,36738,12606,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12562,36738,12606,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12562,36828,12966,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12562,36828,12966,36872)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12922,36828,12966,37782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12922,36828,12966,37782)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12822,36801,12984,36899)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12822,36801,12984,36899)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12944,37660,13186,37700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12944,37660,13186,37700)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12924,37740,13186,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12924,37740,13186,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12874,37720,13014,37800)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(12874,37720,13014,37800)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(13146,37660,13186,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(13146,37660,13186,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(13146,37740,13286,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(13146,37740,13286,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(13146,37740,14134,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(13146,37740,14134,37780)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(14092,37658,14496,37702)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1550(14092,37658,14496,37702)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10014,36320,10054,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10014,36320,10054,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10014,36460,10174,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10014,36460,10174,36500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10014,39440,10054,39620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10014,39440,10054,39620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10132,36378,10176,36502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10132,36378,10176,36502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10100,36353,10208,36447)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10100,36353,10208,36447)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10107,36346,10201,36454)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10107,36346,10201,36454)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10046,36438,10186,36522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10046,36438,10186,36522)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10032,39231,10194,39329)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10032,39231,10194,39329)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15624,37340,16318,37380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15624,37340,16318,37380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15712,36938,15756,37062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15712,36938,15756,37062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(12002,40460,12142,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(12002,40460,12142,40500)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(12118,38220,12258,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1554(12118,38220,12258,38260)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10132,36378,10176,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10132,36378,10176,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9954,39580,10054,39620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9954,39580,10054,39620)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9952,39258,9996,39622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9952,39258,9996,39622)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10132,36480,10176,36603)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(10132,36480,10176,36603)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9958,36378,10154,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9958,36378,10154,36422)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9925,39240,10023,39402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9925,39240,10023,39402)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9952,39258,10176,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9952,39258,10176,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9934,39500,10014,39640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1551(9934,39500,10014,39640)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15622,37018,15666,37382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15622,37018,15666,37382)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14544,39260,14694,39300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14544,39260,14694,39300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14542,39084,14586,39280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14542,39084,14586,39280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15082,39077,15126,39200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15082,39077,15126,39200)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14494,39230,14634,39330)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14494,39230,14634,39330)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14483,39235,14645,39325)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14483,39235,14645,39325)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14542,39258,15126,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14542,39258,15126,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14654,39260,14694,39370)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14654,39260,14694,39370)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14654,39300,14694,39400)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(14654,39300,14694,39400)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15002,38960,15042,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15002,38960,15042,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15002,39180,15124,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15002,39180,15124,39220)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15064,39160,15144,39300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15064,39160,15144,39300)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15082,39178,15126,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15082,39178,15126,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15059,39199,15149,39361)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15059,39199,15149,39361)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15082,39258,15666,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15082,39258,15666,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15622,37018,15756,37062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15622,37018,15756,37062)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15594,37306,15694,37414)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15594,37306,15694,37414)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15622,37338,15666,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15622,37338,15666,39302)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15522,39231,15684,39329)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15522,39231,15684,39329)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15714,36940,15854,36980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15714,36940,15854,36980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15684,36906,15784,37014)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15684,36906,15784,37014)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13262,39100,13302,39280)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13262,39100,13302,39280)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13162,41500,13302,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13162,41500,13302,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13262,41500,13324,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13262,41500,13324,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13255,39150,13353,39312)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13255,39150,13353,39312)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13255,41179,13353,41341)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13255,41179,13353,41341)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13264,41168,13344,41352)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13264,41168,13344,41352)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13234,41480,13374,41560)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13234,41480,13374,41560)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14544,38240,14694,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14544,38240,14694,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14504,38240,14564,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1555(14504,38240,14564,38280)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15814,36800,15854,36980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(15814,36800,15854,36980)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(16278,37185,16318,37285)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(16278,37185,16318,37285)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(16278,37215,16318,37380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n1382(16278,37215,16318,37380)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12564,37818,12608,38182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12564,37818,12608,38182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12564,37770,12608,37910)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12564,37770,12608,37910)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12564,38138,12696,38182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12564,38138,12696,38182)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12566,38400,12606,38660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12566,38400,12606,38660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12566,38620,12694,38660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12566,38620,12694,38660)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12652,38138,12696,38662)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12652,38138,12696,38662)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12566,38598,12706,38682)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire n997(12566,38598,12706,38682)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9592,37458,9636,38042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9592,37458,9636,38042)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9592,37178,9636,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire SPI_slave_inst/n33(9592,37178,9636,37502)
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13030,38780,13144,38820)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13030,38780,13144,38820)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13000,38815,13100,38855)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13000,38815,13100,38855)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13064,41500,13302,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13064,41500,13302,41540)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13084,37560,13164,37700)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13084,37560,13164,37700)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,37578,13146,38822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,37578,13146,38822)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13064,38760,13184,38840)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13064,38760,13184,38840)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,38778,13146,39142)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13102,38778,13146,39142)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13104,39100,13302,39140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13104,39100,13302,39140)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13092,39078,13232,39162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13092,39078,13232,39162)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13084,39141,13246,39239)}
[05/28 10:13:40  15835s] <CMD> deselectObject Wire {SPI_slave_inst/SHIFT_REG[7](13084,39141,13246,39239)}
[05/28 10:13:40  15835s] <CMD> deselectInst U1202
[05/28 10:13:40  15835s] <CMD> deselectInst U1202
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1202/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1202/A
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1202/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1202/X
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 41.2300 3.9740 41.2900 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 41.2300 3.9740 41.2900 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 42.2950 3.5440 42.3850 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 42.2950 3.5440 42.3850 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 42.3100 3.9740 42.3700 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 42.3100 3.9740 42.3700 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 41.7700 3.9740 41.8300 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 1.1440 41.7700 3.9740 41.8300 1 gnd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 45.5500 3.9740 45.6100 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 45.5500 3.9740 45.6100 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 45.5350 3.5440 45.6250 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 45.5350 3.5440 45.6250 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 44.4700 3.9740 44.5300 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 44.4700 3.9740 44.5300 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 44.4550 3.5440 44.5450 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 44.4550 3.5440 44.5450 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 43.3900 3.9740 43.4500 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectWire 2.5440 43.3900 3.9740 43.4500 1 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 43.3750 3.5440 43.4650 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectVia 2.5440 43.3750 3.5440 43.4650 2 vdd
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1372/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1372/A2
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1372/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1372/B
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1372/X
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1372/X
[05/28 10:13:40  15835s] <CMD> deselectInst U1372
[05/28 10:13:40  15835s] <CMD> deselectInst U1372
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1372/A1
[05/28 10:13:40  15835s] <CMD> deselectObject Pin U1372/A1
[05/28 10:13:40  15835s] <CMD> selectInst U1177
[05/28 10:13:44  15837s] <CMD> deselectInst U1177
[05/28 10:13:44  15837s] <CMD> deselectInst U1177
[05/28 10:13:44  15837s] <CMD> selectInst SPI_slave_inst/SS_sync_0_reg
[05/28 10:13:45  15838s] <CMD> deselectInst SPI_slave_inst/SS_sync_0_reg
[05/28 10:13:45  15838s] <CMD> deselectInst SPI_slave_inst/SS_sync_0_reg
[05/28 10:13:45  15838s] <CMD> selectInst SPI_slave_inst/SS_sync_0_reg
[05/28 10:14:07  15852s] <CMD> deselectInst SPI_slave_inst/SS_sync_0_reg
[05/28 10:14:07  15852s] <CMD> deselectInst SPI_slave_inst/SS_sync_0_reg
[05/28 10:14:39  15870s] <CMD> selectInst PKT_LD_reg
[05/28 10:14:44  15874s] <CMD> deselectInst PKT_LD_reg
[05/28 10:14:44  15874s] <CMD> deselectInst PKT_LD_reg
[05/28 10:15:23  15898s] <CMD> deselectAll
[05/28 10:15:25  15898s] <CMD> pan 27.45700 5.10500
[05/28 10:15:26  15898s] <CMD> zoomBox 17.24500 -5.39700 64.94400 33.67100
[05/28 10:15:26  15899s] <CMD> zoomBox 20.33600 -1.76900 60.88100 31.43900
[05/28 10:15:26  15899s] <CMD> zoomBox 25.69600 3.71200 54.99000 27.70500
[05/28 10:15:26  15899s] <CMD> zoomBox 33.17700 9.60700 48.46900 22.13200
[05/28 10:15:27  15899s] <CMD> zoomBox 36.96100 12.96500 44.94500 19.50400
[05/28 10:15:27  15899s] <CMD> zoomBox 38.64300 14.86600 42.81100 18.28000
[05/28 10:15:28  15899s] <CMD> pan -0.32800 -23.11200
[05/28 10:15:33  15900s] <CMD> ui_view_box
[05/28 10:15:35  15901s] <CMD> uiSetTool select
[05/28 10:15:35  15901s] <CMD> dbquery -area {39.779 17.699 41.655 16.032} -objType inst
[05/28 10:15:35  15901s] <CMD> dbquery -area {39.779 17.699 41.655 16.032} -objType regular
[05/28 10:15:35  15901s] <CMD> dbquery -area {39.779 17.699 41.655 16.032} -objType special
[05/28 10:15:35  15901s] <CMD> dbquery -area {39.779 17.699 41.655 16.032} -objType bump
[05/28 10:15:59  15911s] <CMD> selectInst U1674
[05/28 10:15:59  15911s] <CMD> deselectInst U1674
[05/28 10:15:59  15911s] <CMD> deselectInst U1674
[05/28 10:15:59  15911s] <CMD> selectInst U1674
[05/28 10:17:24  15933s] <CMD> zoomBox 39.51000 15.97100 41.68700 17.75400
[05/28 10:17:24  15933s] <CMD> zoomBox 40.22600 16.23600 41.19300 17.02800
[05/28 10:17:25  15934s] <CMD> zoomBox 40.44400 16.40900 40.87400 16.76100
[05/28 10:17:25  15934s] <CMD> deselectAll
[05/28 10:17:25  15934s] <CMD> selectMarker 40.5860 16.5600 40.6380 16.6000 34 1 5
[05/28 10:17:40  15937s] <CMD> zoomBox 40.51500 16.45400 40.82600 16.70900
[05/28 10:17:41  15937s] <CMD> zoomBox 40.54400 16.48900 40.77000 16.67400
[05/28 10:17:41  15937s] <CMD> zoomBox 40.44500 16.36900 40.95500 16.78700
[05/28 10:17:42  15938s] <CMD> zoomBox 40.37600 16.28200 41.08300 16.86100
[05/28 10:17:42  15938s] <CMD> zoomBox 40.41200 16.32800 41.01400 16.82100
[05/28 10:17:43  15938s] <CMD> zoomBox 40.44300 16.36800 40.95500 16.78700
[05/28 10:17:44  15938s] <CMD> pan -0.25100 -24.10500
[05/28 10:17:45  15939s] <CMD> zoomBox 39.92100 16.12000 40.90100 16.92300
[05/28 10:17:45  15939s] <CMD> zoomBox 40.30100 16.33900 40.73700 16.69600
[05/28 10:17:46  15939s] <CMD> zoomBox 40.18400 16.27100 40.78800 16.76600
[05/28 10:17:46  15939s] <CMD> deselectAll
[05/28 10:17:46  15939s] <CMD> selectWire 40.5460 16.3800 40.5860 16.6000 2 n1198
[05/28 10:17:50  15940s] <CMD> gui_select -toggle -rect {40.56700 16.52900 40.54200 16.52900}
[05/28 10:17:51  15941s] <CMD> deselectWire 40.5460 16.3800 40.5860 16.6000 2 n1198
[05/28 10:17:52  15941s] <CMD> gui_select -toggle -rect {40.56700 16.52900 40.54400 16.53000}
[05/28 10:17:52  15941s] <CMD> selectVia 40.5460 16.5300 40.5860 16.6300 2 n1198
[05/28 10:17:54  15942s] <CMD> gui_select -toggle -rect {40.56400 16.53100 40.52300 16.53000}
[05/28 10:17:55  15942s] <CMD> gui_select -rect {40.57400 16.53400 40.55400 16.53300}
[05/28 10:17:55  15942s] <CMD> deselectAll
[05/28 10:17:55  15942s] <CMD> selectWire 40.5460 16.3800 40.5860 16.6000 2 n1198
[05/28 10:17:56  15942s] <CMD> gui_select -toggle -rect {40.57500 16.49300 40.54800 16.49100}
[05/28 10:18:03  15944s] <CMD> deselectAll
[05/28 10:18:03  15944s] <CMD> selectWire 40.5460 16.3800 40.5860 16.6000 2 n1198
[05/28 10:18:04  15944s] <CMD> uiSetTool moveWire
[05/28 10:18:08  15945s] <CMD> editMove x -0.051
[05/28 10:18:08  15946s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:18:09  15946s] <CMD> editMove x -0.059
[05/28 10:18:09  15946s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:18:10  15946s] <CMD> deselectAll
[05/28 10:18:10  15946s] <CMD> selectInst U1674
[05/28 10:18:15  15948s] <CMD> deselectAll
[05/28 10:18:15  15948s] <CMD> selectWire 40.5460 16.3800 40.5860 16.6000 2 n1198
[05/28 10:18:19  15949s] <CMD> editMove x -0.102
[05/28 10:18:19  15949s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:18:23  15951s] <CMD> editMove x 0.131
[05/28 10:18:24  15951s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:18:32  15954s] <CMD> editMove x -0.083
[05/28 10:18:32  15954s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:18:35  15955s] <CMD> deselectAll
[05/28 10:18:35  15955s] <CMD> selectMarker 40.5860 16.5600 40.6380 16.6000 34 1 5
[05/28 10:18:36  15955s] <CMD> deselectAll
[05/28 10:18:36  15955s] <CMD> selectWire 40.5460 16.3800 40.5860 16.6000 2 n1198
[05/28 10:18:37  15956s] <CMD> editMove x -0.055
[05/28 10:18:37  15956s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:18:51  15959s] <CMD> zoomBox 40.22600 16.30800 40.74000 16.72900
[05/28 10:18:54  15960s] <CMD> zoomBox 40.48700 16.55000 40.48500 16.55000
[05/28 10:18:55  15960s] <CMD> uiSetTool select
[05/28 10:18:57  15961s] <CMD> deselectAll
[05/28 10:18:57  15961s] <CMD> selectVia 40.5460 16.5300 40.5860 16.6300 2 n1198
[05/28 10:18:57  15961s] <CMD> deselectAll
[05/28 10:18:57  15961s] <CMD> selectVia 40.5460 16.5300 40.5860 16.6300 2 n1198
[05/28 10:19:07  15964s] <CMD> uiSetTool moveWire
[05/28 10:19:07  15964s] <CMD> deselectAll
[05/28 10:19:07  15964s] <CMD> selectVia 40.5460 16.5300 40.5860 16.6300 2 n1198
[05/28 10:19:09  15964s] <CMD> uiSetTool moveWire
[05/28 10:19:09  15964s] <CMD> deselectAll
[05/28 10:19:09  15964s] <CMD> selectVia 40.5460 16.5300 40.5860 16.6300 2 n1198
[05/28 10:19:10  15964s] <CMD> deselectAll
[05/28 10:19:10  15964s] <CMD> selectInst U1674
[05/28 10:19:11  15965s] <CMD> deselectAll
[05/28 10:19:11  15965s] <CMD> selectVia 40.5460 16.5300 40.5860 16.6300 2 n1198
[05/28 10:19:11  15965s] <CMD> uiSetTool moveWire
[05/28 10:19:12  15965s] <CMD> deselectAll
[05/28 10:19:12  15965s] <CMD> selectVia 40.5460 16.5300 40.5860 16.6300 2 n1198
[05/28 10:19:14  15966s] <CMD> deselectAll
[05/28 10:19:14  15966s] <CMD> selectInst U1674
[05/28 10:19:15  15966s] <CMD> deselectAll
[05/28 10:19:15  15966s] <CMD> selectVia 40.5460 16.5300 40.5860 16.6300 2 n1198
[05/28 10:19:15  15966s] <CMD> uiSetTool moveWire
[05/28 10:19:16  15966s] <CMD> deselectAll
[05/28 10:19:16  15966s] <CMD> selectWire 40.5460 16.3800 40.5860 16.6000 2 n1198
[05/28 10:19:16  15966s] <CMD> uiSetTool moveWire
[05/28 10:19:22  15969s] <CMD> editMove x -0.082
[05/28 10:19:22  15969s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:19:26  15970s] <CMD> editMove x -0.05
[05/28 10:19:26  15970s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:19:29  15971s] <CMD> editMove x 0.089
[05/28 10:19:29  15971s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/28 10:19:31  15972s] <CMD> pan 0.08900 -23.89200
[05/28 10:19:32  15972s] <CMD> zoomBox 40.41500 16.41500 40.68400 16.63500
[05/28 10:19:32  15972s] <CMD> zoomBox 40.31400 16.33200 40.83000 16.75500
[05/28 10:19:33  15973s] <CMD> zoomBox 40.26100 16.28300 40.97600 16.86900
[05/28 10:19:33  15973s] <CMD> zoomBox 40.22600 16.25000 41.06800 16.94000
[05/28 10:19:33  15973s] <CMD> zoomBox 39.93500 15.93800 41.83400 17.49300
[05/28 10:19:35  15973s] <CMD> zoomBox 39.53600 15.36900 42.62900 17.90200
[05/28 10:19:36  15974s] <CMD> zoomBox 39.80300 15.83700 42.03800 17.66800
[05/28 10:19:36  15974s] <CMD> zoomBox 40.02500 16.25000 41.64200 17.57400
[05/28 10:19:37  15974s] <CMD> zoomBox 40.27300 16.73700 41.11700 17.42800
[05/28 10:19:37  15974s] <CMD> zoomBox 40.40100 16.99400 40.84300 17.35600
[05/28 10:19:37  15974s] <CMD> zoomBox 40.46700 17.12400 40.69900 17.31400
[05/28 10:19:38  15975s] <CMD> zoomBox 40.19500 16.72900 41.20500 17.55600
[05/28 10:19:38  15975s] <CMD> zoomBox 39.61400 15.88000 42.29300 18.07400
[05/28 10:19:40  15975s] <CMD> pan -0.71200 -23.81400
[05/28 10:19:54  15979s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:19:54  15979s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:19:54  15979s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:20:00  15980s] <CMD> zoomBox 44.10100 45.77600 46.89700 48.06600
[05/28 10:20:00  15980s] <CMD> zoomBox 43.27100 45.04600 47.82300 48.77400
[05/28 10:20:01  15980s] <CMD> zoomBox 41.91800 43.89300 49.33300 49.96600
[05/28 10:20:01  15981s] <CMD> zoomBox 44.09400 45.98600 46.89200 48.27800
[05/28 10:20:01  15981s] <CMD> zoomBox 44.82800 46.68200 46.07000 47.69900
[05/28 10:20:02  15981s] <CMD> zoomBox 45.04300 46.83500 45.80700 47.46100
[05/28 10:20:03  15981s] <CMD> zoomBox 45.09900 46.85700 45.74900 47.38900
[05/28 10:20:03  15981s] <CMD> zoomBox 45.15100 46.87100 45.70400 47.32400
[05/28 10:20:03  15981s] <CMD> zoomBox 45.27100 46.90000 45.61200 47.17900
[05/28 10:55:24  16403s] <CMD> deselectAll
[05/28 10:55:24  16403s] <CMD> selectWire 45.4120 46.0580 45.4560 47.4620 3 n1326
[05/28 10:55:33  16405s] <CMD> zoomBox 42.69 38.485 43.72 39.51
[05/28 10:55:35  16405s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:55:35  16405s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:55:36  16405s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:55:53  16410s] <CMD> zoomBox 42.69 38.485 43.72 39.51
[05/28 10:55:54  16410s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:55:54  16410s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:55:54  16410s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:55:57  16411s] <CMD> zoomBox 42.69 38.485 43.72 39.51
[05/28 10:55:58  16411s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:56:00  16412s] <CMD> zoomBox 44.73300 46.37000 46.19200 47.56500
[05/28 10:56:01  16412s] <CMD> zoomBox 44.60600 46.26800 46.32300 47.67400
[05/28 10:56:01  16412s] <CMD> zoomBox 44.45800 46.14800 46.47800 47.80200
[05/28 10:56:01  16412s] <CMD> zoomBox 44.93000 46.53000 45.98400 47.39300
[05/28 10:56:01  16412s] <CMD> zoomBox 45.21500 46.76100 45.68400 47.14500
[05/28 10:56:02  16412s] <CMD> zoomBox 45.32200 46.84900 45.56900 47.05100
[05/28 10:56:04  16413s] <CMD> pan -0.01100 1.58200
[05/28 10:56:08  16414s] <CMD> setLayerPreference node_layer -isVisible 0
[05/28 10:56:09  16414s] <CMD> setLayerPreference M1 -isVisible 1
[05/28 10:56:11  16415s] <CMD> zoomBox 45.33000 46.91100 45.54000 47.08300
[05/28 10:56:11  16415s] <CMD> zoomBox 45.34600 46.91600 45.52500 47.06300
[05/28 10:56:11  16415s] <CMD> zoomBox 45.37000 46.92500 45.50100 47.03200
[05/28 10:56:12  16415s] <CMD> zoomBox 45.18900 46.85600 45.67100 47.25100
[05/28 10:56:12  16415s] <CMD> zoomBox 45.09200 46.81600 45.76100 47.36400
[05/28 10:56:13  16416s] <CMD> zoomBox 44.95800 46.76200 45.88500 47.52100
[05/28 10:56:13  16416s] <CMD> zoomBox 44.87300 46.72700 45.96400 47.62100
[05/28 10:56:17  16417s] <CMD> zoomBox 44.92200 46.77200 45.85000 47.53200
[05/28 10:56:48  16423s] <CMD> pan 0.04200 1.48300
[05/28 10:56:49  16424s] <CMD> zoomBox 45.22700 46.71500 45.63900 47.05200
[05/28 10:56:49  16424s] <CMD> zoomBox 45.25800 46.75200 45.60900 47.03900
[05/28 10:56:50  16424s] <CMD> zoomBox 45.34300 46.85300 45.52600 47.00300
[05/28 10:56:52  16425s] <CMD> zoomBox 42.69 38.485 43.72 39.51
[05/28 10:56:52  16425s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:57:10  16429s] <CMD> zoomBox 44.92500 46.49400 45.82100 47.22800
[05/28 10:57:14  16430s] <CMD> zoomBox 18.794 37.405 19.834 38.47
[05/28 10:57:16  16430s] <CMD> zoomBox 7.648 35.78 8.688 36.79
[05/28 10:57:17  16431s] <CMD> zoomBox 18.794 37.405 19.834 38.47
[05/28 10:57:24  16432s] <CMD> zoomBox 18.77900 37.48100 19.88400 38.38600
[05/28 10:57:24  16432s] <CMD> zoomBox 18.87500 37.54500 19.81400 38.31400
[05/28 10:57:25  16432s] <CMD> zoomBox 18.95600 37.59900 19.75500 38.25300
[05/28 10:57:25  16433s] <CMD> zoomBox 19.02500 37.64500 19.70400 38.20100
[05/28 10:57:25  16433s] <CMD> zoomBox 19.14800 37.75000 19.56700 38.09300
[05/28 10:57:27  16433s] <CMD> zoomBox 19.05600 37.65100 19.74000 38.21100
[05/28 10:57:27  16433s] <CMD> zoomBox 18.96500 37.55200 19.91300 38.32800
[05/28 10:57:27  16433s] <CMD> zoomBox 18.90800 37.48900 20.02300 38.40200
[05/28 10:57:27  16433s] <CMD> zoomBox 18.84100 37.41400 20.15300 38.48900
[05/28 10:57:28  16434s] <CMD> zoomBox 18.76100 37.32700 20.30600 38.59200
[05/28 10:57:28  16434s] <CMD> zoomBox 18.27700 36.79500 21.23600 39.21900
[05/28 10:57:29  16434s] <CMD> zoomBox 17.88800 36.36900 21.98400 39.72400
[05/28 10:57:30  16434s] <CMD> zoomBox 17.08800 34.61400 24.93500 41.04100
[05/28 10:57:30  16434s] <CMD> zoomBox 16.01900 32.28200 28.79800 42.74900
[05/28 10:57:30  16434s] <CMD> zoomBox 14.27800 28.48600 35.08700 45.53000
[05/28 10:57:31  16435s] <CMD> zoomBox 16.41200 33.18700 27.27600 42.08500
[05/28 10:57:31  16435s] <CMD> zoomBox 16.75700 33.95600 25.99200 41.52000
[05/28 10:57:32  16435s] <CMD> zoomBox 17.05100 34.61100 24.90000 41.04000
[05/28 10:57:32  16435s] <CMD> zoomBox 17.76300 36.72100 21.24600 39.57400
[05/28 10:57:33  16435s] <CMD> zoomBox 17.84400 37.36100 19.98500 39.11500
[05/28 10:57:34  16435s] <CMD> zoomBox 18.07500 37.42900 19.89600 38.92000
[05/28 10:57:35  16436s] <CMD> zoomBox 18.43900 37.53800 19.75500 38.61600
[05/28 10:57:35  16436s] <CMD> zoomBox 18.80500 37.64800 19.61300 38.31000
[05/28 10:57:36  16436s] <CMD> zoomBox 18.70200 37.61700 19.65300 38.39600
[05/28 10:57:39  16437s] <CMD> deselectAll
[05/28 10:57:40  16437s] <CMD> zoomBox 18.34500 37.29300 19.89600 38.56300
[05/28 10:57:40  16437s] <CMD> zoomBox 44.894 46.46 46.008 47.476
[05/28 10:57:42  16437s] <CMD> zoomBox 42.69 38.485 43.72 39.51
[05/28 10:57:43  16438s] <CMD> zoomBox 35.266 20.125 36.306 21.13
[05/28 10:57:44  16438s] <CMD> zoomBox 20.064 39.928 21.14 40.96
[05/28 10:57:46  16439s] <CMD> zoomBox 20.064 39.92 21.104 40.96
[05/28 10:57:47  16439s] <CMD> zoomBox 28.886 29.53 29.926 30.53
[05/28 10:57:49  16439s] <CMD> zoomBox 36.658 20.33 37.698 21.355
[05/28 10:57:50  16440s] <CMD> zoomBox 28.886 29.53 29.926 30.53
[05/28 10:57:51  16440s] <CMD> zoomBox 20.064 39.92 21.104 40.96
[05/28 10:57:53  16440s] <CMD> zoomBox 20.22700 40.12900 20.89200 40.67400
[05/28 10:57:53  16440s] <CMD> zoomBox 20.37600 40.23700 20.72400 40.52200
[05/28 10:57:53  16441s] <CMD> zoomBox 20.10200 40.04000 21.02500 40.79600
[05/28 10:57:54  16441s] <CMD> zoomBox 19.68700 39.73000 21.45600 41.17900
[05/28 10:57:54  16441s] <CMD> zoomBox 18.87000 39.12900 22.26100 41.90600
[05/28 10:57:54  16441s] <CMD> zoomBox 17.26400 37.95300 23.76100 43.27400
[05/28 10:57:55  16441s] <CMD> zoomBox 14.19000 35.70000 26.63600 45.89400
[05/28 10:57:55  16441s] <CMD> zoomBox 8.30000 31.38400 32.14400 50.91300
[05/28 10:57:55  16441s] <CMD> zoomBox 0.55900 25.71000 39.38600 57.51100
[05/28 10:57:56  16441s] <CMD> zoomBox -12.04600 16.47400 51.17800 68.25700
[05/28 10:57:56  16441s] <CMD> zoomBox -17.81100 12.25000 56.57100 73.17200
[05/28 10:57:58  16442s] <CMD> pan 17.00100 23.50800
[05/28 11:01:53  16489s] <CMD_INTERNAL> violationBrowserClose
[05/28 11:01:57  16489s] <CMD> setLayerPreference node_layer -isVisible 1
[05/28 11:04:19  16519s] invalid command name "check_drc"
[05/28 11:26:46  16781s] <CMD> setFillerMode -core {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/28 11:26:48  16781s] <CMD> addFiller
[05/28 11:26:48  16781s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/28 11:26:48  16781s] Type 'man IMPSP-5217' for more detail.
[05/28 11:26:48  16781s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[05/28 11:26:48  16781s] 
[05/28 11:26:48  16781s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:4859.2M, EPOCH TIME: 1748446008.417084
[05/28 11:26:48  16781s] INFO: No filler could be restored
[05/28 11:26:48  16781s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:4859.2M, EPOCH TIME: 1748446008.420182
[05/28 11:26:48  16781s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4859.2M, EPOCH TIME: 1748446008.420505
[05/28 11:26:48  16781s] Processing tracks to init pin-track alignment.
[05/28 11:26:48  16781s] z: 1, totalTracks: 1
[05/28 11:26:48  16781s] z: 3, totalTracks: 1
[05/28 11:26:48  16781s] z: 5, totalTracks: 1
[05/28 11:26:48  16781s] z: 7, totalTracks: 1
[05/28 11:26:48  16781s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 11:26:48  16781s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 11:26:48  16781s] Initializing Route Infrastructure for color support ...
[05/28 11:26:48  16781s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4859.2M, EPOCH TIME: 1748446008.422162
[05/28 11:26:48  16781s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.008, MEM:4859.2M, EPOCH TIME: 1748446008.429686
[05/28 11:26:48  16781s] Route Infrastructure Initialized for color support successfully.
[05/28 11:26:48  16781s] Cell TOP LLGs are deleted
[05/28 11:26:48  16781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:26:48  16781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:26:48  16781s] # Building TOP llgBox search-tree.
[05/28 11:26:48  16781s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 11:26:48  16781s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4859.2M, EPOCH TIME: 1748446008.454292
[05/28 11:26:48  16781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:26:48  16781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:26:48  16781s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4859.2M, EPOCH TIME: 1748446008.455125
[05/28 11:26:48  16781s] Max number of tech site patterns supported in site array is 256.
[05/28 11:26:48  16781s] Core basic site is GF22_DST
[05/28 11:26:48  16781s] Processing tracks to init pin-track alignment.
[05/28 11:26:48  16781s] z: 1, totalTracks: 1
[05/28 11:26:48  16781s] z: 3, totalTracks: 1
[05/28 11:26:48  16781s] z: 5, totalTracks: 1
[05/28 11:26:48  16781s] z: 7, totalTracks: 1
[05/28 11:26:48  16781s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:26:48  16781s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 11:26:48  16781s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:26:48  16781s] SiteArray: use 430,080 bytes
[05/28 11:26:48  16781s] SiteArray: current memory after site array memory allocation 4859.2M
[05/28 11:26:48  16781s] SiteArray: FP blocked sites are writable
[05/28 11:26:48  16782s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 11:26:48  16782s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:4859.2M, EPOCH TIME: 1748446008.666142
[05/28 11:26:48  16782s] Process 28007 wires and vias for routing blockage analysis
[05/28 11:26:48  16782s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.007, MEM:4859.2M, EPOCH TIME: 1748446008.672681
[05/28 11:26:48  16782s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:26:48  16782s] Atter site array init, number of instance map data is 0.
[05/28 11:26:48  16782s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.330, REAL:0.329, MEM:4859.2M, EPOCH TIME: 1748446008.783929
[05/28 11:26:48  16782s] 
[05/28 11:26:48  16782s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 11:26:48  16782s] 
[05/28 11:26:48  16782s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:26:48  16782s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.340, REAL:0.331, MEM:4859.2M, EPOCH TIME: 1748446008.785417
[05/28 11:26:48  16782s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4859.2M, EPOCH TIME: 1748446008.785528
[05/28 11:26:48  16782s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4859.2M, EPOCH TIME: 1748446008.785873
[05/28 11:26:48  16782s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=4859.2MB).
[05/28 11:26:48  16782s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.370, REAL:0.366, MEM:4859.2M, EPOCH TIME: 1748446008.786407
[05/28 11:26:48  16782s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.370, REAL:0.366, MEM:4859.2M, EPOCH TIME: 1748446008.786477
[05/28 11:26:48  16782s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4859.2M, EPOCH TIME: 1748446008.786573
[05/28 11:26:48  16782s]   Signal wire search tree: 27729 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 11:26:48  16782s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.010, REAL:0.008, MEM:4859.2M, EPOCH TIME: 1748446008.794675
[05/28 11:26:51  16784s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:4859.2M, EPOCH TIME: 1748446011.076757
[05/28 11:26:51  16784s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:4859.2M, EPOCH TIME: 1748446011.076921
[05/28 11:26:51  16784s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:4859.2M, EPOCH TIME: 1748446011.077812
[05/28 11:26:51  16784s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:4859.2M, EPOCH TIME: 1748446011.077944
[05/28 11:26:51  16784s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:4859.2M, EPOCH TIME: 1748446011.078010
[05/28 11:26:51  16784s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:4859.2M, EPOCH TIME: 1748446011.078151
[05/28 11:26:51  16784s] AddFiller init all instances time CPU:0.000, REAL:0.000
[05/28 11:26:51  16784s] AddFiller main function time CPU:0.128, REAL:0.157
[05/28 11:26:51  16784s] Filler instance commit time CPU:0.000, REAL:0.000
[05/28 11:26:51  16784s] *INFO: Adding fillers to top-module.
[05/28 11:26:51  16784s] *INFO:   Added 177 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 2 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 4 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 82 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 36 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 187 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 287 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
[05/28 11:26:51  16784s] *INFO:   Added 441 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
[05/28 11:26:51  16784s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.190, REAL:0.159, MEM:4851.2M, EPOCH TIME: 1748446011.236843
[05/28 11:26:51  16784s] *INFO: Total 1277 filler insts added - prefix FILLER (CPU: 0:00:02.7).
[05/28 11:26:51  16784s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.190, REAL:0.159, MEM:4851.2M, EPOCH TIME: 1748446011.237092
[05/28 11:26:51  16784s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:4851.2M, EPOCH TIME: 1748446011.237215
[05/28 11:26:51  16784s] For 1277 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.003, MEM:4851.2M, EPOCH TIME: 1748446011.240394
[05/28 11:26:51  16784s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.190, REAL:0.164, MEM:4851.2M, EPOCH TIME: 1748446011.240586
[05/28 11:26:51  16784s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.190, REAL:0.164, MEM:4851.2M, EPOCH TIME: 1748446011.240710
[05/28 11:26:51  16784s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/28 11:26:51  16784s] *INFO: Second pass addFiller without DRC checking.
[05/28 11:26:51  16784s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:4851.2M, EPOCH TIME: 1748446011.240859
[05/28 11:26:51  16784s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:4851.2M, EPOCH TIME: 1748446011.240957
[05/28 11:26:51  16784s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:4851.2M, EPOCH TIME: 1748446011.241093
[05/28 11:26:51  16784s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:4851.2M, EPOCH TIME: 1748446011.241284
[05/28 11:26:51  16784s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:4851.2M, EPOCH TIME: 1748446011.241390
[05/28 11:26:51  16784s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:4851.2M, EPOCH TIME: 1748446011.241520
[05/28 11:26:51  16784s] AddFiller init all instances time CPU:0.000, REAL:0.000
[05/28 11:26:51  16784s] AddFiller main function time CPU:0.014, REAL:0.022
[05/28 11:26:51  16784s] Filler instance commit time CPU:0.000, REAL:0.000
[05/28 11:26:51  16784s] *INFO: Adding fillers to top-module.
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
[05/28 11:26:51  16784s] *INFO:   Added 109 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
[05/28 11:26:51  16784s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.030, REAL:0.023, MEM:4851.2M, EPOCH TIME: 1748446011.264049
[05/28 11:26:51  16784s] *INFO: Total 110 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[05/28 11:26:51  16784s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.030, REAL:0.023, MEM:4851.2M, EPOCH TIME: 1748446011.264203
[05/28 11:26:51  16784s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:4851.2M, EPOCH TIME: 1748446011.264282
[05/28 11:26:51  16784s] For 110 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:4851.2M, EPOCH TIME: 1748446011.264606
[05/28 11:26:51  16784s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.040, REAL:0.024, MEM:4851.2M, EPOCH TIME: 1748446011.264689
[05/28 11:26:51  16784s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.040, REAL:0.024, MEM:4851.2M, EPOCH TIME: 1748446011.264752
[05/28 11:26:51  16784s] Pre-route DRC Violation:	74
[05/28 11:26:51  16784s] Cell Context Constraint Violation:	36
[05/28 11:26:51  16784s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:4851.2M, EPOCH TIME: 1748446011.276579
[05/28 11:26:51  16784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2878).
[05/28 11:26:51  16784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:26:51  16784s] Cell TOP LLGs are deleted
[05/28 11:26:51  16784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:26:51  16784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:26:51  16784s] # Resetting pin-track-align track data.
[05/28 11:26:51  16784s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.030, REAL:0.037, MEM:4623.7M, EPOCH TIME: 1748446011.313139
[05/28 11:26:51  16784s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:2.770, REAL:2.896, MEM:4623.7M, EPOCH TIME: 1748446011.313260
[05/28 11:26:58  16786s] <CMD> pan -1.77100 -1.10800
[05/28 11:26:59  16786s] <CMD> zoomBox -21.88800 -8.81800 99.23100 90.38400
[05/28 11:27:00  16787s] <CMD> zoomBox -8.00600 -3.85800 79.50400 67.81700
[05/28 11:27:00  16787s] <CMD> zoomBox 5.94300 1.12500 59.68600 45.14300
[05/28 11:27:00  16787s] <CMD> zoomBox 12.10400 3.32600 50.93300 35.12900
[05/28 11:27:01  16787s] <CMD> zoomBox 18.29200 5.53600 42.13900 25.06800
[05/28 11:27:01  16787s] <CMD> zoomBox 22.09200 6.89400 36.73800 18.89000
[05/28 11:27:01  16787s] <CMD> zoomBox 24.42500 7.72700 33.42100 15.09500
[05/28 11:27:02  16787s] <CMD> zoomBox 24.98200 7.92600 32.62900 14.18900
[05/28 11:27:02  16787s] <CMD> zoomBox 19.76400 6.06000 40.04100 22.66800
[05/28 11:27:02  16787s] <CMD> zoomBox 12.09400 3.29600 50.93900 35.11200
[05/28 11:27:03  16787s] <CMD> zoomBox 9.26200 2.27600 54.96200 39.70600
[05/28 11:27:03  16788s] <CMD> zoomBox 5.93100 1.07600 59.69500 45.11100
[05/28 11:27:05  16788s] <CMD> pan -2.94400 2.69800
[05/28 11:27:14  16790s] <CMD> verify_drc
[05/28 11:27:14  16790s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 11:27:14  16790s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 11:27:14  16790s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 11:27:14  16790s]  *** Starting Verify DRC (MEM: 4632.2) ***
[05/28 11:27:14  16790s] 
[05/28 11:27:14  16790s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:14  16790s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:14  16790s]   VERIFY DRC ...... Starting Verification
[05/28 11:27:14  16790s]   VERIFY DRC ...... Initializing
[05/28 11:27:14  16790s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 11:27:14  16790s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 11:27:14  16790s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 11:27:14  16790s]   VERIFY DRC ...... Using new threading
[05/28 11:27:14  16790s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 11:27:14  16790s]   VERIFY DRC ...... Sub-Area : 1 complete 68 Viols.
[05/28 11:27:14  16790s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 11:27:14  16791s]   VERIFY DRC ...... Sub-Area : 2 complete 89 Viols.
[05/28 11:27:14  16791s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 11:27:15  16791s]   VERIFY DRC ...... Sub-Area : 3 complete 68 Viols.
[05/28 11:27:15  16791s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 11:27:15  16791s]   VERIFY DRC ...... Sub-Area : 4 complete 55 Viols.
[05/28 11:27:15  16791s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 11:27:15  16791s]   VERIFY DRC ...... Using new threading
[05/28 11:27:15  16791s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 11:27:15  16791s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 11:27:15  16791s] 
[05/28 11:27:15  16791s]   Verification Complete : 280 Viols.
[05/28 11:27:15  16791s] 
[05/28 11:27:15  16791s]  Violation Summary By Layer and Type:
[05/28 11:27:15  16791s] 
[05/28 11:27:15  16791s] 	          Short    Color   MetSpc   EOLCol   EOLSpc   MinStp   CutSpc   Others   Totals
[05/28 11:27:15  16791s] 	M1          151       84       20       12        5        3        0        0      275
[05/28 11:27:15  16791s] 	V1            0        0        0        0        0        0        1        2        3
[05/28 11:27:15  16791s] 	M2            1        1        0        0        0        0        0        0        2
[05/28 11:27:15  16791s] 	Totals      152       85       20       12        5        3        1        2      280
[05/28 11:27:15  16791s] 
[05/28 11:27:15  16791s]  *** End Verify DRC (CPU TIME: 0:00:01.1  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 11:27:15  16791s] 
[05/28 11:27:29  16794s] <CMD> setNanoRouteMode -route_detail_end_iteration 30
[05/28 11:27:33  16795s] <CMD> ecoRoute -fix_drc
[05/28 11:27:33  16795s] ### Time Record (ecoRoute) is installed.
[05/28 11:27:33  16795s] **INFO: User settings:
[05/28 11:27:33  16795s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 11:27:33  16795s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/28 11:27:33  16795s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 11:27:33  16795s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 11:27:33  16795s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 11:27:33  16795s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 11:27:33  16795s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 11:27:33  16795s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 11:27:33  16795s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 11:27:33  16795s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 11:27:33  16795s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 11:27:33  16795s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 11:27:33  16795s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 11:27:33  16795s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 11:27:33  16795s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 11:27:33  16795s] setNanoRouteMode -route_si_effort                                                         high
[05/28 11:27:33  16795s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 11:27:33  16795s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 11:27:33  16795s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 11:27:33  16795s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 11:27:33  16795s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 11:27:33  16795s] setDesignMode -process                                                                    22
[05/28 11:27:33  16795s] 
[05/28 11:27:33  16795s] #% Begin detailRoute (date=05/28 11:27:33, mem=3558.2M)
[05/28 11:27:33  16795s] 
[05/28 11:27:33  16795s] detailRoute -fix_drc
[05/28 11:27:33  16795s] 
[05/28 11:27:33  16795s] #Start detailRoute on Wed May 28 11:27:33 2025
[05/28 11:27:33  16795s] #
[05/28 11:27:33  16795s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 11:27:33  16795s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 11:27:33  16795s] ### Time Record (detailRoute) is installed.
[05/28 11:27:33  16795s] ### Time Record (Pre Callback) is installed.
[05/28 11:27:33  16795s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 11:27:33  16795s] ### Time Record (Pre Callback) is uninstalled.
[05/28 11:27:33  16795s] ### Time Record (DB Import) is installed.
[05/28 11:27:33  16795s] ### Time Record (Timing Data Generation) is installed.
[05/28 11:27:33  16795s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 11:27:33  16795s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 11:27:33  16795s] eee: pegSigSF=1.070000
[05/28 11:27:33  16795s] Initializing multi-corner resistance tables ...
[05/28 11:27:33  16795s] eee: Grid unit RC data computation started
[05/28 11:27:33  16795s] eee: Grid unit RC data computation completed
[05/28 11:27:33  16795s] eee: l=1 avDens=0.006993 usedTrk=52.918333 availTrk=7567.178650 sigTrk=52.918333
[05/28 11:27:33  16795s] eee: l=2 avDens=0.042108 usedTrk=250.119259 availTrk=5940.000000 sigTrk=250.119259
[05/28 11:27:33  16795s] eee: l=3 avDens=0.105578 usedTrk=329.402222 availTrk=3120.000000 sigTrk=329.402222
[05/28 11:27:33  16795s] eee: l=4 avDens=0.108908 usedTrk=339.794447 availTrk=3120.000000 sigTrk=339.794447
[05/28 11:27:33  16795s] eee: l=5 avDens=0.066680 usedTrk=196.040371 availTrk=2940.000000 sigTrk=196.040371
[05/28 11:27:33  16795s] eee: l=6 avDens=0.003929 usedTrk=1.650000 availTrk=420.000000 sigTrk=1.650000
[05/28 11:27:33  16795s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 11:27:33  16795s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 11:27:33  16795s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 11:27:33  16795s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 11:27:33  16795s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 11:27:33  16795s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 11:27:33  16795s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.236279 uaWl=1.000000 uaWlH=0.460800 aWlH=0.000000 lMod=0 pMax=0.876600 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 11:27:33  16795s] eee: NetCapCache creation started. (Current Mem: 4650.254M) 
[05/28 11:27:33  16795s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4650.254M) 
[05/28 11:27:33  16795s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 11:27:33  16795s] eee: Metal Layers Info:
[05/28 11:27:33  16795s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 11:27:33  16795s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 11:27:33  16795s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 11:27:33  16795s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 11:27:33  16795s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 11:27:33  16795s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 11:27:33  16795s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 11:27:33  16795s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 11:27:33  16795s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 11:27:33  16795s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 11:27:33  16795s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 11:27:33  16795s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 11:27:33  16795s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 11:27:33  16795s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 11:27:33  16795s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 11:27:33  16795s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:27:33  16795s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 11:27:33  16795s] #To increase the message display limit, refer to the product command reference manual.
[05/28 11:27:33  16795s] ### Net info: total nets: 1152
[05/28 11:27:33  16795s] ### Net info: dirty nets: 0
[05/28 11:27:33  16795s] ### Net info: marked as disconnected nets: 0
[05/28 11:27:33  16795s] ### Net info: fully routed nets: 1150
[05/28 11:27:33  16795s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 11:27:33  16795s] ### Net info: unrouted nets: 0
[05/28 11:27:33  16795s] ### Net info: re-extraction nets: 0
[05/28 11:27:33  16795s] ### Net info: ignored nets: 0
[05/28 11:27:33  16795s] ### Net info: skip routing nets: 0
[05/28 11:27:33  16795s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:33  16795s] ### import design signature (1144): route=1027615548 fixed_route=2147340251 flt_obj=0 vio=1413910866 swire=282492057 shield_wire=1 net_attr=1102447705 dirty_area=0 del_dirty_area=0 cell=392222783 placement=439890724 pin_access=2134324930 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 11:27:33  16795s] ### Time Record (DB Import) is uninstalled.
[05/28 11:27:33  16795s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 11:27:33  16795s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:33  16795s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 11:27:33  16795s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:33  16795s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:33  16795s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:33  16795s] ### Time Record (Data Preparation) is installed.
[05/28 11:27:33  16795s] #Start routing data preparation on Wed May 28 11:27:33 2025
[05/28 11:27:33  16795s] #
[05/28 11:27:33  16795s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:33  16795s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:33  16795s] ### Time Record (Cell Pin Access) is installed.
[05/28 11:27:33  16795s] #Initial pin access analysis.
[05/28 11:27:33  16795s] #Detail pin access analysis.
[05/28 11:27:33  16795s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 11:27:33  16795s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 11:27:33  16795s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 11:27:33  16795s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 11:27:33  16795s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 11:27:33  16795s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 11:27:33  16795s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 11:27:33  16795s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 11:27:33  16795s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 11:27:33  16795s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 11:27:33  16795s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 11:27:33  16795s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 11:27:33  16795s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 11:27:33  16795s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 11:27:33  16795s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 11:27:33  16795s] #pin_access_rlayer=3(C1)
[05/28 11:27:33  16795s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 11:27:33  16795s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 11:27:33  16795s] #enable_dpt_layer_shield=F
[05/28 11:27:33  16795s] #has_line_end_grid=F
[05/28 11:27:33  16795s] #Processed 1387/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1387 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 11:27:33  16795s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3559.77 (MB), peak = 4457.44 (MB)
[05/28 11:27:33  16795s] #Regenerating Ggrids automatically.
[05/28 11:27:33  16795s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 11:27:33  16795s] #Using automatically generated G-grids.
[05/28 11:27:35  16797s] #Done routing data preparation.
[05/28 11:27:35  16797s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3564.45 (MB), peak = 4457.44 (MB)
[05/28 11:27:35  16797s] ### Time Record (Data Preparation) is uninstalled.
[05/28 11:27:35  16797s] ### Time Record (Detail Routing) is installed.
[05/28 11:27:35  16797s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:35  16797s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:35  16797s] ### Time Record (Data Preparation) is installed.
[05/28 11:27:35  16797s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:27:35  16797s] ### Time Record (Data Preparation) is uninstalled.
[05/28 11:27:35  16797s] #Start instance access analysis using 1 thread...
[05/28 11:27:35  16797s] #Set layer M1 to be advanced pin access layer.
[05/28 11:27:35  16797s] ### Time Record (Instance Pin Access) is installed.
[05/28 11:27:35  16797s] #1387 out of 2879 (48.18%) instances are not legally placed.
[05/28 11:27:35  16797s] #624 out of 2879(21.67%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 11:27:35  16797s] #30 instance pins are hard to access
[05/28 11:27:35  16797s] #Instance access analysis statistics:
[05/28 11:27:35  16797s] #Cpu time = 00:00:00
[05/28 11:27:35  16797s] #Elapsed time = 00:00:00
[05/28 11:27:35  16797s] #Increased memory = 0.02 (MB)
[05/28 11:27:35  16797s] #Total memory = 3564.47 (MB)
[05/28 11:27:35  16797s] #Peak memory = 4457.44 (MB)
[05/28 11:27:35  16797s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 11:27:35  16797s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 11:27:35  16797s] #
[05/28 11:27:35  16797s] #Start Detail Routing..
[05/28 11:27:35  16797s] #start initial detail routing ...
[05/28 11:27:35  16797s] ### Design has 0 dirty nets, 1387 dirty-areas)
[05/28 11:27:38  16800s] # ECO: 45.31% of the total area was rechecked for DRC, and 0.00% required routing.
[05/28 11:27:38  16800s] #   number of violations = 275
[05/28 11:27:38  16800s] #
[05/28 11:27:38  16800s] #  By Layer and Type:
[05/28 11:27:38  16800s] #
[05/28 11:27:38  16800s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 11:27:38  16800s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 11:27:38  16800s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 11:27:38  16800s] #  M1     |     18|      5|   136|   100|     11|   1|      2|    273|
[05/28 11:27:38  16800s] #  M2     |      0|      0|     1|     1|      0|   0|      0|      2|
[05/28 11:27:38  16800s] #  Totals |     18|      5|   137|   101|     11|   1|      2|    275|
[05/28 11:27:38  16800s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 11:27:38  16800s] #
[05/28 11:27:38  16800s] #1387 out of 2878 instances (48.2%) need to be verified(marked ipoed), dirty area = 50.7%.
[05/28 11:27:38  16800s] #52.51% of the total area is being checked for drcs
[05/28 11:27:38  16801s] #52.5% of the total area was checked
[05/28 11:27:38  16801s] ### Gcell dirty-map stats: routing = 0.00%, drc-check-only = 44.68%, dirty-area = 84.12%
[05/28 11:27:38  16801s] #   number of violations = 275
[05/28 11:27:38  16801s] #
[05/28 11:27:38  16801s] #  By Layer and Type:
[05/28 11:27:38  16801s] #
[05/28 11:27:38  16801s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 11:27:38  16801s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 11:27:38  16801s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 11:27:38  16801s] #  M1     |     18|      5|   136|   100|     11|   1|      2|    273|
[05/28 11:27:38  16801s] #  M2     |      0|      0|     1|     1|      0|   0|      0|      2|
[05/28 11:27:38  16801s] #  Totals |     18|      5|   137|   101|     11|   1|      2|    275|
[05/28 11:27:38  16801s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 11:27:38  16801s] #
[05/28 11:27:38  16801s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3568.05 (MB), peak = 4457.44 (MB)
[05/28 11:27:38  16801s] #start 1st fixing drc iteration ...
[05/28 11:27:50  16812s] ### Gcell dirty-map stats: routing = 21.48%, drc-check-only = 23.20%, dirty-area = 84.12%
[05/28 11:27:50  16812s] #   number of violations = 68
[05/28 11:27:50  16812s] #
[05/28 11:27:50  16812s] #  By Layer and Type:
[05/28 11:27:50  16812s] #
[05/28 11:27:50  16812s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 11:27:50  16812s] #  -      | Short| Color| EOLCol| CutSpc| CShort| Enc| Others| Totals|
[05/28 11:27:50  16812s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 11:27:50  16812s] #  M1     |    19|    13|     12|      4|      2|   2|      1|     53|
[05/28 11:27:50  16812s] #  M2     |     2|     4|      1|      0|      0|   2|      5|     14|
[05/28 11:27:50  16812s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/28 11:27:50  16812s] #  Totals |    21|    17|     13|      4|      2|   4|      7|     68|
[05/28 11:27:50  16812s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 11:27:50  16812s] #
[05/28 11:27:50  16812s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3571.22 (MB), peak = 4457.44 (MB)
[05/28 11:27:50  16812s] #start 2nd fixing drc iteration ...
[05/28 11:27:56  16819s] ### Gcell dirty-map stats: routing = 22.08%, drc-check-only = 22.60%, dirty-area = 84.12%
[05/28 11:27:56  16819s] #   number of violations = 56
[05/28 11:27:56  16819s] #
[05/28 11:27:56  16819s] #  By Layer and Type:
[05/28 11:27:56  16819s] #
[05/28 11:27:56  16819s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 11:27:56  16819s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/28 11:27:56  16819s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 11:27:56  16819s] #  M1     |    16|    11|     11|      2|      2|   4|      2|     48|
[05/28 11:27:56  16819s] #  M2     |     1|     3|      1|      0|      0|   1|      1|      7|
[05/28 11:27:56  16819s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/28 11:27:56  16819s] #  Totals |    17|    14|     12|      2|      2|   5|      4|     56|
[05/28 11:27:56  16819s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 11:27:56  16819s] #
[05/28 11:27:56  16819s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3571.38 (MB), peak = 4457.44 (MB)
[05/28 11:27:56  16819s] #start 3rd fixing drc iteration ...
[05/28 11:28:03  16826s] ### Gcell dirty-map stats: routing = 22.48%, drc-check-only = 22.20%, dirty-area = 84.12%
[05/28 11:28:03  16826s] #   number of violations = 56
[05/28 11:28:03  16826s] #
[05/28 11:28:03  16826s] #  By Layer and Type:
[05/28 11:28:03  16826s] #
[05/28 11:28:03  16826s] #---------+-------+------+------+-------+----+----+-------+-------+
[05/28 11:28:03  16826s] #  -      | MetSpc| Short| Color| EOLCol| Mar| Enc| Others| Totals|
[05/28 11:28:03  16826s] #---------+-------+------+------+-------+----+----+-------+-------+
[05/28 11:28:04  16826s] #  M1     |      1|    16|    11|     11|   0|   3|      3|     45|
[05/28 11:28:04  16826s] #  M2     |      1|     1|     4|      1|   1|   2|      0|     10|
[05/28 11:28:04  16826s] #  C1     |      0|     0|     0|      0|   0|   0|      1|      1|
[05/28 11:28:04  16826s] #  Totals |      2|    17|    15|     12|   1|   5|      4|     56|
[05/28 11:28:04  16826s] #---------+-------+------+------+-------+----+----+-------+-------+
[05/28 11:28:04  16826s] #
[05/28 11:28:04  16826s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3571.58 (MB), peak = 4457.44 (MB)
[05/28 11:28:04  16826s] #start 4th fixing drc iteration ...
[05/28 11:28:15  16837s] ### Gcell dirty-map stats: routing = 23.08%, drc-check-only = 21.60%, dirty-area = 84.12%
[05/28 11:28:15  16837s] #   number of violations = 51
[05/28 11:28:15  16837s] #
[05/28 11:28:15  16837s] #  By Layer and Type:
[05/28 11:28:15  16837s] #
[05/28 11:28:15  16837s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:28:15  16837s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 11:28:15  16837s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:28:15  16837s] #  M1     |      2|    17|    10|     11|      1|   2|      1|     44|
[05/28 11:28:15  16837s] #  M2     |      1|     1|     3|      0|      0|   1|      0|      6|
[05/28 11:28:15  16837s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 11:28:15  16837s] #  Totals |      3|    18|    13|     11|      1|   3|      2|     51|
[05/28 11:28:15  16837s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:28:15  16837s] #
[05/28 11:28:15  16837s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3571.71 (MB), peak = 4457.44 (MB)
[05/28 11:28:15  16837s] #start 5th fixing drc iteration ...
[05/28 11:28:29  16851s] ### Gcell dirty-map stats: routing = 24.00%, drc-check-only = 20.68%, dirty-area = 84.12%
[05/28 11:28:29  16851s] #   number of violations = 50
[05/28 11:28:29  16851s] #
[05/28 11:28:29  16851s] #  By Layer and Type:
[05/28 11:28:29  16851s] #
[05/28 11:28:29  16851s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:28:29  16851s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:28:29  16851s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:28:29  16851s] #  M1     |      2|    17|    10|     11|      1|      1|   2|     44|
[05/28 11:28:29  16851s] #  M2     |      1|     1|     3|      0|      0|      0|   1|      6|
[05/28 11:28:29  16851s] #  Totals |      3|    18|    13|     11|      1|      1|   3|     50|
[05/28 11:28:29  16851s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:28:29  16851s] #
[05/28 11:28:29  16851s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3571.86 (MB), peak = 4457.44 (MB)
[05/28 11:28:29  16851s] #start 6th fixing drc iteration ...
[05/28 11:28:48  16871s] ### Gcell dirty-map stats: routing = 24.32%, drc-check-only = 20.36%, dirty-area = 84.12%
[05/28 11:28:48  16871s] #   number of violations = 50
[05/28 11:28:48  16871s] #
[05/28 11:28:48  16871s] #  By Layer and Type:
[05/28 11:28:48  16871s] #
[05/28 11:28:48  16871s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:28:48  16871s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:28:48  16871s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:28:48  16871s] #  M1     |      2|    17|    10|     11|      1|      1|   2|     44|
[05/28 11:28:48  16871s] #  M2     |      1|     1|     3|      0|      0|      0|   1|      6|
[05/28 11:28:48  16871s] #  Totals |      3|    18|    13|     11|      1|      1|   3|     50|
[05/28 11:28:48  16871s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:28:48  16871s] #
[05/28 11:28:48  16871s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3624.25 (MB), peak = 4457.44 (MB)
[05/28 11:28:48  16871s] #start 7th fixing drc iteration ...
[05/28 11:28:54  16876s] ### Gcell dirty-map stats: routing = 24.32%, drc-check-only = 20.36%, dirty-area = 84.12%
[05/28 11:28:54  16876s] #   number of violations = 50
[05/28 11:28:54  16876s] #
[05/28 11:28:54  16876s] #  By Layer and Type:
[05/28 11:28:54  16876s] #
[05/28 11:28:54  16876s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:28:54  16876s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 11:28:54  16876s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:28:54  16876s] #  M1     |      2|    16|    10|     11|      1|   4|      2|     46|
[05/28 11:28:54  16876s] #  M2     |      0|     1|     3|      0|      0|   0|      0|      4|
[05/28 11:28:54  16876s] #  Totals |      2|    17|    13|     11|      1|   4|      2|     50|
[05/28 11:28:54  16876s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:28:54  16876s] #
[05/28 11:28:54  16876s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3623.64 (MB), peak = 4457.44 (MB)
[05/28 11:28:54  16876s] #start 8th fixing drc iteration ...
[05/28 11:29:01  16883s] ### Gcell dirty-map stats: routing = 24.32%, drc-check-only = 20.36%, dirty-area = 84.12%
[05/28 11:29:01  16883s] #   number of violations = 50
[05/28 11:29:01  16883s] #
[05/28 11:29:01  16883s] #  By Layer and Type:
[05/28 11:29:01  16883s] #
[05/28 11:29:01  16883s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:01  16883s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 11:29:01  16883s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:01  16883s] #  M1     |      2|    16|    10|     11|      1|   4|      2|     46|
[05/28 11:29:01  16883s] #  M2     |      0|     1|     3|      0|      0|   0|      0|      4|
[05/28 11:29:01  16883s] #  Totals |      2|    17|    13|     11|      1|   4|      2|     50|
[05/28 11:29:01  16883s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:01  16883s] #
[05/28 11:29:01  16883s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3618.10 (MB), peak = 4457.44 (MB)
[05/28 11:29:01  16883s] #start 9th fixing drc iteration ...
[05/28 11:29:09  16892s] ### Gcell dirty-map stats: routing = 24.32%, drc-check-only = 20.36%, dirty-area = 84.12%
[05/28 11:29:09  16892s] #   number of violations = 50
[05/28 11:29:09  16892s] #
[05/28 11:29:09  16892s] #  By Layer and Type:
[05/28 11:29:09  16892s] #
[05/28 11:29:09  16892s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:09  16892s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 11:29:09  16892s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:09  16892s] #  M1     |      2|    16|    10|     11|      1|   4|      2|     46|
[05/28 11:29:09  16892s] #  M2     |      0|     1|     3|      0|      0|   0|      0|      4|
[05/28 11:29:09  16892s] #  Totals |      2|    17|    13|     11|      1|   4|      2|     50|
[05/28 11:29:09  16892s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:09  16892s] #
[05/28 11:29:09  16892s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3616.54 (MB), peak = 4457.44 (MB)
[05/28 11:29:09  16892s] #start 10th fixing drc iteration ...
[05/28 11:29:19  16902s] ### Gcell dirty-map stats: routing = 24.68%, drc-check-only = 20.00%, dirty-area = 84.12%
[05/28 11:29:19  16902s] #   number of violations = 50
[05/28 11:29:19  16902s] #
[05/28 11:29:19  16902s] #  By Layer and Type:
[05/28 11:29:19  16902s] #
[05/28 11:29:19  16902s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:19  16902s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 11:29:19  16902s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:19  16902s] #  M1     |      2|    17|    10|     11|      1|   3|      2|     46|
[05/28 11:29:19  16902s] #  M2     |      0|     1|     3|      0|      0|   0|      0|      4|
[05/28 11:29:19  16902s] #  Totals |      2|    18|    13|     11|      1|   3|      2|     50|
[05/28 11:29:19  16902s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:19  16902s] #
[05/28 11:29:19  16902s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3616.77 (MB), peak = 4457.44 (MB)
[05/28 11:29:19  16902s] #start 11th fixing drc iteration ...
[05/28 11:29:34  16916s] ### Gcell dirty-map stats: routing = 25.04%, drc-check-only = 19.64%, dirty-area = 84.12%
[05/28 11:29:34  16916s] #   number of violations = 50
[05/28 11:29:34  16916s] #
[05/28 11:29:34  16916s] #  By Layer and Type:
[05/28 11:29:34  16916s] #
[05/28 11:29:34  16916s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:34  16916s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 11:29:34  16916s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:34  16916s] #  M1     |      2|    17|    10|     11|      1|   3|      2|     46|
[05/28 11:29:34  16916s] #  M2     |      0|     1|     3|      0|      0|   0|      0|      4|
[05/28 11:29:34  16916s] #  Totals |      2|    18|    13|     11|      1|   3|      2|     50|
[05/28 11:29:34  16916s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:34  16916s] #
[05/28 11:29:34  16916s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3623.03 (MB), peak = 4457.44 (MB)
[05/28 11:29:34  16916s] #start 12th fixing drc iteration ...
[05/28 11:29:53  16935s] ### Gcell dirty-map stats: routing = 25.24%, drc-check-only = 19.44%, dirty-area = 84.12%
[05/28 11:29:53  16935s] #   number of violations = 50
[05/28 11:29:53  16935s] #
[05/28 11:29:53  16935s] #  By Layer and Type:
[05/28 11:29:53  16935s] #
[05/28 11:29:53  16935s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:53  16935s] #  -      | MetSpc| Short| Color| EOLCol| CShort| Enc| Others| Totals|
[05/28 11:29:53  16935s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:53  16935s] #  M1     |      2|    17|    10|     11|      1|   3|      2|     46|
[05/28 11:29:53  16935s] #  M2     |      0|     1|     3|      0|      0|   0|      0|      4|
[05/28 11:29:53  16935s] #  Totals |      2|    18|    13|     11|      1|   3|      2|     50|
[05/28 11:29:53  16935s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 11:29:53  16935s] #
[05/28 11:29:53  16935s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3622.35 (MB), peak = 4457.44 (MB)
[05/28 11:29:53  16935s] #start 13th fixing drc iteration ...
[05/28 11:29:58  16941s] ### Gcell dirty-map stats: routing = 25.24%, drc-check-only = 19.44%, dirty-area = 84.12%
[05/28 11:29:58  16941s] #   number of violations = 48
[05/28 11:29:58  16941s] #
[05/28 11:29:58  16941s] #  By Layer and Type:
[05/28 11:29:58  16941s] #
[05/28 11:29:58  16941s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:29:58  16941s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:29:58  16941s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:29:58  16941s] #  M1     |      2|    17|    10|     11|      1|      1|   2|     44|
[05/28 11:29:58  16941s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:29:58  16941s] #  Totals |      3|    18|    12|     11|      1|      1|   2|     48|
[05/28 11:29:58  16941s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:29:58  16941s] #
[05/28 11:29:58  16941s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3616.62 (MB), peak = 4457.44 (MB)
[05/28 11:29:58  16941s] #start 14th fixing drc iteration ...
[05/28 11:30:05  16947s] ### Gcell dirty-map stats: routing = 25.32%, drc-check-only = 19.36%, dirty-area = 84.12%
[05/28 11:30:05  16947s] #   number of violations = 48
[05/28 11:30:05  16947s] #
[05/28 11:30:05  16947s] #  By Layer and Type:
[05/28 11:30:05  16947s] #
[05/28 11:30:05  16947s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:05  16947s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:30:05  16947s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:05  16947s] #  M1     |      2|    17|    10|     11|      1|      1|   2|     44|
[05/28 11:30:05  16947s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:30:05  16947s] #  Totals |      3|    18|    12|     11|      1|      1|   2|     48|
[05/28 11:30:05  16947s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:05  16947s] #
[05/28 11:30:05  16947s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3611.95 (MB), peak = 4457.44 (MB)
[05/28 11:30:05  16947s] #start 15th fixing drc iteration ...
[05/28 11:30:13  16955s] ### Gcell dirty-map stats: routing = 25.32%, drc-check-only = 19.36%, dirty-area = 84.12%
[05/28 11:30:13  16955s] #   number of violations = 48
[05/28 11:30:13  16955s] #
[05/28 11:30:13  16955s] #  By Layer and Type:
[05/28 11:30:13  16955s] #
[05/28 11:30:13  16955s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:13  16955s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:30:13  16955s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:13  16955s] #  M1     |      2|    17|    10|     11|      1|      1|   2|     44|
[05/28 11:30:13  16955s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:30:13  16955s] #  Totals |      3|    18|    12|     11|      1|      1|   2|     48|
[05/28 11:30:13  16955s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:13  16955s] #
[05/28 11:30:13  16955s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3609.95 (MB), peak = 4457.44 (MB)
[05/28 11:30:13  16955s] #start 16th fixing drc iteration ...
[05/28 11:30:24  16967s] ### Gcell dirty-map stats: routing = 25.32%, drc-check-only = 19.36%, dirty-area = 84.12%
[05/28 11:30:24  16967s] #   number of violations = 48
[05/28 11:30:24  16967s] #
[05/28 11:30:24  16967s] #  By Layer and Type:
[05/28 11:30:24  16967s] #
[05/28 11:30:24  16967s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:24  16967s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:30:24  16967s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:24  16967s] #  M1     |      2|    17|    10|     11|      1|      1|   2|     44|
[05/28 11:30:24  16967s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:30:24  16967s] #  Totals |      3|    18|    12|     11|      1|      1|   2|     48|
[05/28 11:30:24  16967s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:24  16967s] #
[05/28 11:30:24  16967s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3615.42 (MB), peak = 4457.44 (MB)
[05/28 11:30:24  16967s] #start 17th fixing drc iteration ...
[05/28 11:30:38  16980s] ### Gcell dirty-map stats: routing = 25.32%, drc-check-only = 19.36%, dirty-area = 84.12%
[05/28 11:30:38  16980s] #   number of violations = 48
[05/28 11:30:38  16980s] #
[05/28 11:30:38  16980s] #  By Layer and Type:
[05/28 11:30:38  16980s] #
[05/28 11:30:38  16980s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:38  16980s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:30:38  16980s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:38  16980s] #  M1     |      2|    17|    10|     11|      1|      1|   2|     44|
[05/28 11:30:38  16980s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:30:38  16980s] #  Totals |      3|    18|    12|     11|      1|      1|   2|     48|
[05/28 11:30:38  16980s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:38  16980s] #
[05/28 11:30:38  16980s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3615.44 (MB), peak = 4457.44 (MB)
[05/28 11:30:38  16980s] #start 18th fixing drc iteration ...
[05/28 11:30:55  16997s] ### Gcell dirty-map stats: routing = 25.32%, drc-check-only = 19.36%, dirty-area = 84.12%
[05/28 11:30:55  16997s] #   number of violations = 48
[05/28 11:30:55  16997s] #
[05/28 11:30:55  16997s] #  By Layer and Type:
[05/28 11:30:55  16997s] #
[05/28 11:30:55  16997s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:55  16997s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:30:55  16997s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:55  16997s] #  M1     |      2|    17|    10|     11|      1|      1|   2|     44|
[05/28 11:30:55  16997s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:30:55  16997s] #  Totals |      3|    18|    12|     11|      1|      1|   2|     48|
[05/28 11:30:55  16997s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:55  16997s] #
[05/28 11:30:55  16997s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3630.95 (MB), peak = 4457.44 (MB)
[05/28 11:30:55  16997s] #start 19th fixing drc iteration ...
[05/28 11:30:59  17002s] ### Gcell dirty-map stats: routing = 25.32%, drc-check-only = 19.36%, dirty-area = 84.12%
[05/28 11:30:59  17002s] #   number of violations = 48
[05/28 11:30:59  17002s] #
[05/28 11:30:59  17002s] #  By Layer and Type:
[05/28 11:30:59  17002s] #
[05/28 11:30:59  17002s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:59  17002s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:30:59  17002s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:59  17002s] #  M1     |      2|    17|    10|     11|      1|      1|   2|     44|
[05/28 11:30:59  17002s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:30:59  17002s] #  Totals |      3|    18|    12|     11|      1|      1|   2|     48|
[05/28 11:30:59  17002s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:30:59  17002s] #
[05/28 11:30:59  17002s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3630.23 (MB), peak = 4457.44 (MB)
[05/28 11:30:59  17002s] #start 20th fixing drc iteration ...
[05/28 11:31:05  17008s] ### Gcell dirty-map stats: routing = 25.32%, drc-check-only = 19.36%, dirty-area = 84.12%
[05/28 11:31:05  17008s] #   number of violations = 48
[05/28 11:31:05  17008s] #
[05/28 11:31:05  17008s] #  By Layer and Type:
[05/28 11:31:05  17008s] #
[05/28 11:31:05  17008s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:05  17008s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:31:05  17008s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:05  17008s] #  M1     |      2|    17|    10|     11|      1|      1|   2|     44|
[05/28 11:31:05  17008s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:31:05  17008s] #  Totals |      3|    18|    12|     11|      1|      1|   2|     48|
[05/28 11:31:05  17008s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:05  17008s] #
[05/28 11:31:05  17008s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3628.89 (MB), peak = 4457.44 (MB)
[05/28 11:31:05  17008s] #start 21th fixing drc iteration ...
[05/28 11:31:15  17017s] ### Gcell dirty-map stats: routing = 25.40%, drc-check-only = 19.28%, dirty-area = 84.12%
[05/28 11:31:15  17017s] #   number of violations = 46
[05/28 11:31:15  17017s] #
[05/28 11:31:15  17017s] #  By Layer and Type:
[05/28 11:31:15  17017s] #
[05/28 11:31:15  17017s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:15  17017s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:31:15  17017s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:15  17017s] #  M1     |      2|    18|     9|     10|      1|      1|   1|     42|
[05/28 11:31:15  17017s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:31:15  17017s] #  Totals |      3|    19|    11|     10|      1|      1|   1|     46|
[05/28 11:31:15  17017s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:15  17017s] #
[05/28 11:31:15  17018s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3624.25 (MB), peak = 4457.44 (MB)
[05/28 11:31:15  17018s] #start 22th fixing drc iteration ...
[05/28 11:31:25  17027s] ### Gcell dirty-map stats: routing = 25.48%, drc-check-only = 19.20%, dirty-area = 84.12%
[05/28 11:31:25  17027s] #   number of violations = 46
[05/28 11:31:25  17027s] #
[05/28 11:31:25  17027s] #  By Layer and Type:
[05/28 11:31:25  17027s] #
[05/28 11:31:25  17027s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:25  17027s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:31:25  17027s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:25  17027s] #  M1     |      2|    18|     9|     10|      1|      1|   1|     42|
[05/28 11:31:25  17027s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:31:25  17027s] #  Totals |      3|    19|    11|     10|      1|      1|   1|     46|
[05/28 11:31:25  17027s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:25  17027s] #
[05/28 11:31:25  17028s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3618.07 (MB), peak = 4457.44 (MB)
[05/28 11:31:25  17028s] #start 23th fixing drc iteration ...
[05/28 11:31:38  17041s] ### Gcell dirty-map stats: routing = 25.48%, drc-check-only = 19.20%, dirty-area = 84.12%
[05/28 11:31:38  17041s] #   number of violations = 46
[05/28 11:31:38  17041s] #
[05/28 11:31:38  17041s] #  By Layer and Type:
[05/28 11:31:38  17041s] #
[05/28 11:31:38  17041s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:38  17041s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:31:38  17041s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:38  17041s] #  M1     |      2|    18|     9|     10|      1|      1|   1|     42|
[05/28 11:31:38  17041s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:31:38  17041s] #  Totals |      3|    19|    11|     10|      1|      1|   1|     46|
[05/28 11:31:38  17041s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:38  17041s] #
[05/28 11:31:38  17041s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3621.31 (MB), peak = 4457.44 (MB)
[05/28 11:31:38  17041s] #start 24th fixing drc iteration ...
[05/28 11:31:55  17057s] ### Gcell dirty-map stats: routing = 25.48%, drc-check-only = 19.20%, dirty-area = 84.12%
[05/28 11:31:55  17057s] #   number of violations = 46
[05/28 11:31:55  17057s] #
[05/28 11:31:55  17057s] #  By Layer and Type:
[05/28 11:31:55  17057s] #
[05/28 11:31:55  17057s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:55  17057s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:31:55  17057s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:55  17057s] #  M1     |      2|    18|     9|     10|      1|      1|   1|     42|
[05/28 11:31:55  17057s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:31:55  17057s] #  Totals |      3|    19|    11|     10|      1|      1|   1|     46|
[05/28 11:31:55  17057s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:31:55  17057s] #
[05/28 11:31:55  17057s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3624.02 (MB), peak = 4457.44 (MB)
[05/28 11:31:55  17057s] #start 25th fixing drc iteration ...
[05/28 11:32:00  17063s] ### Gcell dirty-map stats: routing = 25.48%, drc-check-only = 19.20%, dirty-area = 84.12%
[05/28 11:32:00  17063s] #   number of violations = 46
[05/28 11:32:00  17063s] #
[05/28 11:32:00  17063s] #  By Layer and Type:
[05/28 11:32:00  17063s] #
[05/28 11:32:00  17063s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:00  17063s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:32:00  17063s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:00  17063s] #  M1     |      1|    18|    10|     10|      1|      1|   1|     42|
[05/28 11:32:00  17063s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:32:00  17063s] #  Totals |      2|    19|    12|     10|      1|      1|   1|     46|
[05/28 11:32:00  17063s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:00  17063s] #
[05/28 11:32:00  17063s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 3623.32 (MB), peak = 4457.44 (MB)
[05/28 11:32:00  17063s] #start 26th fixing drc iteration ...
[05/28 11:32:07  17070s] ### Gcell dirty-map stats: routing = 25.48%, drc-check-only = 19.20%, dirty-area = 84.12%
[05/28 11:32:07  17070s] #   number of violations = 46
[05/28 11:32:07  17070s] #
[05/28 11:32:07  17070s] #  By Layer and Type:
[05/28 11:32:07  17070s] #
[05/28 11:32:07  17070s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:07  17070s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:32:07  17070s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:07  17070s] #  M1     |      1|    18|    10|     10|      1|      1|   1|     42|
[05/28 11:32:07  17070s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:32:07  17070s] #  Totals |      2|    19|    12|     10|      1|      1|   1|     46|
[05/28 11:32:07  17070s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:07  17070s] #
[05/28 11:32:07  17070s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3621.63 (MB), peak = 4457.44 (MB)
[05/28 11:32:07  17070s] #start 27th fixing drc iteration ...
[05/28 11:32:17  17080s] ### Gcell dirty-map stats: routing = 25.48%, drc-check-only = 19.20%, dirty-area = 84.12%
[05/28 11:32:17  17080s] #   number of violations = 46
[05/28 11:32:17  17080s] #
[05/28 11:32:17  17080s] #  By Layer and Type:
[05/28 11:32:17  17080s] #
[05/28 11:32:17  17080s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:17  17080s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:32:17  17080s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:17  17080s] #  M1     |      1|    18|    10|     10|      1|      1|   1|     42|
[05/28 11:32:17  17080s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:32:17  17080s] #  Totals |      2|    19|    12|     10|      1|      1|   1|     46|
[05/28 11:32:17  17080s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:17  17080s] #
[05/28 11:32:17  17080s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3614.82 (MB), peak = 4457.44 (MB)
[05/28 11:32:17  17080s] #start 28th fixing drc iteration ...
[05/28 11:32:28  17091s] ### Gcell dirty-map stats: routing = 25.48%, drc-check-only = 19.20%, dirty-area = 84.12%
[05/28 11:32:28  17091s] #   number of violations = 46
[05/28 11:32:28  17091s] #
[05/28 11:32:28  17091s] #  By Layer and Type:
[05/28 11:32:28  17091s] #
[05/28 11:32:28  17091s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:28  17091s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:32:28  17091s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:28  17091s] #  M1     |      1|    18|    10|     10|      1|      1|   1|     42|
[05/28 11:32:28  17091s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:32:28  17091s] #  Totals |      2|    19|    12|     10|      1|      1|   1|     46|
[05/28 11:32:28  17091s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:28  17091s] #
[05/28 11:32:28  17091s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3621.45 (MB), peak = 4457.44 (MB)
[05/28 11:32:28  17091s] #start 29th fixing drc iteration ...
[05/28 11:32:42  17105s] ### Gcell dirty-map stats: routing = 25.48%, drc-check-only = 19.20%, dirty-area = 84.12%
[05/28 11:32:42  17105s] #   number of violations = 46
[05/28 11:32:42  17105s] #
[05/28 11:32:42  17105s] #  By Layer and Type:
[05/28 11:32:42  17105s] #
[05/28 11:32:42  17105s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:42  17105s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:32:42  17105s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:42  17105s] #  M1     |      1|    18|    10|     10|      1|      1|   1|     42|
[05/28 11:32:42  17105s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:32:42  17105s] #  Totals |      2|    19|    12|     10|      1|      1|   1|     46|
[05/28 11:32:42  17105s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:42  17105s] #
[05/28 11:32:42  17105s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3621.09 (MB), peak = 4457.44 (MB)
[05/28 11:32:42  17105s] #start 30th fixing drc iteration ...
[05/28 11:32:59  17122s] ### Gcell dirty-map stats: routing = 25.48%, drc-check-only = 19.20%, dirty-area = 84.12%
[05/28 11:32:59  17122s] #   number of violations = 46
[05/28 11:32:59  17122s] #
[05/28 11:32:59  17122s] #  By Layer and Type:
[05/28 11:32:59  17122s] #
[05/28 11:32:59  17122s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:59  17122s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| CShort| Enc| Totals|
[05/28 11:32:59  17122s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:59  17122s] #  M1     |      1|    18|    10|     10|      1|      1|   1|     42|
[05/28 11:32:59  17122s] #  M2     |      1|     1|     2|      0|      0|      0|   0|      4|
[05/28 11:32:59  17122s] #  Totals |      2|    19|    12|     10|      1|      1|   1|     46|
[05/28 11:32:59  17122s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 11:32:59  17122s] #
[05/28 11:32:59  17122s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3619.32 (MB), peak = 4457.44 (MB)
[05/28 11:32:59  17122s] #Complete Detail Routing.
[05/28 11:32:59  17122s] #Total wire length = 6082 um.
[05/28 11:32:59  17122s] #Total half perimeter of net bounding box = 4695 um.
[05/28 11:32:59  17122s] #Total wire length on LAYER M1 = 95 um.
[05/28 11:32:59  17122s] #Total wire length on LAYER M2 = 1290 um.
[05/28 11:32:59  17122s] #Total wire length on LAYER C1 = 1777 um.
[05/28 11:32:59  17122s] #Total wire length on LAYER C2 = 1847 um.
[05/28 11:32:59  17122s] #Total wire length on LAYER C3 = 1061 um.
[05/28 11:32:59  17122s] #Total wire length on LAYER C4 = 12 um.
[05/28 11:32:59  17122s] #Total wire length on LAYER C5 = 1 um.
[05/28 11:32:59  17122s] #Total wire length on LAYER JA = 0 um.
[05/28 11:32:59  17122s] #Total wire length on LAYER QA = 0 um.
[05/28 11:32:59  17122s] #Total wire length on LAYER QB = 0 um.
[05/28 11:32:59  17122s] #Total wire length on LAYER LB = 0 um.
[05/28 11:32:59  17122s] #Total number of vias = 9729
[05/28 11:32:59  17122s] #Total number of multi-cut vias = 6453 ( 66.3%)
[05/28 11:32:59  17122s] #Total number of single cut vias = 3276 ( 33.7%)
[05/28 11:32:59  17122s] #Up-Via Summary (total 9729):
[05/28 11:32:59  17122s] #                   single-cut          multi-cut      Total
[05/28 11:32:59  17122s] #-----------------------------------------------------------
[05/28 11:32:59  17122s] # M1               955 ( 64.2%)       533 ( 35.8%)       1488
[05/28 11:32:59  17122s] # M2              1447 ( 35.4%)      2644 ( 64.6%)       4091
[05/28 11:32:59  17122s] # C1               691 ( 24.3%)      2155 ( 75.7%)       2846
[05/28 11:32:59  17122s] # C2               166 ( 12.9%)      1116 ( 87.1%)       1282
[05/28 11:32:59  17122s] # C3                15 ( 75.0%)         5 ( 25.0%)         20
[05/28 11:32:59  17122s] # C4                 2 (100.0%)         0 (  0.0%)          2
[05/28 11:32:59  17122s] #-----------------------------------------------------------
[05/28 11:32:59  17122s] #                 3276 ( 33.7%)      6453 ( 66.3%)       9729 
[05/28 11:32:59  17122s] #
[05/28 11:32:59  17122s] #Total number of DRC violations = 46
[05/28 11:32:59  17122s] ### Time Record (Detail Routing) is uninstalled.
[05/28 11:32:59  17122s] #Cpu time = 00:05:27
[05/28 11:32:59  17122s] #Elapsed time = 00:05:26
[05/28 11:32:59  17122s] #Increased memory = 59.83 (MB)
[05/28 11:32:59  17122s] #Total memory = 3615.29 (MB)
[05/28 11:32:59  17122s] #Peak memory = 4457.44 (MB)
[05/28 11:32:59  17122s] ### detail_route design signature (1211): route=1306565003 flt_obj=0 vio=615174265 shield_wire=1
[05/28 11:32:59  17122s] ### Time Record (DB Export) is installed.
[05/28 11:32:59  17123s] ### export design design signature (1212): route=1306565003 fixed_route=2147340251 flt_obj=0 vio=615174265 swire=282492057 shield_wire=1 net_attr=1216276987 dirty_area=0 del_dirty_area=0 cell=392222783 placement=439890724 pin_access=1973829662 inst_pattern=1556985682 inst_orient=1009897183 via=1681576828 routing_via=1401398896 timing=2147340251 sns=2147340251
[05/28 11:33:00  17123s] ### Time Record (DB Export) is uninstalled.
[05/28 11:33:00  17123s] ### Time Record (Post Callback) is installed.
[05/28 11:33:00  17123s] ### Time Record (Post Callback) is uninstalled.
[05/28 11:33:00  17123s] #
[05/28 11:33:00  17123s] #detailRoute statistics:
[05/28 11:33:00  17123s] #Cpu time = 00:05:28
[05/28 11:33:00  17123s] #Elapsed time = 00:05:27
[05/28 11:33:00  17123s] #Increased memory = 50.77 (MB)
[05/28 11:33:00  17123s] #Total memory = 3608.98 (MB)
[05/28 11:33:00  17123s] #Peak memory = 4457.44 (MB)
[05/28 11:33:00  17123s] #Number of warnings = 34
[05/28 11:33:00  17123s] #Total number of warnings = 902
[05/28 11:33:00  17123s] #Number of fails = 0
[05/28 11:33:00  17123s] #Total number of fails = 0
[05/28 11:33:00  17123s] #Complete detailRoute on Wed May 28 11:33:00 2025
[05/28 11:33:00  17123s] #
[05/28 11:33:00  17123s] ### import design signature (1213): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1973829662 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 11:33:00  17123s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:33:00  17123s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:33:00  17123s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:33:00  17123s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:33:00  17123s] ### Time Record (detailRoute) is uninstalled.
[05/28 11:33:00  17123s] #% End detailRoute (date=05/28 11:33:00, total cpu=0:05:28, real=0:05:27, peak res=3894.2M, current mem=3605.9M)
[05/28 11:33:00  17123s] ### Time Record (ecoRoute) is uninstalled.
[05/28 11:33:00  17123s] #
[05/28 11:33:00  17123s] #  Scalability Statistics
[05/28 11:33:00  17123s] #
[05/28 11:33:00  17123s] #-------------------------+---------+-------------+------------+
[05/28 11:33:00  17123s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 11:33:00  17123s] #-------------------------+---------+-------------+------------+
[05/28 11:33:00  17123s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 11:33:00  17123s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 11:33:00  17123s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 11:33:00  17123s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 11:33:00  17123s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 11:33:00  17123s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 11:33:00  17123s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 11:33:00  17123s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/28 11:33:00  17123s] #  Detail Routing         | 00:05:25|     00:05:24|         1.0|
[05/28 11:33:00  17123s] #  Entire Command         | 00:05:28|     00:05:27|         1.0|
[05/28 11:33:00  17123s] #-------------------------+---------+-------------+------------+
[05/28 11:33:00  17123s] #
[05/28 11:33:00  17123s] **ERROR: (IMPQTF-4044):	Error occurs when '#R' is executed with the error message: 'invalid command name "#R"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> zoomBox 14.65100 24.70300 18.77600 26.58800
[05/28 11:33:10  17125s] <CMD> verify_drc
[05/28 11:33:10  17125s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 11:33:10  17125s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 11:33:10  17125s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 11:33:10  17125s]  *** Starting Verify DRC (MEM: 4665.6) ***
[05/28 11:33:10  17125s] 
[05/28 11:33:10  17125s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:33:10  17125s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:33:10  17125s]   VERIFY DRC ...... Starting Verification
[05/28 11:33:10  17125s]   VERIFY DRC ...... Initializing
[05/28 11:33:10  17125s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 11:33:10  17125s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 11:33:10  17125s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 11:33:10  17125s]   VERIFY DRC ...... Using new threading
[05/28 11:33:10  17125s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 11:33:10  17125s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 11:33:10  17125s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 11:33:10  17126s]   VERIFY DRC ...... Sub-Area : 2 complete 8 Viols.
[05/28 11:33:10  17126s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 11:33:10  17126s]   VERIFY DRC ...... Sub-Area : 3 complete 18 Viols.
[05/28 11:33:10  17126s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 11:33:11  17126s]   VERIFY DRC ...... Sub-Area : 4 complete 11 Viols.
[05/28 11:33:11  17126s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 11:33:11  17126s]   VERIFY DRC ...... Using new threading
[05/28 11:33:11  17126s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 11:33:11  17126s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 11:33:11  17126s] 
[05/28 11:33:11  17126s]   Verification Complete : 46 Viols.
[05/28 11:33:11  17126s] 
[05/28 11:33:11  17126s]  Violation Summary By Layer and Type:
[05/28 11:33:11  17126s] 
[05/28 11:33:11  17126s] 	          Short    Color   EOLCol   MetSpc   CutSpc   CShort      Enc   Totals
[05/28 11:33:11  17126s] 	M1           18       10       10        1        0        0        0       39
[05/28 11:33:11  17126s] 	V1            0        0        0        0        1        1        1        3
[05/28 11:33:11  17126s] 	M2            1        2        0        1        0        0        0        4
[05/28 11:33:11  17126s] 	Totals       19       12       10        2        1        1        1       46
[05/28 11:33:11  17126s] 
[05/28 11:33:11  17126s]  *** End Verify DRC (CPU TIME: 0:00:01.1  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 11:33:11  17126s] 
[05/28 11:33:16  17127s] <CMD> zoomBox 14.94900 24.98500 16.45700 26.34000
[05/28 11:33:17  17128s] <CMD> zoomBox 15.43200 25.34900 16.10200 25.95100
[05/28 11:33:19  17128s] <CMD> zoomBox 15.53900 25.42700 15.95100 25.79700
[05/28 11:33:19  17128s] <CMD> zoomBox 15.62000 25.48500 15.83600 25.67900
[05/28 11:33:19  17128s] <CMD> zoomBox 15.63300 25.49500 15.81700 25.66000
[05/28 11:33:20  17128s] <CMD> zoomBox 15.55900 25.44200 15.91600 25.76300
[05/28 11:33:20  17128s] <CMD> zoomBox 15.50100 25.40000 15.99600 25.84500
[05/28 11:33:20  17128s] <CMD> zoomBox 13.99700 24.30500 18.09800 27.99100
[05/28 11:33:21  17129s] <CMD> zoomBox 13.33900 23.82600 19.01700 28.92900
[05/28 11:33:21  17129s] <CMD> zoomBox 9.42900 20.97700 24.48800 34.51200
[05/28 11:33:21  17129s] <CMD> zoomBox 5.48500 18.10200 30.00800 40.14400
[05/28 11:33:22  17129s] <CMD> zoomBox -16.17300 2.32300 60.32800 71.08300
[05/28 11:33:23  17129s] <CMD> zoomBox -28.41700 -6.59700 77.46800 88.57300
[05/28 11:33:24  17129s] <CMD> pan -2.64700 2.03000
[05/28 11:33:25  17130s] <CMD> zoomBox -12.38700 -2.60600 52.64000 55.84100
[05/28 11:33:30  17131s] <CMD> zoomBox -6.92100 4.63300 40.06100 46.86100
[05/28 11:33:31  17131s] <CMD> zoomBox -4.54700 7.61900 35.38800 43.51300
[05/28 11:33:31  17132s] <CMD> zoomBox -2.61400 10.15100 31.33000 40.66000
[05/28 11:33:31  17132s] <CMD> zoomBox -1.08000 12.27900 27.77200 38.21100
[05/28 11:33:32  17132s] <CMD> zoomBox 0.69100 15.41100 21.53800 34.14800
[05/28 11:33:33  17132s] <CMD> zoomBox 2.37500 18.36700 15.17700 29.87400
[05/28 11:33:33  17132s] <CMD> zoomBox 3.20400 19.58900 12.45400 27.90300
[05/28 11:33:33  17132s] <CMD> zoomBox 3.52700 20.06600 11.39000 27.13300
[05/28 11:33:35  17132s] <CMD> zoomBox 3.20300 19.58800 12.45400 27.90300
[05/28 11:33:35  17132s] <CMD> zoomBox 1.84200 17.58700 16.90900 31.12900
[05/28 11:33:36  17133s] <CMD> zoomBox 0.85600 16.49800 21.71100 35.24300
[05/28 11:33:37  17133s] <CMD> zoomBox -0.08700 15.88000 24.44900 37.93300
[05/28 11:33:38  17133s] <CMD> zoomBox -2.30900 15.38000 26.55700 41.32500
[05/28 11:33:38  17134s] <CMD> pan 1.09900 8.82300
[05/28 11:33:40  17134s] <CMD> zoomBox -6.67500 4.83700 33.27800 40.74700
[05/28 11:33:44  17135s] <CMD> pan 2.66400 -0.09300
[05/28 11:33:45  17135s] <CMD> zoomBox -2.97600 -5.22000 30.98400 25.30400
[05/28 11:33:45  17136s] <CMD> zoomBox -2.09700 -3.90400 26.76900 22.04100
[05/28 11:33:46  17136s] <CMD> zoomBox -1.33500 -2.76000 23.20200 19.29400
[05/28 11:33:46  17136s] <CMD> zoomBox 0.76400 -0.01400 15.83300 13.53000
[05/28 11:33:47  17136s] <CMD> zoomBox 1.26700 0.64200 14.07600 12.15500
[05/28 11:33:47  17136s] <CMD> zoomBox 2.05700 1.67400 11.31300 9.99300
[05/28 11:33:47  17136s] <CMD> zoomBox 2.36600 2.07600 10.23400 9.14800
[05/28 11:33:48  17136s] <CMD> zoomBox 2.05600 1.67300 11.31300 9.99300
[05/28 11:33:48  17136s] <CMD> zoomBox 1.69200 1.19800 12.58300 10.98700
[05/28 11:33:49  17136s] <CMD> zoomBox -2.31400 -4.02900 26.56600 21.92900
[05/28 11:33:49  17137s] <CMD> zoomBox -6.35500 -9.38700 40.67300 32.88200
[05/28 11:33:50  17137s] <CMD> zoomBox -10.37600 -14.72000 54.71500 43.78400
[05/28 11:33:50  17137s] <CMD> zoomBox -12.93300 -18.11200 63.64500 50.71700
[05/28 11:33:50  17137s] <CMD> zoomBox -15.94100 -22.10200 74.15000 58.87300
[05/28 11:33:54  17138s] <CMD> pan -8.58000 10.99900
[05/28 11:33:59  17139s] <CMD> zoomBox -17.47500 0.65600 59.10300 69.48500
[05/28 11:33:59  17140s] <CMD> zoomBox -11.48000 11.76200 43.84800 61.49100
[05/28 11:33:59  17140s] <CMD> zoomBox -8.93100 16.39500 38.09800 58.66500
[05/28 11:34:00  17140s] <CMD> zoomBox -6.34500 20.70300 33.63000 56.63300
[05/28 11:34:00  17140s] <CMD> zoomBox -4.08200 24.30000 29.89700 54.84100
[05/28 11:34:00  17140s] <CMD> zoomBox -2.08000 27.32800 26.80300 53.28800
[05/28 11:34:01  17140s] <CMD> zoomBox 1.06800 32.08900 21.93700 50.84600
[05/28 11:34:01  17140s] <CMD> zoomBox 2.14500 33.92200 19.88400 49.86600
[05/28 11:34:01  17140s] <CMD> zoomBox 3.00300 35.46700 18.08200 49.02000
[05/28 11:34:02  17141s] <CMD> zoomBox 3.71700 36.76500 16.53400 48.28500
[05/28 11:34:02  17141s] <CMD> zoomBox 4.34900 37.86100 15.24300 47.65300
[05/28 11:34:03  17141s] <CMD> zoomBox 3.34100 36.96400 16.15800 48.48400
[05/28 11:34:03  17141s] <CMD> zoomBox 2.15600 35.91100 17.23500 49.46400
[05/28 11:34:04  17141s] <CMD> zoomBox 0.76200 34.67200 18.50200 50.61700
[05/28 11:34:04  17141s] <CMD> zoomBox -0.87800 33.21500 19.99300 51.97400
[05/28 11:34:04  17141s] <CMD> zoomBox -2.80700 31.50100 21.74700 53.57000
[05/28 11:34:05  17141s] <CMD> zoomBox -5.07700 29.48400 23.81000 55.44800
[05/28 11:34:05  17141s] <CMD> zoomBox -7.74700 27.11100 26.23800 57.65700
[05/28 11:34:05  17142s] <CMD> zoomBox -10.88900 24.31900 29.09400 60.25600
[05/28 11:34:05  17142s] <CMD> zoomBox -14.58500 21.03500 32.45400 63.31400
[05/28 11:34:06  17142s] <CMD> zoomBox -24.04900 12.62500 41.05700 71.14300
[05/28 11:34:06  17142s] <CMD> zoomBox -37.14800 0.98500 52.96500 81.97900
[05/28 11:34:08  17143s] <CMD> pan 21.77700 29.44400
[05/28 11:34:12  17143s] <CMD> verifyConnectivity -type all -geomConnect -error 1000 -warning 50
[05/28 11:34:12  17143s] VERIFY_CONNECTIVITY use new engine.
[05/28 11:34:12  17143s] 
[05/28 11:34:12  17143s] ******** Start: VERIFY CONNECTIVITY ********
[05/28 11:34:12  17143s] Start Time: Wed May 28 11:34:12 2025
[05/28 11:34:12  17143s] 
[05/28 11:34:12  17143s] Design Name: TOP
[05/28 11:34:12  17143s] Database Units: 1000
[05/28 11:34:12  17143s] Design Boundary: (0.0000, 0.0000) (67.8600, 68.0000)
[05/28 11:34:12  17143s] Error Limit = 1000; Warning Limit = 50
[05/28 11:34:12  17143s] Check all nets
[05/28 11:34:12  17144s] 
[05/28 11:34:12  17144s] Begin Summary 
[05/28 11:34:12  17144s]   Found no problems or warnings.
[05/28 11:34:12  17144s] End Summary
[05/28 11:34:12  17144s] 
[05/28 11:34:12  17144s] End Time: Wed May 28 11:34:12 2025
[05/28 11:34:12  17144s] Time Elapsed: 0:00:00.0
[05/28 11:34:12  17144s] 
[05/28 11:34:12  17144s] ******** End: VERIFY CONNECTIVITY ********
[05/28 11:34:12  17144s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/28 11:34:12  17144s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[05/28 11:34:12  17144s] 
[05/28 11:34:22  17146s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/28 11:34:22  17146s] <CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix TOP_signOff -outDir timingReports
[05/28 11:34:22  17146s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[05/28 11:34:22  17146s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[05/28 11:34:22  17146s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[05/28 11:34:22  17146s] *** timeDesign #2 [begin] () : totSession cpu/real = 4:45:46.4/17:51:28.9 (0.3), mem = 4937.7M
[05/28 11:34:22  17146s]  Reset EOS DB
[05/28 11:34:22  17146s] Ignoring AAE DB Resetting ...
[05/28 11:34:22  17146s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:34:22  17146s] Deleting AAE DB and timing data for delay calculations...
[05/28 11:34:22  17146s] AAE DB initialization (MEM=4936.71 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:34:22  17146s] [11:34:22.016680] Periodic Lic check successful
[11:34:22.541027] Feature usage summary:
[11:34:22.541027] Innovus_Impl_System
[11:34:22.541027] Tempus_Timing_Signoff_XL
[11:34:22.541027] Innovus_20nm_Opt

[05/28 11:34:22  17146s] This command "timeDesign -signoff -pathReports -drvReports -slackReports ..." required an extra checkout of license tpsxl.
[05/28 11:34:22  17146s] Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
[05/28 11:34:22  17146s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:34:22  17146s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:34:22  17146s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:34:23  17146s] 
[05/28 11:34:23  17146s] 
[05/28 11:34:23  17146s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[05/28 11:34:23  17146s] 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:34:23  17146s] ---------------------------------------------------------------------------------------------------------------
[05/28 11:34:23  17146s]                                   Copyright 2023 Cadence Design Systems,
[05/28 11:34:23  17146s] Inc.
[05/28 11:34:23  17146s] 
[05/28 11:34:23  17146s] 
[05/28 11:34:23  17146s] 
[05/28 11:34:23  17146s] INFO (EXTQRCXLOG-128) : Quantus command line:
[05/28 11:34:23  17146s]  Started at: 2025-May-28 11:34:23 (2025-May-28 15:34:23 GMT)
[05/28 11:34:23  17146s]  Executable:
[05/28 11:34:23  17146s] /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:34:23  17146s]  Options:     -cmd
[05/28 11:34:23  17146s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/qrc.cmd
[05/28 11:34:23  17146s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/qrc.def.gz
[05/28 11:34:23  17146s]  Current working directory:
[05/28 11:34:23  17146s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir
[05/28 11:34:23  17146s] 
[05/28 11:34:23  17146s] 
[05/28 11:34:23  17146s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[05/28 11:34:23  17146s] 
[05/28 11:34:23  17146s] extract \
[05/28 11:34:23  17146s] 	 -selection "all" \
[05/28 11:34:23  17146s] 	 -type "rc_coupled"
[05/28 11:34:23  17146s] extraction_setup \
[05/28 11:34:23  17146s] 	 -max_fracture_length 50 \
[05/28 11:34:23  17146s] 	 -promote_pin_pad "LOGICAL"
[05/28 11:34:23  17146s] filter_coupling_cap \
[05/28 11:34:23  17146s] 	 -cap_filtering_mode "absolute_and_relative" \
[05/28 11:34:23  17146s] 	 -coupling_cap_threshold_absolute 3.0 \
[05/28 11:34:23  17146s] 	 -coupling_cap_threshold_relative 0.03 \
[05/28 11:34:23  17146s] 	 -total_cap_threshold 5.0
[05/28 11:34:23  17146s] input_db -type def \
[05/28 11:34:23  17146s] 	 -lef_file_list_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/qrc.leflist"
[05/28 11:34:23  17146s] log_file \
[05/28 11:34:23  17146s] 	 -dump_options true \
[05/28 11:34:23  17146s] 	 -file_name "qrc_75591_20250528_11:34:22_362.log"
[05/28 11:34:23  17146s] output_db -type spef \
[05/28 11:34:23  17146s] 	 -short_incomplete_net_pins true \
[05/28 11:34:23  17146s] 	 -subtype "STANDARD"
[05/28 11:34:23  17146s] output_setup \
[05/28 11:34:23  17146s] 	 -compressed true \
[05/28 11:34:23  17146s] 	 -directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o" \
[05/28 11:34:23  17146s] 	 -file_name "TOP" \
[05/28 11:34:23  17146s] 	 -temporary_directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o"
[05/28 11:34:23  17146s] process_technology \
[05/28 11:34:23  17146s] 	 -technology_corner \
[05/28 11:34:23  17146s] 		"rc_fast" \
[05/28 11:34:23  17146s] 		"rc_slow" \
[05/28 11:34:23  17146s] 	 -technology_library_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/_qrc_techlib.defs" \
[05/28 11:34:23  17146s] 	 -technology_name "_qrc_tech_" \
[05/28 11:34:23  17146s] 	 -temperature \
[05/28 11:34:23  17146s] 		"25" \
[05/28 11:34:23  17146s] 		"25"
[05/28 11:34:23  17146s] 
[05/28 11:34:23  17146s] 
[05/28 11:34:23  17146s] 
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-102) : Starting at 2025-May-28 11:34:24 (2025-May-28 15:34:24 GMT) on host
[05/28 11:34:24  17146s] bioeebeanie.bioeelocal with pid 63151.
[05/28 11:34:24  17146s] Running binary as: 
[05/28 11:34:24  17146s]  /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:34:24  17146s] -cmd
[05/28 11:34:24  17146s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/qrc.cmd
[05/28 11:34:24  17146s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/qrc.def.gz
[05/28 11:34:24  17146s]  
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] WARNING (EXTGRMP-635) : The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-142) : Command line arguments:
[05/28 11:34:24  17146s] "-cmd"
[05/28 11:34:24  17146s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/qrc.cmd"
[05/28 11:34:24  17146s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/qrc.def.gz"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -copy_port_to_obs = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option log_file = "qrc_75591_20250528_11:34:22_362.log"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option log_file -message_config_file = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option log_file -max_error_messages = "100"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option log_file -max_warning_messages = "10"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option log_file -max_info_messages = "1000"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option process_technology -technology_name = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option EM_techname = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option process_technology -EM_WEE_clamping_factor = "0.7"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option input_db -libgen_library_name = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option graybox -type = "obs"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option graybox -use_macro_density = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_setup -directory_name =
[05/28 11:34:24  17146s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -units = "micron"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option user_comment = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[05/28 11:34:24  17146s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/.qrctemp"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_setup -file_name = "TOP"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -type spef -predefined_spef_cells_file = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option parasitic_reduction -enable_reduction = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option debug_log = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -type spef -subtype = "generic"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -type dspf -subtype = "none"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -type rcdb = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -hierarchy_delimiter = "/"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -busbit_delimiter = "[]"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -pin_delimiter = ":"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets_type = "no_pin one_pin
[05/28 11:34:24  17146s] disconnected_pin multiple_partitions floating_resistors"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -layout_scale = "1.0"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_setup -file_max_size = "9223372036854775807"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option log_file -dump_options = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -output_unrouted_nets = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -escape_special_characters = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option parasitic_reduction -max_frequency = "1.0e+08"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_setup -compressed = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option max_resistor_length = "50"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output setup   -max_message_in_shorts_file = "100"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option total_c_threshold = "5"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option parallel_options = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option metal_fill -enable_advanced_virtual_fill = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option metal_fill -type = "floating"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_conn_to_bump = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -lic_queue = "0"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -cerebrus_license_only = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -gds_file = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option density_check_method = "diearea"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option process_technology -technology_corner = "rc_fast rc_slow"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option process_technology -EM_technology_corner = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option process_technology -temperature = "25 25"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -enable_layer_bias = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -map_eeq_to_master = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -match_res_cap = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -type spef -use_name_map = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -type spef -name_map_start_index = "0"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option distributed_processing -timeout = "300"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option distributed_processing -num_of_trials = "0"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -type dspf -add_cap_prefix = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -type oa = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -enable_sensitivity_extraction = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option report_details = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_x = "0.0"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_y = "0.0"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_pushdown_blockages = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_setup -compress_temporary_files = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -disable_instances = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -disable_subnodes = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports -dump_erosion_info = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_width_drawn = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_parameters_unscaled = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -add_explicit_vias = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_cap_layers = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option capacitance -ground_net = "0"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_temp_coeff = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_setup -write_coupled_decoupled_files = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -gds_top_cell = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option input_db -directory_name = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option binary_input = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option binary_output = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_setup -enable_ieee_sensitivity = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option input_db -bump_map_file = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -enable_bump_instance = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -enable_tsv_instance = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -enable_TSV_STA_Cc_model = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_bump_model = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_tsv_model = "none"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option eco_file = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option enable_ws_r_scaling = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option log_file -strict_error_reporting = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option log_file -report_outside_die_area_object = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option output_setup -write_drc_violations = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option log_file -max_drc_messages = "1000"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option keep_ftv_terms = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option write_ftv_nets = "false"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option LEF files =
[05/28 11:34:24  17146s] "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:34:24  17146s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:34:24  17146s] /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option DEF files =
[05/28 11:34:24  17146s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/qrc.def.gz"
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option GDSII files = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option SPICE files = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option ignored macros = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-143) : Option black macros = ""
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-828) : Gds/Oasis InfoGds layer Map settings were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTHPY-253) : Extraction started at Wed May 28 11:34:24 2025.
[05/28 11:34:24  17146s] 
[05/28 11:34:24  17146s] INFO (EXTHPY-232) : Preprocessing stage started at Wed May 28 11:34:24 2025.
[05/28 11:34:25  17146s] 
[05/28 11:34:25  17146s] INFO (EXTGRMP-103) : Local job on bioeebeanie.bioeelocal obtained for resource 0 with 2 cores at
[05/28 11:34:25  17146s] 2025-May-28 11:34:25 (2025-May-28 15:34:25 GMT); 
[05/28 11:34:25  17146s] 
[05/28 11:34:25  17146s] WARNING (EXTGRMP-103) : Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:34:25  17146s] 
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] INFO (EXTGRMP-205) : Reading DEF file: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/qrc.def.gz
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-330) : LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:34:27  17146s] An error will be issued if its definition is required.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-605) : Layer "LV" will not be extracted and will be ignored.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-330) : LEF layer "RS" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:34:27  17146s] An error will be issued if its definition is required.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-605) : Layer "RS" will not be extracted and will be ignored.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR1" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:34:27  17146s] An error will be issued if its definition is required.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR1" will not be extracted and will be ignored.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR4" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:34:27  17146s] An error will be issued if its definition is required.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR4" will not be extracted and will be ignored.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR41" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:34:27  17146s] An error will be issued if its definition is required.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR41" will not be extracted and will be ignored.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR5" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:34:27  17146s] An error will be issued if its definition is required.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR5" will not be extracted and will be ignored.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR51" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:34:27  17146s] An error will be issued if its definition is required.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR51" will not be extracted and will be ignored.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR3" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:34:27  17146s] An error will be issued if its definition is required.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR3" will not be extracted and will be ignored.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR61" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:34:27  17146s] An error will be issued if its definition is required.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR61" will not be extracted and will be ignored.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-330) : LEF layer "MIXVT" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:34:27  17146s] An error will be issued if its definition is required.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] WARNING (EXTGRMP-605) : Layer "MIXVT" will not be extracted and will be ignored.
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:34:27  17146s] 
[05/28 11:34:27  17146s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef
[05/28 11:34:28  17146s] 
[05/28 11:34:28  17146s] INFO (EXTGRMP-195) : Reading VIAS section.
[05/28 11:34:28  17146s] 
[05/28 11:34:28  17146s] INFO (EXTGRMP-195) : Reading COMPONENTS section.
[05/28 11:34:28  17146s] 
[05/28 11:34:28  17146s] INFO (EXTGRMP-195) : Reading PINS section.
[05/28 11:34:29  17146s] 
[05/28 11:34:29  17146s] INFO (EXTGRMP-195) : Reading NETS section.
[05/28 11:34:29  17146s] 
[05/28 11:34:29  17146s] INFO (EXTGRMP-195) : Reading SPECIALNETS section.
[05/28 11:34:29  17146s] 
[05/28 11:34:29  17146s] WARNING (EXTGRMP-728) : Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:34:29  17146s] Check for all macro lefs.
[05/28 11:34:29  17146s] 
[05/28 11:34:29  17146s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[05/28 11:34:29  17146s] 
[05/28 11:34:29  17146s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files.
[05/28 11:34:29  17146s] 
[05/28 11:34:29  17146s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[05/28 11:34:29  17146s]   DEF/GDS/OASIS/LEF file 
[05/28 11:34:29  17146s]     does NOT contain MetalFill data. 
[05/28 11:34:29  17146s]   Techfile  
[05/28 11:34:29  17146s]     does     contain WEE data.     
[05/28 11:34:29  17146s]     does NOT contain Erosion data t=f( density ) 
[05/28 11:34:29  17146s]     does     contain R(w) data.    
[05/28 11:34:29  17146s]     does     contain R(w, s) data.  
[05/28 11:34:29  17146s]     does     contain TC(w) data.    
[05/28 11:34:29  17146s]     does     contain T/B enlargement data. 
[05/28 11:34:29  17146s]     does     contain Floating Metal Fill models. 
[05/28 11:34:29  17146s]     does     contain WBE data.
[05/28 11:34:29  17146s] 
[05/28 11:34:29  17146s] INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.
[05/28 11:34:29  17146s] 
[05/28 11:34:29  17146s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[05/28 11:34:29  17146s]  MetalFill        : OFF 
[05/28 11:34:29  17146s]  WEE Effects      : rc 
[05/28 11:34:29  17146s]  Erosion Effects  : n/a t=f(density) 
[05/28 11:34:29  17146s]  T/B Enlargements : ON 
[05/28 11:34:29  17146s]  R(w) Effects     : ON 
[05/28 11:34:29  17146s]  R(w,s) Effects   : ON 
[05/28 11:34:29  17146s]  TC(w) Effects    : ON 
[05/28 11:34:29  17146s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTGRMP-802) : Summary of license(s) checkout :
[05/28 11:34:31  17146s] 	1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of QTS520
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_fast!
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_slow!
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    1%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    2%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    3%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    4%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    5%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    6%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    7%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    8%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    9%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    10%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    11%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    12%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    13%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    14%
[05/28 11:34:31  17146s] 
[05/28 11:34:31  17146s] INFO (EXTSNZ-156) :    15%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    16%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    17%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    18%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    19%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    20%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    21%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    22%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    23%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    24%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    25%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    26%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    27%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    28%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    29%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    30%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    31%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    32%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    33%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    34%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    35%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    36%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    37%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    38%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    39%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    40%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    41%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    42%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    43%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    44%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    45%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    46%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    47%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    48%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    49%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    50%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    51%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    52%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    53%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    54%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    55%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    56%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    57%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    58%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    59%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    60%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    61%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    62%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    63%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    64%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    65%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    66%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    67%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    68%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    69%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    70%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    71%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    72%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    73%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    74%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    75%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    76%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    77%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    78%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    79%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    80%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    81%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    82%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    83%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    84%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    85%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    86%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    87%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    88%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    89%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    90%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    91%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    92%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    93%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    94%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    95%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    96%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    97%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    98%
[05/28 11:34:32  17146s] 
[05/28 11:34:32  17146s] INFO (EXTSNZ-156) :    99%
[05/28 11:34:33  17146s] 
[05/28 11:34:33  17146s] INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.
[05/28 11:34:33  17146s] 
[05/28 11:34:33  17146s] INFO (EXTHPY-102) : Processing of gray data completed successfully.
[05/28 11:34:33  17146s] 
[05/28 11:34:33  17146s] INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.
[05/28 11:34:33  17146s] 
[05/28 11:34:33  17146s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed May 28 11:34:33 2025 with 2 CPU(s).
[05/28 11:34:33  17146s] 
[05/28 11:34:33  17146s] INFO (EXTHPY-247) : Preprocessing stage:
[05/28 11:34:33  17146s]  Duration: 00:00:09, Max (Total) memory: 682 MB
[05/28 11:34:33  17146s]  Max (CPU) memory: 536 MB, Max (CPU) time: 00:00:02
[05/28 11:34:33  17146s] 
[05/28 11:34:33  17146s] INFO (EXTHPY-173) : Capacitance extraction started at Wed May 28 11:34:33 2025.
[05/28 11:34:35  17146s] 
[05/28 11:34:35  17146s] INFO (EXTHPY-268) : Optimized multi corner processing started
[05/28 11:34:36  17146s] 
[05/28 11:34:36  17146s] INFO (EXTHPY-262) : Techfile optimized loading enabled.
[05/28 11:34:38  17146s] 
[05/28 11:34:38  17146s] INFO (EXTHPY-103) : Extracting capacitance values.
[05/28 11:34:38  17146s] 
[05/28 11:34:38  17146s] INFO (EXTHPY-267) :  
[05/28 11:34:38  17146s]  DESIGN                       : TOP
[05/28 11:34:38  17146s]  DEF/OA DIEAREA BBOX          : 0 0 67860 68000
[05/28 11:34:38  17146s]  DEF/OA UNITS                 : 1000
[05/28 11:34:38  17146s]  FINAL SCALE FACTOR           : 1
[05/28 11:34:38  17146s]  
[05/28 11:34:38  17146s]  ESTIMATED COMPRESSED DEF SIZE: 235673
[05/28 11:34:38  17146s]  TILE SIZE                    : 25x25 squm
[05/28 11:34:38  17146s]  TILE COUNT                   : 9
[05/28 11:34:38  17146s]  CLUSTER SIZE                 : 257
[05/28 11:34:38  17146s]  CAPDB PARTITIONS             : 16
[05/28 11:34:38  17146s] 
[05/28 11:34:38  17146s] INFO (EXTHPY-104) :    0%
[05/28 11:34:38  17146s] 
[05/28 11:34:38  17146s] INFO (EXTHPY-104) :    100%
[05/28 11:34:39  17146s] 
[05/28 11:34:39  17146s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed May 28 11:34:39 2025 with 2 CPU(s).
[05/28 11:34:39  17146s] 
[05/28 11:34:39  17146s] INFO (EXTHPY-248) : Capacitance extraction:
[05/28 11:34:39  17146s]  Duration: 00:00:06, Max (Total) memory: 902 MB
[05/28 11:34:39  17146s]  Max (CPU) memory: 539 MB, Max (CPU) time: 00:00:04
[05/28 11:34:39  17146s] 
[05/28 11:34:39  17146s] INFO (EXTHPY-175) : Output generation started at Wed May 28 11:34:39 2025.
[05/28 11:34:39  17146s] 
[05/28 11:34:39  17146s] INFO (EXTSNZ-156) :    0%
[05/28 11:34:40  17146s] 
[05/28 11:34:40  17146s] INFO (EXTHPY-176) : Output generation completed successfully at Wed May 28 11:34:40 2025 with 2 CPU(s).
[05/28 11:34:40  17146s] 
[05/28 11:34:40  17146s] INFO (EXTHPY-249) : Output generation:
[05/28 11:34:40  17146s]  Duration: 00:00:01, Max (Total) memory: 902 MB
[05/28 11:34:40  17146s]  Max (CPU) memory: 541 MB, Max (CPU) time: 00:00:00
[05/28 11:34:40  17146s] 
[05/28 11:34:40  17146s] INFO (EXTHPY-143) : ---Summary of Stage Duration
[05/28 11:34:40  17146s]  Preprocessing stage:
[05/28 11:34:40  17146s]  Duration: 00:00:09, Max (Total) memory: 682 MB
[05/28 11:34:40  17146s]  Max (CPU) memory: 536 MB, Max (CPU) time: 00:00:02
[05/28 11:34:40  17146s]  Capacitance extraction:
[05/28 11:34:40  17146s]  Duration: 00:00:06, Max (Total) memory: 902 MB
[05/28 11:34:40  17146s]  Max (CPU) memory: 539 MB, Max (CPU) time: 00:00:04
[05/28 11:34:40  17146s]  Output generation:
[05/28 11:34:40  17146s]  Duration: 00:00:01, Max (Total) memory: 902 MB
[05/28 11:34:40  17146s]  Max (CPU) memory: 541 MB, Max (CPU) time: 00:00:00
[05/28 11:34:40  17146s] 
[05/28 11:34:40  17146s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter1: 2029
[05/28 11:34:40  17146s] 
[05/28 11:34:40  17146s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter2: 1.48608 (from techfile)
[05/28 11:34:40  17146s] 
[05/28 11:34:40  17146s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter3: YES
[05/28 11:34:41  17146s] 
[05/28 11:34:41  17146s] INFO (EXTHPY-254) : Extraction completed successfully at Wed May 28 11:34:41 2025.
[05/28 11:34:44  17146s] 
[05/28 11:34:44  17146s] Warning message summary: 
[05/28 11:34:44  17146s] 
[05/28 11:34:44  17146s] Message Code(ID)   Count     Message
[05/28 11:34:44  17146s] =================|=========|=======================================================================================================================
[05/28 11:34:44  17146s] EXTGRMP-103       1          Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:34:44  17146s] 
[05/28 11:34:44  17146s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:34:44  17146s] EXTGRMP-330       10         LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:34:44  17146s] An error will be issued if its definition is required.
[05/28 11:34:44  17146s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:34:44  17146s] EXTGRMP-414       1          No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:34:44  17146s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:34:44  17146s] EXTGRMP-605       10         Layer "LV" will not be extracted and will be ignored.
[05/28 11:34:44  17146s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:34:44  17146s] EXTGRMP-635       1          The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:34:44  17146s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:34:44  17146s] EXTGRMP-728       1          Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:34:44  17146s] Check for all macro lefs.
[05/28 11:34:44  17146s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:34:44  17146s]  
[05/28 11:34:44  17146s] 
[05/28 11:34:44  17146s] TOTAL WARNINGS: 24 
[05/28 11:34:44  17146s] TOTAL ERRORS: 0 
[05/28 11:34:44  17146s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:34:44  17146s] ----
[05/28 11:34:44  17146s] 
[05/28 11:34:44  17146s] Ending at 2025-May-28 11:34:44 (2025-May-28 15:34:44 GMT).
[05/28 11:34:44  17146s] 
[05/28 11:34:44  17146s]  Tool:                    Cadence Quantus Extraction 64-bit
[05/28 11:34:44  17146s]  Version:                 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:34:44  17146s]  IR Build No:             215 
[05/28 11:34:44  17146s]  Techfile:                
[05/28 11:34:44  17146s]     rc_fast
[05/28 11:34:44  17146s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/_qrc_techdir/rc_fast/qrcTechFile
[05/28 11:34:44  17146s] ; version: 22.1.1-p041
[05/28 11:34:44  17146s]     rc_slow
[05/28 11:34:44  17146s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/_qrc_techdir/rc_slow/qrcTechFile
[05/28 11:34:44  17146s] ; version: 22.1.1-p041 
[05/28 11:34:44  17146s]  License(s) used:         1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of
[05/28 11:34:44  17146s] QTS520 
[05/28 11:34:44  17146s]  User Name:               ssokolovskiy
[05/28 11:34:44  17146s]  Host Name:               bioeebeanie.bioeelocal
[05/28 11:34:44  17146s]  Host OS Release:         Linux 3.10.0-1160.66.1.el7.x86_64
[05/28 11:34:44  17146s]  Host OS Version:         #1 SMP Wed Apr 27 20:34:34 UTC 2022
[05/28 11:34:44  17146s]  CPU Model Name:          Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz
[05/28 11:34:44  17146s]  L1d Cache:               32K
[05/28 11:34:44  17146s]  L1i Cache:               32K
[05/28 11:34:44  17146s]  L2 Cache:                4096K
[05/28 11:34:44  17146s]  L3 Cache:                16384K
[05/28 11:34:44  17146s]  Memory:                  590 GB
[05/28 11:34:44  17146s]  Run duration:            00:00:06 CPU time, 00:00:20 clock time
[05/28 11:34:44  17146s]  Max (Total) memory used: 902 MB
[05/28 11:34:44  17146s]  Max (CPU) memory used:   541 MB
[05/28 11:34:44  17146s]  Max Temp-Directory used: 4 MB
[05/28 11:34:44  17146s]  Nets/hour:               690K nets/CPU-hr, 207K nets/clock-hr
[05/28 11:34:44  17146s]  Design data:
[05/28 11:34:44  17146s]     Components:           2878
[05/28 11:34:44  17146s]     Phy components:       1749
[05/28 11:34:44  17146s]     Nets:                 1150
[05/28 11:34:44  17146s]     Unconnected pins:     0
[05/28 11:34:44  17146s]  Warning messages:        24
[05/28 11:34:44  17146s]  Error messages:          0
[05/28 11:34:44  17146s] 
[05/28 11:34:44  17146s] Exit code 0.
[05/28 11:34:44  17146s] Cadence Quantus Extraction completed successfully at 2025-May-28 11:34:44
[05/28 11:34:44  17146s] (2025-May-28 15:34:44 GMT).
[05/28 11:34:48  17171s] *** qrc completed. ***
[05/28 11:34:48  17171s] QRC-ILM-RC-DEFAULT: 'read_parasitics -starN -extended -rc_corner rc_fast /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/TOP_rc_fast_25.spef.gz -rc_corner rc_slow /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/TOP_rc_slow_25.spef.gz'...
[05/28 11:34:48  17171s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4936.707M)
[05/28 11:34:48  17171s] Following parasitics specified for RC corner rc_fast:
[05/28 11:34:48  17171s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/TOP_rc_fast_25.spef.gz (spef)
[05/28 11:34:48  17171s] Following parasitics specified for RC corner rc_slow:
[05/28 11:34:48  17171s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/TOP_rc_slow_25.spef.gz (spef)
[05/28 11:34:48  17171s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/TOP_rc_slow_25.spef.gz specified
[05/28 11:34:49  17171s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/TOP_rc_fast_25.spef.gz specified
[05/28 11:34:49  17172s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/TOP_rc_slow_25.spef.gz  -rc_corner rc_slow -starN -extended 
[05/28 11:34:49  17172s] WARNING (IMPEXT-3315): Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[05/28 11:34:49  17172s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/TOP_rc_fast_25.spef.gz  -rc_corner rc_fast -starN -extended 
[05/28 11:34:50  17172s] Start spef parsing (MEM=4936.71).
[05/28 11:34:50  17172s] Number of corners: 2
[05/28 11:34:50  17172s] Number of parallel threads processing the nets is: 1
[05/28 11:34:50  17172s] Maximum backlog used in parser: 50.
[05/28 11:34:50  17172s] Reading multiple SPEF files in parallel.
[05/28 11:34:50  17172s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_BZxj7w.rcdb.d/TOP.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 4936.7M)
[05/28 11:34:50  17172s] Creating parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_BZxj7w.rcdb.d/TOP.rcdb.d' for storing RC.
[05/28 11:34:50  17172s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/TOP_rc_fast_25.spef.gz.
[05/28 11:34:50  17172s] Number of Resistors     : 7546
[05/28 11:34:50  17172s] Number of Ground Caps   : 8209
[05/28 11:34:50  17172s] Number of Coupling Caps : 318
[05/28 11:34:50  17172s] 
[05/28 11:34:50  17172s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_GViB4o/TOP_rc_slow_25.spef.gz.
[05/28 11:34:50  17172s] Number of Resistors     : 7546
[05/28 11:34:50  17172s] Number of Ground Caps   : 8211
[05/28 11:34:50  17172s] Number of Coupling Caps : 304
[05/28 11:34:50  17172s] 
[05/28 11:34:50  17172s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_BZxj7w.rcdb.d/TOP.rcdb.d Creation Completed (CPU Time= 0:00:00.4  MEM= 4968.7M)
[05/28 11:34:50  17172s] End spef parsing (MEM=4666.72 CPU=0:00:00.4 REAL=0:00:00.0).
[05/28 11:34:50  17172s] Spef for RC Corner 'rc_slow' was previously specified. Dropping the previous specification.
[05/28 11:34:50  17172s] Spef for RC Corner 'rc_fast' was previously specified. Dropping the previous specification.
[05/28 11:34:50  17172s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_BZxj7w.rcdb.d/TOP.rcdb.d' for reading (mem: 4666.719M)
[05/28 11:34:50  17172s] Cell TOP, hinst 
[05/28 11:34:50  17172s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_BZxj7w.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4666.719M)
[05/28 11:34:50  17172s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4666.719M)
[05/28 11:34:50  17172s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_CQdASW.rcdb.d/TOP.rcdb.d' for reading (mem: 4666.719M)
[05/28 11:34:51  17173s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_CQdASW.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4666.719M)
[05/28 11:34:51  17173s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=4666.719M)
[05/28 11:34:51  17173s] Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:03.0 mem: 4666.719M)
[05/28 11:34:51  17173s] Starting delay calculation for Setup views
[05/28 11:34:52  17173s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 11:34:52  17173s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 11:34:52  17173s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 11:34:55  17175s] #################################################################################
[05/28 11:34:55  17175s] # Design Stage: PostRoute
[05/28 11:34:55  17175s] # Design Name: TOP
[05/28 11:34:55  17175s] # Design Mode: 22nm
[05/28 11:34:55  17175s] # Analysis Mode: MMMC OCV 
[05/28 11:34:55  17175s] # Parasitics Mode: SPEF/RCDB 
[05/28 11:34:55  17175s] # Signoff Settings: SI On 
[05/28 11:34:55  17175s] #################################################################################
[05/28 11:34:56  17175s] AAE_INFO: 1 threads acquired from CTE.
[05/28 11:34:56  17175s] Setting infinite Tws ...
[05/28 11:34:56  17175s] First Iteration Infinite Tw... 
[05/28 11:34:56  17175s] Calculate early delays in OCV mode...
[05/28 11:34:56  17175s] Calculate late delays in OCV mode...
[05/28 11:34:56  17175s] Topological Sorting (REAL = 0:00:00.0, MEM = 4693.9M, InitMEM = 4693.9M)
[05/28 11:34:56  17175s] Start delay calculation (fullDC) (1 T). (MEM=3639.74)
[05/28 11:34:56  17175s] Start AAE Lib Loading. (MEM=4693.88)
[05/28 11:34:56  17175s] End AAE Lib Loading. (MEM=4913.96 CPU=0:00:00.3 Real=0:00:00.0)
[05/28 11:34:56  17175s] End AAE Lib Interpolated Model. (MEM=4913.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:34:56  17175s]  Report initialization with DMWrite ... (0, Worst)
[05/28 11:34:56  17175s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_CQdASW.rcdb.d/TOP.rcdb.d' for reading (mem: 4913.961M)
[05/28 11:34:56  17175s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4914.0M)
[05/28 11:34:56  17176s] Total number of fetched objects 1150
[05/28 11:34:56  17176s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:34:56  17176s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:34:56  17176s] End delay calculation. (MEM=3933.71 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 11:35:00  17178s] End delay calculation (fullDC). (MEM=3629.74 CPU=0:00:02.5 REAL=0:00:04.0)
[05/28 11:35:00  17178s] esiiDumpWaveformsThread is successfull 1 
[05/28 11:35:00  17178s] *** CDM Built up (cpu=0:00:02.7  real=0:00:05.0  mem= 4747.6M) ***
[05/28 11:35:00  17178s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_HJWT95/.AAE_75591/waveform.data in separate thread...
[05/28 11:35:00  17178s] Finish pthread dumping compressed waveforms.
[05/28 11:35:01  17178s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4755.6M)
[05/28 11:35:01  17178s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 11:35:01  17178s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4755.6M)
[05/28 11:35:01  17178s] Starting SI iteration 2
[05/28 11:35:01  17178s] Calculate early delays in OCV mode...
[05/28 11:35:01  17178s] Calculate late delays in OCV mode...
[05/28 11:35:01  17178s] Start delay calculation (fullDC) (1 T). (MEM=4213.18)
[05/28 11:35:01  17179s] End AAE Lib Interpolated Model. (MEM=4697.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:35:01  17179s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:35:01  17179s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:35:01  17179s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:35:01  17179s] Total number of fetched objects 1150
[05/28 11:35:01  17179s] AAE_INFO-618: Total number of nets in the design is 1152,  0.1 percent of the nets selected for SI analysis
[05/28 11:35:01  17179s] End delay calculation. (MEM=4226.03 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 11:35:01  17179s] End delay calculation (fullDC). (MEM=4226.03 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 11:35:01  17179s] Save and delete waveform data /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_HJWT95/.AAE_75591/waveform.data ...
[05/28 11:35:01  17179s] Swap out waveforms (MEM=4755.92 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:35:01  17179s] Finish pthread dumping timing data and compressed waveforms.
[05/28 11:35:01  17179s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4755.9M) ***
[05/28 11:35:02  17179s] *** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:11.0 totSessionCpu=4:46:19 mem=4763.9M)
[05/28 11:35:02  17179s] Effort level <high> specified for reg2reg path_group
[05/28 11:35:02  17179s] Cell TOP LLGs are deleted
[05/28 11:35:02  17179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:02  17179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:02  17179s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4707.9M, EPOCH TIME: 1748446502.364768
[05/28 11:35:02  17179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:02  17179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:02  17179s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4707.9M, EPOCH TIME: 1748446502.365581
[05/28 11:35:02  17179s] Max number of tech site patterns supported in site array is 256.
[05/28 11:35:02  17179s] Core basic site is GF22_DST
[05/28 11:35:02  17179s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:35:02  17179s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 11:35:02  17179s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:35:02  17179s] SiteArray: use 430,080 bytes
[05/28 11:35:02  17179s] SiteArray: current memory after site array memory allocation 4708.3M
[05/28 11:35:02  17179s] SiteArray: FP blocked sites are writable
[05/28 11:35:02  17179s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4708.3M, EPOCH TIME: 1748446502.580351
[05/28 11:35:02  17179s] Process 336 wires and vias for routing blockage analysis
[05/28 11:35:02  17179s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4708.3M, EPOCH TIME: 1748446502.580533
[05/28 11:35:02  17179s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:35:02  17179s] Atter site array init, number of instance map data is 0.
[05/28 11:35:02  17179s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.290, REAL:0.296, MEM:4708.3M, EPOCH TIME: 1748446502.661824
[05/28 11:35:02  17179s] 
[05/28 11:35:02  17179s] 
[05/28 11:35:02  17179s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:35:02  17179s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.290, REAL:0.299, MEM:4708.3M, EPOCH TIME: 1748446502.663417
[05/28 11:35:02  17179s] Cell TOP LLGs are deleted
[05/28 11:35:02  17179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:02  17179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:02  17180s] ** INFO: Initializing Glitch Interface
[05/28 11:35:03  17180s] ** INFO: Initializing Glitch Interface
[05/28 11:35:04  17180s] ** INFO: Initializing Glitch Interface
[05/28 11:35:05  17180s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.536  | 49.726  | 49.536  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -68     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
       (92.343% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------

[05/28 11:35:05  17180s] Reported timing to dir timingReports
[05/28 11:35:05  17180s] Total CPU time: 33.83 sec
[05/28 11:35:05  17180s] Total Real time: 43.0 sec
[05/28 11:35:05  17180s] Total Memory Usage: 4706.648438 Mbytes
[05/28 11:35:05  17180s] Reset AAE Options
[05/28 11:35:05  17180s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:35:05  17180s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:35:05  17180s] Info: pop threads available for lower-level modules during optimization.
[05/28 11:35:05  17180s] *** timeDesign #2 [finish] () : cpu/real = 0:00:34.1/0:00:43.6 (0.8), totSession cpu/real = 4:46:20.5/17:52:12.5 (0.3), mem = 4688.9M
[05/28 11:35:05  17180s] 
[05/28 11:35:05  17180s] =============================================================================================
[05/28 11:35:05  17180s]  Final TAT Report : timeDesign #2                                               23.10-p003_1
[05/28 11:35:05  17180s] =============================================================================================
[05/28 11:35:05  17180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 11:35:05  17180s] ---------------------------------------------------------------------------------------------
[05/28 11:35:05  17180s] [ OptSummaryReport       ]      1   0:00:00.4  (   0.8 % )     0:00:03.1 /  0:00:00.7    0.2
[05/28 11:35:05  17180s] [ DrvReport              ]      1   0:00:02.5  (   5.6 % )     0:00:02.5 /  0:00:00.1    0.0
[05/28 11:35:05  17180s] [ ExtractRC              ]      1   0:00:29.0  (  66.4 % )     0:00:29.0 /  0:00:26.6    0.9
[05/28 11:35:05  17180s] [ UpdateTimingGraph      ]      2   0:00:05.5  (  12.7 % )     0:00:10.6 /  0:00:06.1    0.6
[05/28 11:35:05  17180s] [ FullDelayCalc          ]      2   0:00:04.9  (  11.2 % )     0:00:04.9 /  0:00:02.7    0.6
[05/28 11:35:05  17180s] [ TimingUpdate           ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 11:35:05  17180s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 11:35:05  17180s] [ GenerateReports        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 11:35:05  17180s] [ MISC                   ]          0:00:01.0  (   2.4 % )     0:00:01.0 /  0:00:00.7    0.7
[05/28 11:35:05  17180s] ---------------------------------------------------------------------------------------------
[05/28 11:35:05  17180s]  timeDesign #2 TOTAL                0:00:43.6  ( 100.0 % )     0:00:43.6 /  0:00:34.1    0.8
[05/28 11:35:05  17180s] ---------------------------------------------------------------------------------------------
[05/28 11:35:05  17180s] 
[05/28 11:35:05  17180s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/28 11:35:05  17180s] <CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix TOP_signOff -outDir timingReports
[05/28 11:35:05  17180s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[05/28 11:35:05  17180s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[05/28 11:35:05  17180s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[05/28 11:35:05  17180s] *** timeDesign #3 [begin] () : totSession cpu/real = 4:46:20.6/17:52:12.7 (0.3), mem = 4688.9M
[05/28 11:35:05  17180s]  Reset EOS DB
[05/28 11:35:05  17180s] Ignoring AAE DB Resetting ...
[05/28 11:35:05  17180s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:35:05  17180s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:35:05  17180s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:35:05  17180s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_CQdASW.rcdb.d/TOP.rcdb.d': 1149 access done (mem: 4688.922M)
[05/28 11:35:05  17180s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/28 11:35:05  17180s] Type 'man IMPEXT-3493' for more detail.
[05/28 11:35:05  17180s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:35:07  17180s] 
[05/28 11:35:07  17180s] 
[05/28 11:35:07  17180s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[05/28 11:35:07  17180s] 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:35:07  17180s] ---------------------------------------------------------------------------------------------------------------
[05/28 11:35:07  17180s]                                   Copyright 2023 Cadence Design Systems,
[05/28 11:35:07  17180s] Inc.
[05/28 11:35:07  17180s] 
[05/28 11:35:07  17180s] 
[05/28 11:35:07  17180s] 
[05/28 11:35:07  17180s] INFO (EXTQRCXLOG-128) : Quantus command line:
[05/28 11:35:07  17180s]  Started at: 2025-May-28 11:35:07 (2025-May-28 15:35:07 GMT)
[05/28 11:35:07  17180s]  Executable:
[05/28 11:35:07  17180s] /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:35:07  17180s]  Options:     -cmd
[05/28 11:35:07  17180s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/qrc.cmd
[05/28 11:35:07  17180s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/qrc.def.gz
[05/28 11:35:07  17180s]  Current working directory:
[05/28 11:35:07  17180s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir
[05/28 11:35:07  17180s] 
[05/28 11:35:07  17180s] 
[05/28 11:35:07  17180s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[05/28 11:35:07  17180s] 
[05/28 11:35:07  17180s] extract \
[05/28 11:35:07  17180s] 	 -selection "all" \
[05/28 11:35:07  17180s] 	 -type "rc_coupled"
[05/28 11:35:07  17180s] extraction_setup \
[05/28 11:35:07  17180s] 	 -max_fracture_length 50 \
[05/28 11:35:07  17180s] 	 -promote_pin_pad "LOGICAL"
[05/28 11:35:07  17180s] filter_coupling_cap \
[05/28 11:35:07  17180s] 	 -cap_filtering_mode "absolute_and_relative" \
[05/28 11:35:07  17180s] 	 -coupling_cap_threshold_absolute 3.0 \
[05/28 11:35:07  17180s] 	 -coupling_cap_threshold_relative 0.03 \
[05/28 11:35:07  17180s] 	 -total_cap_threshold 5.0
[05/28 11:35:07  17180s] input_db -type def \
[05/28 11:35:07  17180s] 	 -lef_file_list_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/qrc.leflist"
[05/28 11:35:07  17180s] log_file \
[05/28 11:35:07  17180s] 	 -dump_options true \
[05/28 11:35:07  17180s] 	 -file_name "qrc_75591_20250528_11:35:05_294.log"
[05/28 11:35:07  17180s] output_db -type spef \
[05/28 11:35:07  17180s] 	 -short_incomplete_net_pins true \
[05/28 11:35:07  17180s] 	 -subtype "STANDARD"
[05/28 11:35:07  17180s] output_setup \
[05/28 11:35:07  17180s] 	 -compressed true \
[05/28 11:35:07  17180s] 	 -directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L" \
[05/28 11:35:07  17180s] 	 -file_name "TOP" \
[05/28 11:35:07  17180s] 	 -temporary_directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L"
[05/28 11:35:07  17180s] process_technology \
[05/28 11:35:07  17180s] 	 -technology_corner \
[05/28 11:35:07  17180s] 		"rc_fast" \
[05/28 11:35:07  17180s] 		"rc_slow" \
[05/28 11:35:07  17180s] 	 -technology_library_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/_qrc_techlib.defs" \
[05/28 11:35:07  17180s] 	 -technology_name "_qrc_tech_" \
[05/28 11:35:07  17180s] 	 -temperature \
[05/28 11:35:07  17180s] 		"25" \
[05/28 11:35:07  17180s] 		"25"
[05/28 11:35:07  17180s] 
[05/28 11:35:07  17180s] 
[05/28 11:35:07  17180s] 
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-102) : Starting at 2025-May-28 11:35:08 (2025-May-28 15:35:08 GMT) on host
[05/28 11:35:08  17180s] bioeebeanie.bioeelocal with pid 64789.
[05/28 11:35:08  17180s] Running binary as: 
[05/28 11:35:08  17180s]  /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:35:08  17180s] -cmd
[05/28 11:35:08  17180s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/qrc.cmd
[05/28 11:35:08  17180s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/qrc.def.gz
[05/28 11:35:08  17180s]  
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] WARNING (EXTGRMP-635) : The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-142) : Command line arguments:
[05/28 11:35:08  17180s] "-cmd"
[05/28 11:35:08  17180s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/qrc.cmd"
[05/28 11:35:08  17180s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/qrc.def.gz"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -copy_port_to_obs = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option log_file = "qrc_75591_20250528_11:35:05_294.log"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option log_file -message_config_file = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option log_file -max_error_messages = "100"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option log_file -max_warning_messages = "10"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option log_file -max_info_messages = "1000"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option process_technology -technology_name = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option EM_techname = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option process_technology -EM_WEE_clamping_factor = "0.7"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option input_db -libgen_library_name = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option graybox -type = "obs"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option graybox -use_macro_density = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_setup -directory_name =
[05/28 11:35:08  17180s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -units = "micron"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option user_comment = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[05/28 11:35:08  17180s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/.qrctemp"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_setup -file_name = "TOP"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -type spef -predefined_spef_cells_file = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option parasitic_reduction -enable_reduction = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option debug_log = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -type spef -subtype = "generic"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -type dspf -subtype = "none"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -type rcdb = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -hierarchy_delimiter = "/"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -busbit_delimiter = "[]"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -pin_delimiter = ":"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets_type = "no_pin one_pin
[05/28 11:35:08  17180s] disconnected_pin multiple_partitions floating_resistors"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -layout_scale = "1.0"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_setup -file_max_size = "9223372036854775807"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option log_file -dump_options = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -output_unrouted_nets = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -escape_special_characters = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option parasitic_reduction -max_frequency = "1.0e+08"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_setup -compressed = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option max_resistor_length = "50"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output setup   -max_message_in_shorts_file = "100"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option total_c_threshold = "5"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option parallel_options = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option metal_fill -enable_advanced_virtual_fill = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option metal_fill -type = "floating"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_conn_to_bump = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -lic_queue = "0"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -cerebrus_license_only = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -gds_file = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option density_check_method = "diearea"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option process_technology -technology_corner = "rc_fast rc_slow"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option process_technology -EM_technology_corner = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option process_technology -temperature = "25 25"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -enable_layer_bias = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -map_eeq_to_master = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -match_res_cap = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -type spef -use_name_map = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -type spef -name_map_start_index = "0"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option distributed_processing -timeout = "300"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option distributed_processing -num_of_trials = "0"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -type dspf -add_cap_prefix = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -type oa = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -enable_sensitivity_extraction = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option report_details = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_x = "0.0"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_y = "0.0"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_pushdown_blockages = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_setup -compress_temporary_files = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -disable_instances = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -disable_subnodes = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports -dump_erosion_info = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_width_drawn = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_parameters_unscaled = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -add_explicit_vias = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_cap_layers = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option capacitance -ground_net = "0"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_temp_coeff = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_setup -write_coupled_decoupled_files = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -gds_top_cell = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option input_db -directory_name = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option binary_input = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option binary_output = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_setup -enable_ieee_sensitivity = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option input_db -bump_map_file = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -enable_bump_instance = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -enable_tsv_instance = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -enable_TSV_STA_Cc_model = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_bump_model = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_tsv_model = "none"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option eco_file = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option enable_ws_r_scaling = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option log_file -strict_error_reporting = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option log_file -report_outside_die_area_object = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option output_setup -write_drc_violations = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option log_file -max_drc_messages = "1000"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option keep_ftv_terms = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option write_ftv_nets = "false"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option LEF files =
[05/28 11:35:08  17180s] "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:35:08  17180s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:35:08  17180s] /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option DEF files =
[05/28 11:35:08  17180s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/qrc.def.gz"
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option GDSII files = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option SPICE files = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option ignored macros = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-143) : Option black macros = ""
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-828) : Gds/Oasis InfoGds layer Map settings were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTHPY-253) : Extraction started at Wed May 28 11:35:08 2025.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTHPY-232) : Preprocessing stage started at Wed May 28 11:35:08 2025.
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] INFO (EXTGRMP-103) : Local job on bioeebeanie.bioeelocal obtained for resource 0 with 2 cores at
[05/28 11:35:08  17180s] 2025-May-28 11:35:08 (2025-May-28 15:35:08 GMT); 
[05/28 11:35:08  17180s] 
[05/28 11:35:08  17180s] WARNING (EXTGRMP-103) : Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:35:08  17180s] 
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] INFO (EXTGRMP-205) : Reading DEF file: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/qrc.def.gz
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-330) : LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:35:11  17180s] An error will be issued if its definition is required.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-605) : Layer "LV" will not be extracted and will be ignored.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-330) : LEF layer "RS" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:35:11  17180s] An error will be issued if its definition is required.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-605) : Layer "RS" will not be extracted and will be ignored.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR1" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:35:11  17180s] An error will be issued if its definition is required.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR1" will not be extracted and will be ignored.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR4" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:35:11  17180s] An error will be issued if its definition is required.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR4" will not be extracted and will be ignored.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR41" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:35:11  17180s] An error will be issued if its definition is required.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR41" will not be extracted and will be ignored.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR5" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:35:11  17180s] An error will be issued if its definition is required.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR5" will not be extracted and will be ignored.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR51" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:35:11  17180s] An error will be issued if its definition is required.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR51" will not be extracted and will be ignored.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR3" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:35:11  17180s] An error will be issued if its definition is required.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR3" will not be extracted and will be ignored.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR61" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:35:11  17180s] An error will be issued if its definition is required.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR61" will not be extracted and will be ignored.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-330) : LEF layer "MIXVT" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:35:11  17180s] An error will be issued if its definition is required.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] WARNING (EXTGRMP-605) : Layer "MIXVT" will not be extracted and will be ignored.
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:35:11  17180s] 
[05/28 11:35:11  17180s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef
[05/28 11:35:12  17180s] 
[05/28 11:35:12  17180s] INFO (EXTGRMP-195) : Reading VIAS section.
[05/28 11:35:12  17180s] 
[05/28 11:35:12  17180s] INFO (EXTGRMP-195) : Reading COMPONENTS section.
[05/28 11:35:12  17180s] 
[05/28 11:35:12  17180s] INFO (EXTGRMP-195) : Reading PINS section.
[05/28 11:35:12  17180s] 
[05/28 11:35:12  17180s] INFO (EXTGRMP-195) : Reading NETS section.
[05/28 11:35:12  17180s] 
[05/28 11:35:12  17180s] INFO (EXTGRMP-195) : Reading SPECIALNETS section.
[05/28 11:35:12  17180s] 
[05/28 11:35:12  17180s] WARNING (EXTGRMP-728) : Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:35:12  17180s] Check for all macro lefs.
[05/28 11:35:12  17180s] 
[05/28 11:35:12  17180s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[05/28 11:35:12  17180s] 
[05/28 11:35:12  17180s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files.
[05/28 11:35:12  17180s] 
[05/28 11:35:12  17180s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[05/28 11:35:12  17180s]   DEF/GDS/OASIS/LEF file 
[05/28 11:35:12  17180s]     does NOT contain MetalFill data. 
[05/28 11:35:12  17180s]   Techfile  
[05/28 11:35:12  17180s]     does     contain WEE data.     
[05/28 11:35:12  17180s]     does NOT contain Erosion data t=f( density ) 
[05/28 11:35:12  17180s]     does     contain R(w) data.    
[05/28 11:35:12  17180s]     does     contain R(w, s) data.  
[05/28 11:35:12  17180s]     does     contain TC(w) data.    
[05/28 11:35:12  17180s]     does     contain T/B enlargement data. 
[05/28 11:35:12  17180s]     does     contain Floating Metal Fill models. 
[05/28 11:35:12  17180s]     does     contain WBE data.
[05/28 11:35:12  17180s] 
[05/28 11:35:12  17180s] INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.
[05/28 11:35:12  17180s] 
[05/28 11:35:12  17180s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[05/28 11:35:12  17180s]  MetalFill        : OFF 
[05/28 11:35:12  17180s]  WEE Effects      : rc 
[05/28 11:35:12  17180s]  Erosion Effects  : n/a t=f(density) 
[05/28 11:35:12  17180s]  T/B Enlargements : ON 
[05/28 11:35:12  17180s]  R(w) Effects     : ON 
[05/28 11:35:12  17180s]  R(w,s) Effects   : ON 
[05/28 11:35:12  17180s]  TC(w) Effects    : ON 
[05/28 11:35:12  17180s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[05/28 11:35:14  17180s] 
[05/28 11:35:14  17180s] INFO (EXTGRMP-802) : Summary of license(s) checkout :
[05/28 11:35:14  17180s] 	1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of QTS520
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_fast!
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_slow!
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    1%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    2%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    3%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    4%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    5%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    6%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    7%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    8%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    9%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    10%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    11%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    12%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    13%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    14%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    15%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    16%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    17%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    18%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    19%
[05/28 11:35:15  17180s] 
[05/28 11:35:15  17180s] INFO (EXTSNZ-156) :    20%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    21%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    22%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    23%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    24%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    25%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    26%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    27%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    28%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    29%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    30%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    31%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    32%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    33%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    34%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    35%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    36%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    37%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    38%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    39%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    40%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    41%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    42%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    43%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    44%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    45%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    46%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    47%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    48%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    49%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    50%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    51%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    52%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    53%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    54%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    55%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    56%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    57%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    58%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    59%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    60%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    61%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    62%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    63%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    64%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    65%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    66%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    67%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    68%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    69%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    70%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    71%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    72%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    73%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    74%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    75%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    76%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    77%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    78%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    79%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    80%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    81%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    82%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    83%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    84%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    85%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    86%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    87%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    88%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    89%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    90%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    91%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    92%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    93%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    94%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    95%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    96%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    97%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    98%
[05/28 11:35:16  17180s] 
[05/28 11:35:16  17180s] INFO (EXTSNZ-156) :    99%
[05/28 11:35:17  17180s] 
[05/28 11:35:17  17180s] INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.
[05/28 11:35:17  17180s] 
[05/28 11:35:17  17180s] INFO (EXTHPY-102) : Processing of gray data completed successfully.
[05/28 11:35:17  17180s] 
[05/28 11:35:17  17180s] INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.
[05/28 11:35:17  17180s] 
[05/28 11:35:17  17180s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed May 28 11:35:17 2025 with 2 CPU(s).
[05/28 11:35:17  17180s] 
[05/28 11:35:17  17180s] INFO (EXTHPY-247) : Preprocessing stage:
[05/28 11:35:17  17180s]  Duration: 00:00:09, Max (Total) memory: 682 MB
[05/28 11:35:17  17180s]  Max (CPU) memory: 536 MB, Max (CPU) time: 00:00:02
[05/28 11:35:17  17180s] 
[05/28 11:35:17  17180s] INFO (EXTHPY-173) : Capacitance extraction started at Wed May 28 11:35:17 2025.
[05/28 11:35:20  17180s] 
[05/28 11:35:20  17180s] INFO (EXTHPY-268) : Optimized multi corner processing started
[05/28 11:35:20  17180s] 
[05/28 11:35:20  17180s] INFO (EXTHPY-262) : Techfile optimized loading enabled.
[05/28 11:35:22  17180s] 
[05/28 11:35:22  17180s] INFO (EXTHPY-103) : Extracting capacitance values.
[05/28 11:35:22  17180s] 
[05/28 11:35:22  17180s] INFO (EXTHPY-267) :  
[05/28 11:35:22  17180s]  DESIGN                       : TOP
[05/28 11:35:22  17180s]  DEF/OA DIEAREA BBOX          : 0 0 67860 68000
[05/28 11:35:22  17180s]  DEF/OA UNITS                 : 1000
[05/28 11:35:22  17180s]  FINAL SCALE FACTOR           : 1
[05/28 11:35:22  17180s]  
[05/28 11:35:22  17180s]  ESTIMATED COMPRESSED DEF SIZE: 235674
[05/28 11:35:22  17180s]  TILE SIZE                    : 25x25 squm
[05/28 11:35:22  17180s]  TILE COUNT                   : 9
[05/28 11:35:22  17180s]  CLUSTER SIZE                 : 257
[05/28 11:35:22  17180s]  CAPDB PARTITIONS             : 16
[05/28 11:35:22  17180s] 
[05/28 11:35:22  17180s] INFO (EXTHPY-104) :    0%
[05/28 11:35:23  17180s] 
[05/28 11:35:23  17180s] INFO (EXTHPY-104) :    100%
[05/28 11:35:23  17180s] 
[05/28 11:35:23  17180s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed May 28 11:35:23 2025 with 2 CPU(s).
[05/28 11:35:23  17180s] 
[05/28 11:35:23  17180s] INFO (EXTHPY-248) : Capacitance extraction:
[05/28 11:35:23  17180s]  Duration: 00:00:06, Max (Total) memory: 876 MB
[05/28 11:35:23  17180s]  Max (CPU) memory: 649 MB, Max (CPU) time: 00:00:03
[05/28 11:35:23  17180s] 
[05/28 11:35:23  17180s] INFO (EXTHPY-175) : Output generation started at Wed May 28 11:35:23 2025.
[05/28 11:35:23  17180s] 
[05/28 11:35:23  17180s] INFO (EXTSNZ-156) :    0%
[05/28 11:35:25  17180s] 
[05/28 11:35:25  17180s] INFO (EXTHPY-176) : Output generation completed successfully at Wed May 28 11:35:25 2025 with 2 CPU(s).
[05/28 11:35:25  17180s] 
[05/28 11:35:25  17180s] INFO (EXTHPY-249) : Output generation:
[05/28 11:35:25  17180s]  Duration: 00:00:02, Max (Total) memory: 874 MB
[05/28 11:35:25  17180s]  Max (CPU) memory: 649 MB, Max (CPU) time: 00:00:01
[05/28 11:35:25  17180s] 
[05/28 11:35:25  17180s] INFO (EXTHPY-143) : ---Summary of Stage Duration
[05/28 11:35:25  17180s]  Preprocessing stage:
[05/28 11:35:25  17180s]  Duration: 00:00:09, Max (Total) memory: 682 MB
[05/28 11:35:25  17180s]  Max (CPU) memory: 536 MB, Max (CPU) time: 00:00:02
[05/28 11:35:25  17180s]  Capacitance extraction:
[05/28 11:35:25  17180s]  Duration: 00:00:06, Max (Total) memory: 876 MB
[05/28 11:35:25  17180s]  Max (CPU) memory: 649 MB, Max (CPU) time: 00:00:03
[05/28 11:35:25  17180s]  Output generation:
[05/28 11:35:25  17180s]  Duration: 00:00:02, Max (Total) memory: 874 MB
[05/28 11:35:25  17180s]  Max (CPU) memory: 649 MB, Max (CPU) time: 00:00:01
[05/28 11:35:25  17180s] 
[05/28 11:35:25  17180s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter1: 2029
[05/28 11:35:25  17180s] 
[05/28 11:35:25  17180s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter2: 1.48608 (from techfile)
[05/28 11:35:25  17180s] 
[05/28 11:35:25  17180s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter3: YES
[05/28 11:35:26  17180s] 
[05/28 11:35:26  17180s] INFO (EXTHPY-254) : Extraction completed successfully at Wed May 28 11:35:26 2025.
[05/28 11:35:29  17180s] 
[05/28 11:35:29  17180s] Warning message summary: 
[05/28 11:35:29  17180s] 
[05/28 11:35:29  17180s] Message Code(ID)   Count     Message
[05/28 11:35:29  17180s] =================|=========|=======================================================================================================================
[05/28 11:35:29  17180s] EXTGRMP-103       1          Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:35:29  17180s] 
[05/28 11:35:29  17180s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:35:29  17180s] EXTGRMP-330       10         LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:35:29  17180s] An error will be issued if its definition is required.
[05/28 11:35:29  17180s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:35:29  17180s] EXTGRMP-414       1          No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:35:29  17180s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:35:29  17180s] EXTGRMP-605       10         Layer "LV" will not be extracted and will be ignored.
[05/28 11:35:29  17180s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:35:29  17180s] EXTGRMP-635       1          The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:35:29  17180s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:35:29  17180s] EXTGRMP-728       1          Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:35:29  17180s] Check for all macro lefs.
[05/28 11:35:29  17180s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:35:29  17180s]  
[05/28 11:35:29  17180s] 
[05/28 11:35:29  17180s] TOTAL WARNINGS: 24 
[05/28 11:35:29  17180s] TOTAL ERRORS: 0 
[05/28 11:35:29  17180s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:35:29  17180s] ----
[05/28 11:35:29  17180s] 
[05/28 11:35:29  17180s] Ending at 2025-May-28 11:35:29 (2025-May-28 15:35:29 GMT).
[05/28 11:35:29  17180s] 
[05/28 11:35:29  17180s]  Tool:                    Cadence Quantus Extraction 64-bit
[05/28 11:35:29  17180s]  Version:                 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:35:29  17180s]  IR Build No:             215 
[05/28 11:35:29  17180s]  Techfile:                
[05/28 11:35:29  17180s]     rc_fast
[05/28 11:35:29  17180s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/_qrc_techdir/rc_fast/qrcTechFile
[05/28 11:35:29  17180s] ; version: 22.1.1-p041
[05/28 11:35:29  17180s]     rc_slow
[05/28 11:35:29  17180s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/_qrc_techdir/rc_slow/qrcTechFile
[05/28 11:35:29  17180s] ; version: 22.1.1-p041 
[05/28 11:35:29  17180s]  License(s) used:         1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of
[05/28 11:35:29  17180s] QTS520 
[05/28 11:35:29  17180s]  User Name:               ssokolovskiy
[05/28 11:35:29  17180s]  Host Name:               bioeebeanie.bioeelocal
[05/28 11:35:29  17180s]  Host OS Release:         Linux 3.10.0-1160.66.1.el7.x86_64
[05/28 11:35:29  17180s]  Host OS Version:         #1 SMP Wed Apr 27 20:34:34 UTC 2022
[05/28 11:35:29  17180s]  CPU Model Name:          Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz
[05/28 11:35:29  17180s]  L1d Cache:               32K
[05/28 11:35:29  17180s]  L1i Cache:               32K
[05/28 11:35:29  17180s]  L2 Cache:                4096K
[05/28 11:35:29  17180s]  L3 Cache:                16384K
[05/28 11:35:29  17180s]  Memory:                  590 GB
[05/28 11:35:29  17180s]  Run duration:            00:00:07 CPU time, 00:00:21 clock time
[05/28 11:35:29  17180s]  Max (Total) memory used: 876 MB
[05/28 11:35:29  17180s]  Max (CPU) memory used:   649 MB
[05/28 11:35:29  17180s]  Max Temp-Directory used: 4 MB
[05/28 11:35:29  17180s]  Nets/hour:               591K nets/CPU-hr, 197K nets/clock-hr
[05/28 11:35:29  17180s]  Design data:
[05/28 11:35:29  17180s]     Components:           2878
[05/28 11:35:29  17180s]     Phy components:       1749
[05/28 11:35:29  17180s]     Nets:                 1150
[05/28 11:35:29  17180s]     Unconnected pins:     0
[05/28 11:35:29  17180s]  Warning messages:        24
[05/28 11:35:29  17180s]  Error messages:          0
[05/28 11:35:29  17180s] 
[05/28 11:35:29  17180s] Exit code 0.
[05/28 11:35:29  17180s] Cadence Quantus Extraction completed successfully at 2025-May-28 11:35:29
[05/28 11:35:29  17180s] (2025-May-28 15:35:29 GMT).
[05/28 11:35:31  17205s] *** qrc completed. ***
[05/28 11:35:31  17205s] QRC-ILM-RC-DEFAULT: 'read_parasitics -starN -extended -rc_corner rc_fast /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/TOP_rc_fast_25.spef.gz -rc_corner rc_slow /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/TOP_rc_slow_25.spef.gz'...
[05/28 11:35:31  17205s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4688.922M)
[05/28 11:35:31  17205s] Following parasitics specified for RC corner rc_fast:
[05/28 11:35:31  17205s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/TOP_rc_fast_25.spef.gz (spef)
[05/28 11:35:31  17205s] Following parasitics specified for RC corner rc_slow:
[05/28 11:35:31  17205s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/TOP_rc_slow_25.spef.gz (spef)
[05/28 11:35:32  17205s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/TOP_rc_slow_25.spef.gz specified
[05/28 11:35:32  17205s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/TOP_rc_fast_25.spef.gz specified
[05/28 11:35:32  17206s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/TOP_rc_slow_25.spef.gz  -rc_corner rc_slow -starN -extended 
[05/28 11:35:33  17206s] WARNING (IMPEXT-3315): Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[05/28 11:35:33  17206s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/TOP_rc_fast_25.spef.gz  -rc_corner rc_fast -starN -extended 
[05/28 11:35:33  17206s] Start spef parsing (MEM=4688.92).
[05/28 11:35:33  17206s] Number of corners: 2
[05/28 11:35:33  17206s] Number of parallel threads processing the nets is: 1
[05/28 11:35:33  17206s] Maximum backlog used in parser: 50.
[05/28 11:35:33  17206s] Reading multiple SPEF files in parallel.
[05/28 11:35:33  17206s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ChXhqa.rcdb.d/TOP.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 4688.9M)
[05/28 11:35:33  17206s] Creating parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ChXhqa.rcdb.d/TOP.rcdb.d' for storing RC.
[05/28 11:35:33  17206s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/TOP_rc_slow_25.spef.gz.
[05/28 11:35:33  17206s] Number of Resistors     : 7546
[05/28 11:35:33  17206s] Number of Ground Caps   : 8211
[05/28 11:35:33  17206s] Number of Coupling Caps : 304
[05/28 11:35:33  17206s] 
[05/28 11:35:33  17206s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_TkkK1L/TOP_rc_fast_25.spef.gz.
[05/28 11:35:33  17206s] Number of Resistors     : 7546
[05/28 11:35:33  17206s] Number of Ground Caps   : 8209
[05/28 11:35:33  17206s] Number of Coupling Caps : 318
[05/28 11:35:33  17206s] 
[05/28 11:35:33  17206s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ChXhqa.rcdb.d/TOP.rcdb.d Creation Completed (CPU Time= 0:00:00.4  MEM= 4744.9M)
[05/28 11:35:33  17206s] End spef parsing (MEM=4688.93 CPU=0:00:00.4 REAL=0:00:00.0).
[05/28 11:35:33  17206s] Spef for RC Corner 'rc_slow' was previously specified. Dropping the previous specification.
[05/28 11:35:33  17206s] Spef for RC Corner 'rc_fast' was previously specified. Dropping the previous specification.
[05/28 11:35:33  17206s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ChXhqa.rcdb.d/TOP.rcdb.d' for reading (mem: 4688.930M)
[05/28 11:35:33  17206s] Cell TOP, hinst 
[05/28 11:35:33  17206s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ChXhqa.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4688.930M)
[05/28 11:35:33  17206s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4688.930M)
[05/28 11:35:33  17206s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_zMbF5w.rcdb.d/TOP.rcdb.d' for reading (mem: 4688.930M)
[05/28 11:35:34  17207s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_zMbF5w.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4688.934M)
[05/28 11:35:34  17207s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=4688.934M)
[05/28 11:35:34  17207s] Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:03.0 mem: 4688.934M)
[05/28 11:35:34  17207s] Starting delay calculation for Setup views
[05/28 11:35:35  17207s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 11:35:35  17207s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 11:35:35  17207s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 11:35:38  17209s] #################################################################################
[05/28 11:35:38  17209s] # Design Stage: PostRoute
[05/28 11:35:38  17209s] # Design Name: TOP
[05/28 11:35:38  17209s] # Design Mode: 22nm
[05/28 11:35:38  17209s] # Analysis Mode: MMMC OCV 
[05/28 11:35:38  17209s] # Parasitics Mode: SPEF/RCDB 
[05/28 11:35:38  17209s] # Signoff Settings: SI On 
[05/28 11:35:38  17209s] #################################################################################
[05/28 11:35:39  17209s] AAE_INFO: 1 threads acquired from CTE.
[05/28 11:35:39  17209s] Setting infinite Tws ...
[05/28 11:35:39  17209s] First Iteration Infinite Tw... 
[05/28 11:35:39  17209s] Calculate early delays in OCV mode...
[05/28 11:35:39  17209s] Calculate late delays in OCV mode...
[05/28 11:35:39  17209s] Topological Sorting (REAL = 0:00:00.0, MEM = 4713.6M, InitMEM = 4713.6M)
[05/28 11:35:39  17209s] Start delay calculation (fullDC) (1 T). (MEM=3653.49)
[05/28 11:35:39  17209s] End AAE Lib Interpolated Model. (MEM=4713.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:35:39  17209s]  Report initialization with DMWrite ... (0, Worst)
[05/28 11:35:39  17209s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_zMbF5w.rcdb.d/TOP.rcdb.d' for reading (mem: 4713.590M)
[05/28 11:35:39  17209s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4713.6M)
[05/28 11:35:39  17210s] Total number of fetched objects 1150
[05/28 11:35:39  17210s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:35:39  17210s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:35:39  17210s] End delay calculation. (MEM=3665.52 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 11:35:39  17210s] End delay calculation (fullDC). (MEM=3665.52 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 11:35:39  17210s] esiiDumpWaveformsThread is successfull 1 
[05/28 11:35:39  17210s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_HJWT95/.AAE_75591/waveform.data in separate thread...
[05/28 11:35:39  17210s] Finish pthread dumping compressed waveforms.
[05/28 11:35:39  17210s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 4747.3M) ***
[05/28 11:35:39  17210s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4755.3M)
[05/28 11:35:39  17210s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 11:35:39  17210s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4755.3M)
[05/28 11:35:39  17210s] Starting SI iteration 2
[05/28 11:35:40  17210s] Calculate early delays in OCV mode...
[05/28 11:35:40  17210s] Calculate late delays in OCV mode...
[05/28 11:35:40  17210s] Start delay calculation (fullDC) (1 T). (MEM=3671.78)
[05/28 11:35:40  17210s] End AAE Lib Interpolated Model. (MEM=4700.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:35:40  17210s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:35:40  17210s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:35:40  17210s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:35:40  17210s] Total number of fetched objects 1150
[05/28 11:35:40  17210s] AAE_INFO-618: Total number of nets in the design is 1152,  0.1 percent of the nets selected for SI analysis
[05/28 11:35:40  17210s] End delay calculation. (MEM=3673.84 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 11:35:40  17210s] End delay calculation (fullDC). (MEM=3673.84 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 11:35:40  17210s] Swap out waveforms (MEM=4758.55 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:35:40  17210s] Save and delete waveform data /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_HJWT95/.AAE_75591/waveform.data ...
[05/28 11:35:40  17210s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4758.6M) ***
[05/28 11:35:40  17210s] Finish pthread dumping timing data and compressed waveforms.
[05/28 11:35:40  17210s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:06.0 totSessionCpu=4:46:51 mem=4766.6M)
[05/28 11:35:40  17210s] Effort level <high> specified for reg2reg path_group
[05/28 11:35:40  17210s] Cell TOP LLGs are deleted
[05/28 11:35:40  17210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:40  17210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:40  17210s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4710.6M, EPOCH TIME: 1748446540.696094
[05/28 11:35:40  17210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:40  17210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:40  17210s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4710.6M, EPOCH TIME: 1748446540.696872
[05/28 11:35:40  17210s] Max number of tech site patterns supported in site array is 256.
[05/28 11:35:40  17210s] Core basic site is GF22_DST
[05/28 11:35:40  17211s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 11:35:40  17211s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 11:35:40  17211s] Fast DP-INIT is on for default
[05/28 11:35:40  17211s] Atter site array init, number of instance map data is 0.
[05/28 11:35:40  17211s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.280, REAL:0.280, MEM:4710.6M, EPOCH TIME: 1748446540.976808
[05/28 11:35:40  17211s] 
[05/28 11:35:40  17211s] 
[05/28 11:35:40  17211s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:35:40  17211s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.283, MEM:4710.6M, EPOCH TIME: 1748446540.978707
[05/28 11:35:41  17211s] Cell TOP LLGs are deleted
[05/28 11:35:41  17211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:41  17211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:35:41  17211s] ** INFO: Initializing Glitch Interface
[05/28 11:35:41  17211s] ** INFO: Initializing Glitch Interface
[05/28 11:35:42  17211s] ** INFO: Initializing Glitch Interface
[05/28 11:35:43  17211s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.536  | 49.726  | 49.536  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -68     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
       (92.343% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------

[05/28 11:35:43  17211s] Reported timing to dir timingReports
[05/28 11:35:43  17211s] Total CPU time: 31.0 sec
[05/28 11:35:43  17211s] Total Real time: 38.0 sec
[05/28 11:35:43  17211s] Total Memory Usage: 4724.875 Mbytes
[05/28 11:35:43  17211s] Reset AAE Options
[05/28 11:35:44  17211s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:35:44  17211s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:35:44  17211s] Info: pop threads available for lower-level modules during optimization.
[05/28 11:35:44  17211s] *** timeDesign #3 [finish] () : cpu/real = 0:00:31.1/0:00:38.1 (0.8), totSession cpu/real = 4:46:51.7/17:52:50.8 (0.3), mem = 4707.1M
[05/28 11:35:44  17211s] 
[05/28 11:35:44  17211s] =============================================================================================
[05/28 11:35:44  17211s]  Final TAT Report : timeDesign #3                                               23.10-p003_1
[05/28 11:35:44  17211s] =============================================================================================
[05/28 11:35:44  17211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 11:35:44  17211s] ---------------------------------------------------------------------------------------------
[05/28 11:35:44  17211s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.9 % )     0:00:03.2 /  0:00:00.7    0.2
[05/28 11:35:44  17211s] [ DrvReport              ]      1   0:00:02.6  (   6.7 % )     0:00:02.6 /  0:00:00.1    0.1
[05/28 11:35:44  17211s] [ ExtractRC              ]      1   0:00:28.9  (  76.0 % )     0:00:28.9 /  0:00:26.6    0.9
[05/28 11:35:44  17211s] [ UpdateTimingGraph      ]      2   0:00:04.7  (  12.2 % )     0:00:05.6 /  0:00:03.5    0.6
[05/28 11:35:44  17211s] [ FullDelayCalc          ]      2   0:00:00.8  (   2.2 % )     0:00:00.8 /  0:00:00.7    0.9
[05/28 11:35:44  17211s] [ TimingUpdate           ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 11:35:44  17211s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 11:35:44  17211s] [ GenerateReports        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 11:35:44  17211s] [ MISC                   ]          0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.3    0.7
[05/28 11:35:44  17211s] ---------------------------------------------------------------------------------------------
[05/28 11:35:44  17211s]  timeDesign #3 TOTAL                0:00:38.1  ( 100.0 % )     0:00:38.1 /  0:00:31.1    0.8
[05/28 11:35:44  17211s] ---------------------------------------------------------------------------------------------
[05/28 11:35:44  17211s] 
[05/28 11:36:18  17218s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/28 11:36:18  17218s] <CMD> timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix TOP_signOff -outDir timingReports
[05/28 11:36:18  17218s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[05/28 11:36:18  17218s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[05/28 11:36:18  17218s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[05/28 11:36:18  17218s] *** timeDesign #4 [begin] () : totSession cpu/real = 4:46:58.8/17:53:25.4 (0.3), mem = 4707.1M
[05/28 11:36:18  17218s]  Reset EOS DB
[05/28 11:36:18  17218s] Ignoring AAE DB Resetting ...
[05/28 11:36:18  17218s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:36:18  17218s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:36:18  17218s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:36:18  17218s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_zMbF5w.rcdb.d/TOP.rcdb.d': 1149 access done (mem: 4707.148M)
[05/28 11:36:18  17218s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/28 11:36:18  17218s] Type 'man IMPEXT-3493' for more detail.
[05/28 11:36:18  17218s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:36:19  17218s] 
[05/28 11:36:19  17218s] 
[05/28 11:36:19  17218s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[05/28 11:36:19  17218s] 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:36:19  17218s] ---------------------------------------------------------------------------------------------------------------
[05/28 11:36:19  17218s]                                   Copyright 2023 Cadence Design Systems,
[05/28 11:36:19  17218s] Inc.
[05/28 11:36:19  17218s] 
[05/28 11:36:19  17218s] 
[05/28 11:36:19  17218s] 
[05/28 11:36:19  17218s] INFO (EXTQRCXLOG-128) : Quantus command line:
[05/28 11:36:19  17218s]  Started at: 2025-May-28 11:36:19 (2025-May-28 15:36:19 GMT)
[05/28 11:36:19  17218s]  Executable:
[05/28 11:36:19  17218s] /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:36:19  17218s]  Options:     -cmd
[05/28 11:36:19  17218s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/qrc.cmd
[05/28 11:36:19  17218s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/qrc.def.gz
[05/28 11:36:19  17218s]  Current working directory:
[05/28 11:36:19  17218s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir
[05/28 11:36:19  17218s] 
[05/28 11:36:19  17218s] 
[05/28 11:36:19  17218s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[05/28 11:36:19  17218s] 
[05/28 11:36:19  17218s] extract \
[05/28 11:36:19  17218s] 	 -selection "all" \
[05/28 11:36:19  17218s] 	 -type "rc_coupled"
[05/28 11:36:19  17218s] extraction_setup \
[05/28 11:36:19  17218s] 	 -max_fracture_length 50 \
[05/28 11:36:19  17218s] 	 -promote_pin_pad "LOGICAL"
[05/28 11:36:19  17218s] filter_coupling_cap \
[05/28 11:36:19  17218s] 	 -cap_filtering_mode "absolute_and_relative" \
[05/28 11:36:19  17218s] 	 -coupling_cap_threshold_absolute 3.0 \
[05/28 11:36:19  17218s] 	 -coupling_cap_threshold_relative 0.03 \
[05/28 11:36:19  17218s] 	 -total_cap_threshold 5.0
[05/28 11:36:19  17218s] input_db -type def \
[05/28 11:36:19  17218s] 	 -lef_file_list_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/qrc.leflist"
[05/28 11:36:19  17218s] log_file \
[05/28 11:36:19  17218s] 	 -dump_options true \
[05/28 11:36:19  17218s] 	 -file_name "qrc_75591_20250528_11:36:18_675.log"
[05/28 11:36:19  17218s] output_db -type spef \
[05/28 11:36:19  17218s] 	 -short_incomplete_net_pins true \
[05/28 11:36:19  17218s] 	 -subtype "STANDARD"
[05/28 11:36:19  17218s] output_setup \
[05/28 11:36:19  17218s] 	 -compressed true \
[05/28 11:36:19  17218s] 	 -directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J" \
[05/28 11:36:19  17218s] 	 -file_name "TOP" \
[05/28 11:36:19  17218s] 	 -temporary_directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J"
[05/28 11:36:19  17218s] process_technology \
[05/28 11:36:19  17218s] 	 -technology_corner \
[05/28 11:36:19  17218s] 		"rc_fast" \
[05/28 11:36:19  17218s] 		"rc_slow" \
[05/28 11:36:19  17218s] 	 -technology_library_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/_qrc_techlib.defs" \
[05/28 11:36:19  17218s] 	 -technology_name "_qrc_tech_" \
[05/28 11:36:19  17218s] 	 -temperature \
[05/28 11:36:19  17218s] 		"25" \
[05/28 11:36:19  17218s] 		"25"
[05/28 11:36:19  17218s] 
[05/28 11:36:19  17218s] 
[05/28 11:36:19  17218s] 
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-102) : Starting at 2025-May-28 11:36:20 (2025-May-28 15:36:20 GMT) on host
[05/28 11:36:20  17218s] bioeebeanie.bioeelocal with pid 66754.
[05/28 11:36:20  17218s] Running binary as: 
[05/28 11:36:20  17218s]  /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:36:20  17218s] -cmd
[05/28 11:36:20  17218s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/qrc.cmd
[05/28 11:36:20  17218s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/qrc.def.gz
[05/28 11:36:20  17218s]  
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] WARNING (EXTGRMP-635) : The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-142) : Command line arguments:
[05/28 11:36:20  17218s] "-cmd"
[05/28 11:36:20  17218s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/qrc.cmd"
[05/28 11:36:20  17218s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/qrc.def.gz"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -copy_port_to_obs = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option log_file = "qrc_75591_20250528_11:36:18_675.log"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option log_file -message_config_file = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option log_file -max_error_messages = "100"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option log_file -max_warning_messages = "10"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option log_file -max_info_messages = "1000"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option process_technology -technology_name = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option EM_techname = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option process_technology -EM_WEE_clamping_factor = "0.7"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option input_db -libgen_library_name = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option graybox -type = "obs"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option graybox -use_macro_density = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_setup -directory_name =
[05/28 11:36:20  17218s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -units = "micron"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option user_comment = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[05/28 11:36:20  17218s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/.qrctemp"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_setup -file_name = "TOP"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -type spef -predefined_spef_cells_file = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option parasitic_reduction -enable_reduction = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option debug_log = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -type spef -subtype = "generic"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -type dspf -subtype = "none"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -type rcdb = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -hierarchy_delimiter = "/"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -busbit_delimiter = "[]"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -pin_delimiter = ":"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets_type = "no_pin one_pin
[05/28 11:36:20  17218s] disconnected_pin multiple_partitions floating_resistors"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -layout_scale = "1.0"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_setup -file_max_size = "9223372036854775807"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option log_file -dump_options = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -output_unrouted_nets = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -escape_special_characters = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option parasitic_reduction -max_frequency = "1.0e+08"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_setup -compressed = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option max_resistor_length = "50"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output setup   -max_message_in_shorts_file = "100"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option total_c_threshold = "5"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option parallel_options = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option metal_fill -enable_advanced_virtual_fill = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option metal_fill -type = "floating"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_conn_to_bump = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -lic_queue = "0"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -cerebrus_license_only = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -gds_file = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option density_check_method = "diearea"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option process_technology -technology_corner = "rc_fast rc_slow"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option process_technology -EM_technology_corner = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option process_technology -temperature = "25 25"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -enable_layer_bias = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -map_eeq_to_master = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -match_res_cap = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -type spef -use_name_map = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -type spef -name_map_start_index = "0"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option distributed_processing -timeout = "300"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option distributed_processing -num_of_trials = "0"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -type dspf -add_cap_prefix = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -type oa = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -enable_sensitivity_extraction = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option report_details = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_x = "0.0"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_y = "0.0"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_pushdown_blockages = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_setup -compress_temporary_files = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -disable_instances = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -disable_subnodes = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports -dump_erosion_info = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_width_drawn = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_parameters_unscaled = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -add_explicit_vias = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_cap_layers = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option capacitance -ground_net = "0"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_temp_coeff = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_setup -write_coupled_decoupled_files = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -gds_top_cell = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option input_db -directory_name = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option binary_input = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option binary_output = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_setup -enable_ieee_sensitivity = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option input_db -bump_map_file = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -enable_bump_instance = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -enable_tsv_instance = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -enable_TSV_STA_Cc_model = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_bump_model = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_tsv_model = "none"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option eco_file = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option enable_ws_r_scaling = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option log_file -strict_error_reporting = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option log_file -report_outside_die_area_object = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option output_setup -write_drc_violations = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option log_file -max_drc_messages = "1000"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option keep_ftv_terms = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option write_ftv_nets = "false"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option LEF files =
[05/28 11:36:20  17218s] "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:36:20  17218s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:36:20  17218s] /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option DEF files =
[05/28 11:36:20  17218s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/qrc.def.gz"
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option GDSII files = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option SPICE files = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option ignored macros = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-143) : Option black macros = ""
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-828) : Gds/Oasis InfoGds layer Map settings were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTHPY-253) : Extraction started at Wed May 28 11:36:20 2025.
[05/28 11:36:20  17218s] 
[05/28 11:36:20  17218s] INFO (EXTHPY-232) : Preprocessing stage started at Wed May 28 11:36:20 2025.
[05/28 11:36:21  17218s] 
[05/28 11:36:21  17218s] INFO (EXTGRMP-103) : Local job on bioeebeanie.bioeelocal obtained for resource 0 with 2 cores at
[05/28 11:36:21  17218s] 2025-May-28 11:36:21 (2025-May-28 15:36:21 GMT); 
[05/28 11:36:21  17218s] 
[05/28 11:36:21  17218s] WARNING (EXTGRMP-103) : Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:36:21  17218s] 
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] INFO (EXTGRMP-205) : Reading DEF file: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/qrc.def.gz
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-330) : LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:36:23  17218s] An error will be issued if its definition is required.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-605) : Layer "LV" will not be extracted and will be ignored.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-330) : LEF layer "RS" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:36:23  17218s] An error will be issued if its definition is required.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-605) : Layer "RS" will not be extracted and will be ignored.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR1" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:36:23  17218s] An error will be issued if its definition is required.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR1" will not be extracted and will be ignored.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR4" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:36:23  17218s] An error will be issued if its definition is required.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR4" will not be extracted and will be ignored.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR41" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:36:23  17218s] An error will be issued if its definition is required.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR41" will not be extracted and will be ignored.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR5" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:36:23  17218s] An error will be issued if its definition is required.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR5" will not be extracted and will be ignored.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR51" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:36:23  17218s] An error will be issued if its definition is required.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR51" will not be extracted and will be ignored.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR3" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:36:23  17218s] An error will be issued if its definition is required.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR3" will not be extracted and will be ignored.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR61" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:36:23  17218s] An error will be issued if its definition is required.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR61" will not be extracted and will be ignored.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-330) : LEF layer "MIXVT" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:36:23  17218s] An error will be issued if its definition is required.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] WARNING (EXTGRMP-605) : Layer "MIXVT" will not be extracted and will be ignored.
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:36:23  17218s] 
[05/28 11:36:23  17218s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef
[05/28 11:36:24  17218s] 
[05/28 11:36:24  17218s] INFO (EXTGRMP-195) : Reading VIAS section.
[05/28 11:36:24  17218s] 
[05/28 11:36:24  17218s] INFO (EXTGRMP-195) : Reading COMPONENTS section.
[05/28 11:36:24  17218s] 
[05/28 11:36:24  17218s] INFO (EXTGRMP-195) : Reading PINS section.
[05/28 11:36:25  17218s] 
[05/28 11:36:25  17218s] INFO (EXTGRMP-195) : Reading NETS section.
[05/28 11:36:25  17218s] 
[05/28 11:36:25  17218s] INFO (EXTGRMP-195) : Reading SPECIALNETS section.
[05/28 11:36:25  17218s] 
[05/28 11:36:25  17218s] WARNING (EXTGRMP-728) : Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:36:25  17218s] Check for all macro lefs.
[05/28 11:36:25  17218s] 
[05/28 11:36:25  17218s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[05/28 11:36:25  17218s] 
[05/28 11:36:25  17218s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files.
[05/28 11:36:25  17218s] 
[05/28 11:36:25  17218s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[05/28 11:36:25  17218s]   DEF/GDS/OASIS/LEF file 
[05/28 11:36:25  17218s]     does NOT contain MetalFill data. 
[05/28 11:36:25  17218s]   Techfile  
[05/28 11:36:25  17218s]     does     contain WEE data.     
[05/28 11:36:25  17218s]     does NOT contain Erosion data t=f( density ) 
[05/28 11:36:25  17218s]     does     contain R(w) data.    
[05/28 11:36:25  17218s]     does     contain R(w, s) data.  
[05/28 11:36:25  17218s]     does     contain TC(w) data.    
[05/28 11:36:25  17218s]     does     contain T/B enlargement data. 
[05/28 11:36:25  17218s]     does     contain Floating Metal Fill models. 
[05/28 11:36:25  17218s]     does     contain WBE data.
[05/28 11:36:25  17218s] 
[05/28 11:36:25  17218s] INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.
[05/28 11:36:27  17218s] 
[05/28 11:36:27  17218s] INFO (EXTGRMP-802) : Summary of license(s) checkout :
[05/28 11:36:27  17218s] 	1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of QTS520
[05/28 11:36:27  17219s] 
[05/28 11:36:27  17219s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[05/28 11:36:27  17219s]  MetalFill        : OFF 
[05/28 11:36:27  17219s]  WEE Effects      : rc 
[05/28 11:36:27  17219s]  Erosion Effects  : n/a t=f(density) 
[05/28 11:36:27  17219s]  T/B Enlargements : ON 
[05/28 11:36:27  17219s]  R(w) Effects     : ON 
[05/28 11:36:27  17219s]  R(w,s) Effects   : ON 
[05/28 11:36:27  17219s]  TC(w) Effects    : ON 
[05/28 11:36:27  17219s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[05/28 11:36:27  17219s] 
[05/28 11:36:27  17219s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_fast!
[05/28 11:36:27  17219s] 
[05/28 11:36:27  17219s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_slow!
[05/28 11:36:27  17219s] 
[05/28 11:36:27  17219s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    1%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    2%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    3%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    4%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    5%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    6%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    7%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    8%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    9%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    10%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    11%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    12%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    13%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    14%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    15%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    16%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    17%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    18%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    19%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    20%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    21%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    22%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    23%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    24%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    25%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    26%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    27%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    28%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    29%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    30%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    31%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    32%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    33%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    34%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    35%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    36%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    37%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    38%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    39%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    40%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    41%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    42%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    43%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    44%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    45%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    46%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    47%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    48%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    49%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    50%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    51%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    52%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    53%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    54%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    55%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    56%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    57%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    58%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    59%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    60%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    61%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    62%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    63%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    64%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    65%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    66%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    67%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    68%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    69%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    70%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    71%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    72%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    73%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    74%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    75%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    76%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    77%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    78%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    79%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    80%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    81%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    82%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    83%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    84%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    85%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    86%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    87%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    88%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    89%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    90%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    91%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    92%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    93%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    94%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    95%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    96%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    97%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    98%
[05/28 11:36:28  17219s] 
[05/28 11:36:28  17219s] INFO (EXTSNZ-156) :    99%
[05/28 11:36:30  17219s] 
[05/28 11:36:30  17219s] INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.
[05/28 11:36:30  17219s] 
[05/28 11:36:30  17219s] INFO (EXTHPY-102) : Processing of gray data completed successfully.
[05/28 11:36:30  17219s] 
[05/28 11:36:30  17219s] INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.
[05/28 11:36:30  17219s] 
[05/28 11:36:30  17219s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed May 28 11:36:30 2025 with 2 CPU(s).
[05/28 11:36:30  17219s] 
[05/28 11:36:30  17219s] INFO (EXTHPY-247) : Preprocessing stage:
[05/28 11:36:30  17219s]  Duration: 00:00:10, Max (Total) memory: 661 MB
[05/28 11:36:30  17219s]  Max (CPU) memory: 540 MB, Max (CPU) time: 00:00:03
[05/28 11:36:30  17219s] 
[05/28 11:36:30  17219s] INFO (EXTHPY-173) : Capacitance extraction started at Wed May 28 11:36:30 2025.
[05/28 11:36:32  17219s] 
[05/28 11:36:32  17219s] INFO (EXTHPY-268) : Optimized multi corner processing started
[05/28 11:36:32  17219s] 
[05/28 11:36:32  17219s] INFO (EXTHPY-262) : Techfile optimized loading enabled.
[05/28 11:36:34  17219s] 
[05/28 11:36:34  17219s] INFO (EXTHPY-103) : Extracting capacitance values.
[05/28 11:36:34  17219s] 
[05/28 11:36:34  17219s] INFO (EXTHPY-267) :  
[05/28 11:36:34  17219s]  DESIGN                       : TOP
[05/28 11:36:34  17219s]  DEF/OA DIEAREA BBOX          : 0 0 67860 68000
[05/28 11:36:34  17219s]  DEF/OA UNITS                 : 1000
[05/28 11:36:34  17219s]  FINAL SCALE FACTOR           : 1
[05/28 11:36:34  17219s]  
[05/28 11:36:34  17219s]  ESTIMATED COMPRESSED DEF SIZE: 235665
[05/28 11:36:34  17219s]  TILE SIZE                    : 25x25 squm
[05/28 11:36:34  17219s]  TILE COUNT                   : 9
[05/28 11:36:34  17219s]  CLUSTER SIZE                 : 257
[05/28 11:36:34  17219s]  CAPDB PARTITIONS             : 16
[05/28 11:36:34  17219s] 
[05/28 11:36:34  17219s] INFO (EXTHPY-104) :    0%
[05/28 11:36:35  17219s] 
[05/28 11:36:35  17219s] INFO (EXTHPY-104) :    100%
[05/28 11:36:35  17219s] 
[05/28 11:36:35  17219s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed May 28 11:36:35 2025 with 2 CPU(s).
[05/28 11:36:35  17219s] 
[05/28 11:36:35  17219s] INFO (EXTHPY-248) : Capacitance extraction:
[05/28 11:36:35  17219s]  Duration: 00:00:05, Max (Total) memory: 853 MB
[05/28 11:36:35  17219s]  Max (CPU) memory: 650 MB, Max (CPU) time: 00:00:04
[05/28 11:36:35  17219s] 
[05/28 11:36:35  17219s] INFO (EXTHPY-175) : Output generation started at Wed May 28 11:36:35 2025.
[05/28 11:36:35  17219s] 
[05/28 11:36:35  17219s] INFO (EXTSNZ-156) :    0%
[05/28 11:36:36  17219s] 
[05/28 11:36:36  17219s] INFO (EXTHPY-176) : Output generation completed successfully at Wed May 28 11:36:36 2025 with 2 CPU(s).
[05/28 11:36:36  17219s] 
[05/28 11:36:36  17219s] INFO (EXTHPY-249) : Output generation:
[05/28 11:36:36  17219s]  Duration: 00:00:01, Max (Total) memory: 853 MB
[05/28 11:36:36  17219s]  Max (CPU) memory: 650 MB, Max (CPU) time: 00:00:00
[05/28 11:36:36  17219s] 
[05/28 11:36:36  17219s] INFO (EXTHPY-143) : ---Summary of Stage Duration
[05/28 11:36:36  17219s]  Preprocessing stage:
[05/28 11:36:36  17219s]  Duration: 00:00:10, Max (Total) memory: 661 MB
[05/28 11:36:36  17219s]  Max (CPU) memory: 540 MB, Max (CPU) time: 00:00:03
[05/28 11:36:36  17219s]  Capacitance extraction:
[05/28 11:36:36  17219s]  Duration: 00:00:05, Max (Total) memory: 853 MB
[05/28 11:36:36  17219s]  Max (CPU) memory: 650 MB, Max (CPU) time: 00:00:04
[05/28 11:36:36  17219s]  Output generation:
[05/28 11:36:36  17219s]  Duration: 00:00:01, Max (Total) memory: 853 MB
[05/28 11:36:36  17219s]  Max (CPU) memory: 650 MB, Max (CPU) time: 00:00:00
[05/28 11:36:36  17219s] 
[05/28 11:36:36  17219s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter1: 2029
[05/28 11:36:36  17219s] 
[05/28 11:36:36  17219s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter2: 1.48608 (from techfile)
[05/28 11:36:36  17219s] 
[05/28 11:36:36  17219s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter3: YES
[05/28 11:36:37  17219s] 
[05/28 11:36:37  17219s] INFO (EXTHPY-254) : Extraction completed successfully at Wed May 28 11:36:37 2025.
[05/28 11:36:41  17219s] 
[05/28 11:36:41  17219s] Warning message summary: 
[05/28 11:36:41  17219s] 
[05/28 11:36:41  17219s] Message Code(ID)   Count     Message
[05/28 11:36:41  17219s] =================|=========|=======================================================================================================================
[05/28 11:36:41  17219s] EXTGRMP-103       1          Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:36:41  17219s] 
[05/28 11:36:41  17219s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:36:41  17219s] EXTGRMP-330       10         LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:36:41  17219s] An error will be issued if its definition is required.
[05/28 11:36:41  17219s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:36:41  17219s] EXTGRMP-414       1          No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:36:41  17219s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:36:41  17219s] EXTGRMP-605       10         Layer "LV" will not be extracted and will be ignored.
[05/28 11:36:41  17219s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:36:41  17219s] EXTGRMP-635       1          The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:36:41  17219s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:36:41  17219s] EXTGRMP-728       1          Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:36:41  17219s] Check for all macro lefs.
[05/28 11:36:41  17219s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:36:41  17219s]  
[05/28 11:36:41  17219s] 
[05/28 11:36:41  17219s] TOTAL WARNINGS: 24 
[05/28 11:36:41  17219s] TOTAL ERRORS: 0 
[05/28 11:36:41  17219s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:36:41  17219s] ----
[05/28 11:36:41  17219s] 
[05/28 11:36:41  17219s] Ending at 2025-May-28 11:36:41 (2025-May-28 15:36:41 GMT).
[05/28 11:36:41  17219s] 
[05/28 11:36:41  17219s]  Tool:                    Cadence Quantus Extraction 64-bit
[05/28 11:36:41  17219s]  Version:                 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:36:41  17219s]  IR Build No:             215 
[05/28 11:36:41  17219s]  Techfile:                
[05/28 11:36:41  17219s]     rc_fast
[05/28 11:36:41  17219s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/_qrc_techdir/rc_fast/qrcTechFile
[05/28 11:36:41  17219s] ; version: 22.1.1-p041
[05/28 11:36:41  17219s]     rc_slow
[05/28 11:36:41  17219s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/_qrc_techdir/rc_slow/qrcTechFile
[05/28 11:36:41  17219s] ; version: 22.1.1-p041 
[05/28 11:36:41  17219s]  License(s) used:         1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of
[05/28 11:36:41  17219s] QTS520 
[05/28 11:36:41  17219s]  User Name:               ssokolovskiy
[05/28 11:36:41  17219s]  Host Name:               bioeebeanie.bioeelocal
[05/28 11:36:41  17219s]  Host OS Release:         Linux 3.10.0-1160.66.1.el7.x86_64
[05/28 11:36:41  17219s]  Host OS Version:         #1 SMP Wed Apr 27 20:34:34 UTC 2022
[05/28 11:36:41  17219s]  CPU Model Name:          Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz
[05/28 11:36:41  17219s]  L1d Cache:               32K
[05/28 11:36:41  17219s]  L1i Cache:               32K
[05/28 11:36:41  17219s]  L2 Cache:                4096K
[05/28 11:36:41  17219s]  L3 Cache:                16384K
[05/28 11:36:41  17219s]  Memory:                  590 GB
[05/28 11:36:41  17219s]  Run duration:            00:00:07 CPU time, 00:00:21 clock time
[05/28 11:36:41  17219s]  Max (Total) memory used: 853 MB
[05/28 11:36:41  17219s]  Max (CPU) memory used:   650 MB
[05/28 11:36:41  17219s]  Max Temp-Directory used: 4 MB
[05/28 11:36:41  17219s]  Nets/hour:               591K nets/CPU-hr, 197K nets/clock-hr
[05/28 11:36:41  17219s]  Design data:
[05/28 11:36:41  17219s]     Components:           2878
[05/28 11:36:41  17219s]     Phy components:       1749
[05/28 11:36:41  17219s]     Nets:                 1150
[05/28 11:36:41  17219s]     Unconnected pins:     0
[05/28 11:36:41  17219s]  Warning messages:        24
[05/28 11:36:41  17219s]  Error messages:          0
[05/28 11:36:41  17219s] 
[05/28 11:36:41  17219s] Exit code 0.
[05/28 11:36:41  17219s] Cadence Quantus Extraction completed successfully at 2025-May-28 11:36:41
[05/28 11:36:41  17219s] (2025-May-28 15:36:41 GMT).
[05/28 11:36:44  17244s] *** qrc completed. ***
[05/28 11:36:44  17244s] QRC-ILM-RC-DEFAULT: 'read_parasitics -starN -extended -rc_corner rc_fast /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/TOP_rc_fast_25.spef.gz -rc_corner rc_slow /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/TOP_rc_slow_25.spef.gz'...
[05/28 11:36:44  17244s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4707.148M)
[05/28 11:36:44  17244s] Following parasitics specified for RC corner rc_fast:
[05/28 11:36:44  17244s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/TOP_rc_fast_25.spef.gz (spef)
[05/28 11:36:44  17244s] Following parasitics specified for RC corner rc_slow:
[05/28 11:36:44  17244s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/TOP_rc_slow_25.spef.gz (spef)
[05/28 11:36:44  17244s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/TOP_rc_slow_25.spef.gz specified
[05/28 11:36:44  17244s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/TOP_rc_fast_25.spef.gz specified
[05/28 11:36:45  17244s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/TOP_rc_slow_25.spef.gz  -rc_corner rc_slow -starN -extended 
[05/28 11:36:45  17244s] WARNING (IMPEXT-3315): Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[05/28 11:36:45  17244s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/TOP_rc_fast_25.spef.gz  -rc_corner rc_fast -starN -extended 
[05/28 11:36:45  17244s] Start spef parsing (MEM=4707.15).
[05/28 11:36:45  17244s] Number of corners: 2
[05/28 11:36:45  17244s] Number of parallel threads processing the nets is: 1
[05/28 11:36:45  17244s] Maximum backlog used in parser: 50.
[05/28 11:36:45  17244s] Reading multiple SPEF files in parallel.
[05/28 11:36:45  17244s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_Y7NdRm.rcdb.d/TOP.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 4707.1M)
[05/28 11:36:45  17244s] Creating parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_Y7NdRm.rcdb.d/TOP.rcdb.d' for storing RC.
[05/28 11:36:45  17244s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/TOP_rc_slow_25.spef.gz.
[05/28 11:36:45  17244s] Number of Resistors     : 7546
[05/28 11:36:45  17244s] Number of Ground Caps   : 8211
[05/28 11:36:45  17244s] Number of Coupling Caps : 304
[05/28 11:36:45  17244s] 
[05/28 11:36:46  17244s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_JihA2J/TOP_rc_fast_25.spef.gz.
[05/28 11:36:46  17244s] Number of Resistors     : 7546
[05/28 11:36:46  17244s] Number of Ground Caps   : 8209
[05/28 11:36:46  17244s] Number of Coupling Caps : 318
[05/28 11:36:46  17244s] 
[05/28 11:36:46  17244s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_Y7NdRm.rcdb.d/TOP.rcdb.d Creation Completed (CPU Time= 0:00:00.4  MEM= 4763.2M)
[05/28 11:36:46  17244s] End spef parsing (MEM=4707.16 CPU=0:00:00.4 REAL=0:00:01.0).
[05/28 11:36:46  17244s] Spef for RC Corner 'rc_slow' was previously specified. Dropping the previous specification.
[05/28 11:36:46  17244s] Spef for RC Corner 'rc_fast' was previously specified. Dropping the previous specification.
[05/28 11:36:46  17244s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_Y7NdRm.rcdb.d/TOP.rcdb.d' for reading (mem: 4707.156M)
[05/28 11:36:46  17244s] Cell TOP, hinst 
[05/28 11:36:46  17244s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_Y7NdRm.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4707.156M)
[05/28 11:36:46  17244s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4707.156M)
[05/28 11:36:46  17244s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_5De7fi.rcdb.d/TOP.rcdb.d' for reading (mem: 4707.156M)
[05/28 11:36:46  17245s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_5De7fi.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4707.160M)
[05/28 11:36:46  17245s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=4707.160M)
[05/28 11:36:47  17245s] Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:03.0 mem: 4707.160M)
[05/28 11:36:47  17245s] Effort level <high> specified for reg2reg path_group
[05/28 11:36:47  17245s] Cell TOP LLGs are deleted
[05/28 11:36:47  17245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:36:47  17245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:36:47  17245s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4718.7M, EPOCH TIME: 1748446607.671349
[05/28 11:36:47  17245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:36:47  17245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:36:47  17245s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4718.7M, EPOCH TIME: 1748446607.672244
[05/28 11:36:47  17245s] Max number of tech site patterns supported in site array is 256.
[05/28 11:36:47  17245s] Core basic site is GF22_DST
[05/28 11:36:47  17245s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 11:36:47  17245s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 11:36:47  17245s] Fast DP-INIT is on for default
[05/28 11:36:47  17246s] Atter site array init, number of instance map data is 0.
[05/28 11:36:47  17246s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.280, REAL:0.279, MEM:4718.7M, EPOCH TIME: 1748446607.950906
[05/28 11:36:47  17246s] 
[05/28 11:36:47  17246s] 
[05/28 11:36:47  17246s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:36:47  17246s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.281, MEM:4718.7M, EPOCH TIME: 1748446607.952731
[05/28 11:36:47  17246s] Cell TOP LLGs are deleted
[05/28 11:36:47  17246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:36:47  17246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:36:47  17246s] OPTC: user 20.0
[05/28 11:36:47  17246s] Starting delay calculation for Hold views
[05/28 11:36:48  17246s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 11:36:48  17246s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 11:36:48  17246s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 11:36:51  17248s] #################################################################################
[05/28 11:36:51  17248s] # Design Stage: PostRoute
[05/28 11:36:51  17248s] # Design Name: TOP
[05/28 11:36:51  17248s] # Design Mode: 22nm
[05/28 11:36:51  17248s] # Analysis Mode: MMMC OCV 
[05/28 11:36:51  17248s] # Parasitics Mode: SPEF/RCDB 
[05/28 11:36:51  17248s] # Signoff Settings: SI On 
[05/28 11:36:51  17248s] #################################################################################
[05/28 11:36:52  17248s] AAE_INFO: 1 threads acquired from CTE.
[05/28 11:36:52  17248s] Setting infinite Tws ...
[05/28 11:36:52  17248s] First Iteration Infinite Tw... 
[05/28 11:36:52  17248s] Calculate late delays in OCV mode...
[05/28 11:36:52  17248s] Calculate early delays in OCV mode...
[05/28 11:36:52  17248s] Topological Sorting (REAL = 0:00:00.0, MEM = 4733.3M, InitMEM = 4733.3M)
[05/28 11:36:52  17248s] Start delay calculation (fullDC) (1 T). (MEM=3656.73)
[05/28 11:36:52  17248s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 11:36:52  17248s] End AAE Lib Interpolated Model. (MEM=4733.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:36:52  17248s]  Report initialization with DMWrite ... (0, Best)
[05/28 11:36:52  17248s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_5De7fi.rcdb.d/TOP.rcdb.d' for reading (mem: 4733.324M)
[05/28 11:36:52  17248s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4733.3M)
[05/28 11:36:52  17248s] Total number of fetched objects 1150
[05/28 11:36:52  17248s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:36:52  17248s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:36:52  17248s] End delay calculation. (MEM=3670.61 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 11:36:52  17248s] End delay calculation (fullDC). (MEM=3670.61 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 11:36:52  17248s] esiiDumpWaveformsThread is successfull 1 
[05/28 11:36:52  17248s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_HJWT95/.AAE_75591/waveform.data in separate thread...
[05/28 11:36:52  17248s] Finish pthread dumping compressed waveforms.
[05/28 11:36:52  17248s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 4767.0M) ***
[05/28 11:36:52  17248s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4775.0M)
[05/28 11:36:52  17248s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 11:36:52  17248s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4775.0M)
[05/28 11:36:52  17248s] Starting SI iteration 2
[05/28 11:36:52  17249s] Calculate late delays in OCV mode...
[05/28 11:36:52  17249s] Calculate early delays in OCV mode...
[05/28 11:36:52  17249s] Start delay calculation (fullDC) (1 T). (MEM=3673.5)
[05/28 11:36:52  17249s] End AAE Lib Interpolated Model. (MEM=4714.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:36:52  17249s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:36:53  17249s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:36:53  17249s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:36:53  17249s] Total number of fetched objects 1150
[05/28 11:36:53  17249s] AAE_INFO-618: Total number of nets in the design is 1152,  19.9 percent of the nets selected for SI analysis
[05/28 11:36:53  17249s] End delay calculation. (MEM=3676.2 CPU=0:00:00.1 REAL=0:00:01.0)
[05/28 11:36:53  17249s] End delay calculation (fullDC). (MEM=3676.2 CPU=0:00:00.1 REAL=0:00:01.0)
[05/28 11:36:53  17249s] Swap out waveforms (MEM=4776.81 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:36:53  17249s] Save and delete waveform data /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_HJWT95/.AAE_75591/waveform.data ...
[05/28 11:36:53  17249s] Finish pthread dumping timing data and compressed waveforms.
[05/28 11:36:53  17249s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 4776.8M) ***
[05/28 11:36:53  17249s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:06.0 totSessionCpu=4:47:29 mem=4784.8M)
[05/28 11:36:53  17249s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.095  | -0.071  | -0.095  |
|           TNS (ns):| -10.980 | -10.453 | -1.016  |
|    Violating Paths:|   229   |   221   |   31    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 14.364%
       (92.343% with Fillers)
------------------------------------------------------------------

[05/28 11:36:53  17249s] Reported timing to dir timingReports
[05/28 11:36:53  17249s] Total CPU time: 30.8 sec
[05/28 11:36:53  17249s] Total Real time: 35.0 sec
[05/28 11:36:53  17249s] Total Memory Usage: 4692.074219 Mbytes
[05/28 11:36:53  17249s] Reset AAE Options
[05/28 11:36:53  17249s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:36:53  17249s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:36:53  17249s] *** timeDesign #4 [finish] () : cpu/real = 0:00:30.8/0:00:34.9 (0.9), totSession cpu/real = 4:47:29.7/17:54:00.4 (0.3), mem = 4692.1M
[05/28 11:36:53  17249s] 
[05/28 11:36:53  17249s] =============================================================================================
[05/28 11:36:53  17249s]  Final TAT Report : timeDesign #4                                               23.10-p003_1
[05/28 11:36:53  17249s] =============================================================================================
[05/28 11:36:53  17249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 11:36:53  17249s] ---------------------------------------------------------------------------------------------
[05/28 11:36:53  17249s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.0 % )     0:00:05.8 /  0:00:03.8    0.6
[05/28 11:36:53  17249s] [ ExtractRC              ]      1   0:00:28.5  (  81.7 % )     0:00:28.5 /  0:00:26.6    0.9
[05/28 11:36:53  17249s] [ UpdateTimingGraph      ]      1   0:00:04.5  (  12.8 % )     0:00:05.3 /  0:00:03.3    0.6
[05/28 11:36:53  17249s] [ FullDelayCalc          ]      2   0:00:00.8  (   2.4 % )     0:00:00.8 /  0:00:00.7    0.9
[05/28 11:36:53  17249s] [ TimingUpdate           ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[05/28 11:36:53  17249s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 11:36:53  17249s] [ GenerateReports        ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 11:36:53  17249s] [ MISC                   ]          0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.5    0.8
[05/28 11:36:53  17249s] ---------------------------------------------------------------------------------------------
[05/28 11:36:53  17249s]  timeDesign #4 TOTAL                0:00:34.9  ( 100.0 % )     0:00:34.9 /  0:00:30.8    0.9
[05/28 11:36:53  17249s] ---------------------------------------------------------------------------------------------
[05/28 11:36:53  17249s] 
[05/28 11:38:45  17273s] invalid command name "singoffOptDesign"
[05/28 11:38:58  17275s] <CMD> signoffOptDesign -help
[05/28 11:38:58  17275s] 
[05/28 11:38:58  17275s] Usage: signoffOptDesign [-help] [-all] [-area] [-drv] [-dynamic] [-hold] [-leakage]
[05/28 11:38:58  17275s]                         [-noEcoRoute] [-outDir <string>] [-power] [-prefix <string>]
[05/28 11:38:58  17275s]                         [-reportFullClockPath] [-setup]
[05/28 11:38:58  17275s] 
[05/28 11:38:58  17275s] -help                                # Prints out the command usage
[05/28 11:38:58  17275s] -all                                 # Performs DRV, Setup, Hold and Power optimization in PBA
[05/28 11:38:58  17275s]                                      # mode (bool, optional)
[05/28 11:38:58  17275s] -area                                # Reclaims area on the netlist with a target of not causing
[05/28 11:38:58  17275s]                                      # any DRV/Setup/Hold degradation. (bool, optional)
[05/28 11:38:58  17275s] -drv                                 # Optimizes DRV violations. DRV optimization fixes
[05/28 11:38:58  17275s]                                      # violations in the order (glitch, drv, xtalk delta delay).
[05/28 11:38:58  17275s]                                      # (bool, optional)
[05/28 11:38:58  17275s] -dynamic                             # Reclaims dynamic power on the netlist with a target of
[05/28 11:38:58  17275s]                                      # not causing any DRV/Setup/Hold degradation. (bool, optional)
[05/28 11:38:58  17275s] -hold                                # Optimizes hold timing violations on the netlist with a
[05/28 11:38:58  17275s]                                      # target of not causing any DRV/Setup degradation.
[05/28 11:38:58  17275s]                                      # (bool, optional)
[05/28 11:38:58  17275s] -leakage                             # Reclaims leakage power on the netlist with a target of
[05/28 11:38:58  17275s]                                      # not causing any DRV/Setup/Hold degradation. (bool, optional)
[05/28 11:38:58  17275s] -noEcoRoute                          # No ECO-routing after optimization (bool, optional)
[05/28 11:38:58  17275s] -outDir <string>                     # Timing reports would be saved in this directory
[05/28 11:38:58  17275s]                                      # (string, optional)
[05/28 11:38:58  17275s] -power                               # Reclaims total power on the netlist with a target of not
[05/28 11:38:58  17275s]                                      # causing any DRV/Setup/Hold degradation. (bool, optional)
[05/28 11:38:58  17275s] -prefix <string>                     # Prefix for timing report file names (string, optional)
[05/28 11:38:58  17275s] -reportFullClockPath                 # Enable full clock path in detailed report
[05/28 11:38:58  17275s]                                      # (bool, optional)
[05/28 11:38:58  17275s] -setup                               # Optimizes setup timing violations on the netlist with a
[05/28 11:38:58  17275s]                                      # target of not causing any DRV/Hold degradation.
[05/28 11:38:58  17275s]                                      # (bool, optional)
[05/28 11:38:58  17275s] 
[05/28 11:38:58  17275s] 
[05/28 11:39:05  17277s] <CMD> signoffOptDesign -hold
[05/28 11:39:05  17277s] <esoBBoxHinstHandler> mod size 0 session type 0 flag 0
[05/28 11:39:05  17277s] *info: power-view mode refreshed: lkgPwrView=view_slow_mission isLkgPwrOnlyView=0 isLkgPurePwrViewForSetup=0 dynPwrView=view_slow_mission isDynPwrOnlyView=0 isDynPurePwrViewForSetup=0
[05/28 11:39:05  17277s] *info: specified power-views: 
[05/28 11:39:05  17277s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:4696.9M, EPOCH TIME: 1748446745.776835
[05/28 11:39:05  17277s] Deleted 177 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
[05/28 11:39:05  17277s] Deleted 1 physical inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
[05/28 11:39:05  17277s] Deleted 6 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
[05/28 11:39:05  17277s] Deleted 2 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
[05/28 11:39:05  17277s] Deleted 4 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
[05/28 11:39:05  17277s] Deleted 1 physical inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
[05/28 11:39:05  17277s] Deleted 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
[05/28 11:39:05  17277s] Deleted 3 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
[05/28 11:39:05  17277s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
[05/28 11:39:05  17277s] Deleted 1 physical inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
[05/28 11:39:05  17277s] Deleted 3 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
[05/28 11:39:05  17277s] Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
[05/28 11:39:05  17277s] Deleted 6 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
[05/28 11:39:05  17277s] Deleted 13 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
[05/28 11:39:05  17277s] Deleted 16 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
[05/28 11:39:05  17277s] Deleted 82 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
[05/28 11:39:05  17277s] Deleted 36 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
[05/28 11:39:05  17277s] Deleted 187 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
[05/28 11:39:05  17277s] Deleted 288 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
[05/28 11:39:05  17277s] Deleted 550 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
[05/28 11:41:46  17424s] Total physical insts deleted = 1387.
[05/28 11:41:46  17424s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:147.490, REAL:160.992, MEM:7307.9M, EPOCH TIME: 1748446906.768893
[05/28 11:41:46  17424s] *info: power-view mode refreshed: lkgPwrView=view_slow_mission isLkgPwrOnlyView=0 isLkgPurePwrViewForSetup=0 dynPwrView=view_slow_mission isDynPwrOnlyView=0 isDynPurePwrViewForSetup=0
[05/28 11:41:46  17424s] *info: specified power-views: 
[05/28 11:41:46  17424s] *info: Tempus executable from /tools/cad/cds/SSV_23.10.000/bin
[05/28 11:42:07  17425s] extRC: Writing out RCDB for Signoff-ECO
[05/28 11:42:07  17425s] 
[05/28 11:42:07  17425s] *info: Starting servers to calculate signoff timing ... : (mem=7307.9M)
[05/28 11:42:07  17425s] 
[05/28 11:42:07  17425s] **ERROR: (IMPESO-482):	Distributed processing not started. The number of clients for job distribution has not been specified. You must specify it using the -remoteHost parameter of the setMultiCpuUsage command. In addition, you can also use the -cpuPerRemoteHost parameter to specify the thread count per client to enable multithreading on clients.

[05/28 11:42:07  17425s] *info: Finished calculating signoff timing: (totcpu=0:00:00.0, real=0:00:00.0, totCommandReal=0:00:21.0, mem=7307.9M) 
[05/28 11:42:07  17425s] 
[05/28 11:42:07  17425s] <signoffOptDesign> failed executing: 'signoffTimeDesign -reportOnly ' with error: '1'
[05/28 11:42:07  17425s] signoffOptDesign> add-fillers preserve=1
[05/28 11:42:07  17425s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/28 11:42:07  17425s] Type 'man IMPSP-5217' for more detail.
[05/28 11:42:07  17425s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[05/28 11:42:07  17425s] 
[05/28 11:42:07  17425s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:7307.9M, EPOCH TIME: 1748446927.931665
[05/28 11:42:07  17425s] INFO: Restore Filler Flow is ON!
[05/28 11:42:07  17425s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:7307.9M, EPOCH TIME: 1748446927.932988
[05/28 11:42:07  17425s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7307.9M, EPOCH TIME: 1748446927.933156
[05/28 11:42:07  17425s] Processing tracks to init pin-track alignment.
[05/28 11:42:07  17425s] z: 1, totalTracks: 1
[05/28 11:42:07  17425s] z: 3, totalTracks: 1
[05/28 11:42:07  17425s] z: 5, totalTracks: 1
[05/28 11:42:07  17425s] z: 7, totalTracks: 1
[05/28 11:42:07  17425s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 11:42:07  17425s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 11:42:07  17425s] Initializing Route Infrastructure for color support ...
[05/28 11:42:07  17425s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:7307.9M, EPOCH TIME: 1748446927.933981
[05/28 11:42:07  17425s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.007, MEM:7307.9M, EPOCH TIME: 1748446927.940932
[05/28 11:42:07  17425s] Route Infrastructure Initialized for color support successfully.
[05/28 11:42:07  17425s] Cell TOP LLGs are deleted
[05/28 11:42:07  17425s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:42:07  17425s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:42:07  17425s] # Building TOP llgBox search-tree.
[05/28 11:42:07  17425s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 11:42:07  17425s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7321.9M, EPOCH TIME: 1748446927.959890
[05/28 11:42:07  17425s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:42:07  17425s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:42:07  17425s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:7321.9M, EPOCH TIME: 1748446927.960551
[05/28 11:42:07  17425s] Max number of tech site patterns supported in site array is 256.
[05/28 11:42:07  17425s] Core basic site is GF22_DST
[05/28 11:42:07  17425s] Processing tracks to init pin-track alignment.
[05/28 11:42:07  17425s] z: 1, totalTracks: 1
[05/28 11:42:07  17425s] z: 3, totalTracks: 1
[05/28 11:42:07  17425s] z: 5, totalTracks: 1
[05/28 11:42:07  17425s] z: 7, totalTracks: 1
[05/28 11:42:08  17425s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:42:08  17425s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 11:42:08  17425s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:42:08  17425s] SiteArray: use 430,080 bytes
[05/28 11:42:08  17425s] SiteArray: current memory after site array memory allocation 7321.9M
[05/28 11:42:08  17425s] SiteArray: FP blocked sites are writable
[05/28 11:42:08  17425s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 11:42:08  17425s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:7321.9M, EPOCH TIME: 1748446928.161623
[05/28 11:42:08  17425s] Process 28048 wires and vias for routing blockage analysis
[05/28 11:42:08  17425s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.010, REAL:0.007, MEM:7321.9M, EPOCH TIME: 1748446928.168313
[05/28 11:42:08  17425s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:42:08  17425s] Atter site array init, number of instance map data is 0.
[05/28 11:42:08  17425s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.300, REAL:0.294, MEM:7327.9M, EPOCH TIME: 1748446928.254755
[05/28 11:42:08  17425s] 
[05/28 11:42:08  17425s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 11:42:08  17425s] 
[05/28 11:42:08  17425s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:42:08  17425s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.300, REAL:0.296, MEM:7327.9M, EPOCH TIME: 1748446928.256148
[05/28 11:42:08  17425s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7327.9M, EPOCH TIME: 1748446928.256238
[05/28 11:42:08  17425s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7327.9M, EPOCH TIME: 1748446928.256706
[05/28 11:42:08  17425s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=7327.9MB).
[05/28 11:42:08  17425s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.320, REAL:0.324, MEM:7327.9M, EPOCH TIME: 1748446928.257191
[05/28 11:42:08  17425s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.320, REAL:0.324, MEM:7327.9M, EPOCH TIME: 1748446928.257262
[05/28 11:42:08  17425s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:7327.9M, EPOCH TIME: 1748446928.257327
[05/28 11:42:08  17425s]   Signal wire search tree: 27770 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 11:42:08  17425s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.010, REAL:0.008, MEM:7327.9M, EPOCH TIME: 1748446928.265179
[05/28 11:42:10  17428s] Restore filler instances time, CPU:0.060s,REAL:0.060s.
[05/28 11:42:10  17428s] *INFO: Total 1326 filler insts restored.
[05/28 11:42:10  17428s] For 1326 new insts, OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:7368.9M, EPOCH TIME: 1748446930.763115
[05/28 11:42:10  17428s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:7368.9M, EPOCH TIME: 1748446930.763649
[05/28 11:42:13  17430s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:7408.9M, EPOCH TIME: 1748446933.079925
[05/28 11:42:13  17430s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:7408.9M, EPOCH TIME: 1748446933.080273
[05/28 11:42:13  17430s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:7408.9M, EPOCH TIME: 1748446933.082266
[05/28 11:42:13  17430s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:7408.9M, EPOCH TIME: 1748446933.082480
[05/28 11:42:13  17430s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:7408.9M, EPOCH TIME: 1748446933.082563
[05/28 11:42:13  17430s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:7408.9M, EPOCH TIME: 1748446933.082649
[05/28 11:42:13  17430s] AddFiller init all instances time CPU:0.000, REAL:0.000
[05/28 11:42:13  17430s] AddFiller main function time CPU:0.024, REAL:0.043
[05/28 11:42:13  17430s] Filler instance commit time CPU:0.000, REAL:0.000
[05/28 11:42:13  17430s] *INFO: Adding fillers to top-module.
[05/28 11:42:13  17430s] *INFO:   Added 177 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 2 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 4 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 82 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 36 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 187 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 288 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
[05/28 11:42:13  17430s] *INFO:   Added 503 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
[05/28 11:42:13  17430s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.060, REAL:0.044, MEM:7409.9M, EPOCH TIME: 1748446933.126360
[05/28 11:42:13  17430s] *INFO: Total 1340 filler insts added - prefix FILLER (CPU: 0:00:04.8).
[05/28 11:42:13  17430s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.060, REAL:0.044, MEM:7409.9M, EPOCH TIME: 1748446933.126578
[05/28 11:42:13  17430s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:7409.9M, EPOCH TIME: 1748446933.126675
[05/28 11:42:13  17430s] For 14 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:7409.9M, EPOCH TIME: 1748446933.126967
[05/28 11:42:13  17430s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.070, REAL:0.047, MEM:7409.9M, EPOCH TIME: 1748446933.127056
[05/28 11:42:13  17430s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.070, REAL:0.047, MEM:7409.9M, EPOCH TIME: 1748446933.127133
[05/28 11:42:13  17430s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/28 11:42:13  17430s] *INFO: Second pass addFiller without DRC checking.
[05/28 11:42:13  17430s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:7409.9M, EPOCH TIME: 1748446933.127241
[05/28 11:42:13  17430s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:7409.9M, EPOCH TIME: 1748446933.127327
[05/28 11:42:13  17430s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:7409.9M, EPOCH TIME: 1748446933.127433
[05/28 11:42:13  17430s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:7409.9M, EPOCH TIME: 1748446933.127623
[05/28 11:42:13  17430s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:7409.9M, EPOCH TIME: 1748446933.127710
[05/28 11:42:13  17430s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:7409.9M, EPOCH TIME: 1748446933.127803
[05/28 11:42:13  17430s] AddFiller init all instances time CPU:0.000, REAL:0.000
[05/28 11:42:13  17430s] AddFiller main function time CPU:0.004, REAL:0.011
[05/28 11:42:13  17430s] Filler instance commit time CPU:0.000, REAL:0.000
[05/28 11:42:13  17430s] *INFO: Adding fillers to top-module.
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
[05/28 11:42:13  17430s] *INFO:   Added 47 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
[05/28 11:42:13  17430s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.020, REAL:0.012, MEM:7409.9M, EPOCH TIME: 1748446933.139876
[05/28 11:42:13  17430s] *INFO: Total 47 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[05/28 11:42:13  17430s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.020, REAL:0.012, MEM:7409.9M, EPOCH TIME: 1748446933.140043
[05/28 11:42:13  17430s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:7409.9M, EPOCH TIME: 1748446933.140122
[05/28 11:42:13  17430s] For 47 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:7409.9M, EPOCH TIME: 1748446933.140364
[05/28 11:42:13  17430s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.020, REAL:0.013, MEM:7409.9M, EPOCH TIME: 1748446933.140441
[05/28 11:42:13  17430s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.020, REAL:0.013, MEM:7409.9M, EPOCH TIME: 1748446933.140503
[05/28 11:42:13  17430s] Cell Context Constraint Violation:	47
[05/28 11:42:13  17430s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:7409.9M, EPOCH TIME: 1748446933.145217
[05/28 11:42:13  17430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2878).
[05/28 11:42:13  17430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:42:13  17430s] Cell TOP LLGs are deleted
[05/28 11:42:13  17430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:42:13  17430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:42:13  17430s] # Resetting pin-track-align track data.
[05/28 11:42:13  17430s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.050, REAL:0.046, MEM:7409.5M, EPOCH TIME: 1748446933.191227
[05/28 11:42:13  17430s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:4.890, REAL:5.260, MEM:7409.5M, EPOCH TIME: 1748446933.191366
[05/28 11:42:13  17430s] 
[05/28 11:42:13  17430s] *info: Ending signoffOptDesign: (totcpu=0:02:33, real=0:03:08, mem=7409.5M) 
[05/28 11:42:13  17430s] 
[05/28 11:42:13  17430s] true
[05/28 11:43:13  17443s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/28 11:43:13  17443s] <CMD> timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix TOP_signOff -outDir timingReports
[05/28 11:43:13  17443s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[05/28 11:43:13  17443s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[05/28 11:43:13  17443s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[05/28 11:43:13  17443s] *** timeDesign #5 [begin] () : totSession cpu/real = 4:50:43.5/18:00:20.7 (0.3), mem = 7414.4M
[05/28 11:43:13  17443s]  Reset EOS DB
[05/28 11:43:13  17443s] Ignoring AAE DB Resetting ...
[05/28 11:43:13  17443s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:43:13  17443s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:43:13  17443s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:43:13  17443s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_5De7fi.rcdb.d/TOP.rcdb.d': 1149 access done (mem: 7414.352M)
[05/28 11:43:13  17443s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/28 11:43:13  17443s] Type 'man IMPEXT-3493' for more detail.
[05/28 11:43:13  17443s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:43:15  17443s] 
[05/28 11:43:15  17443s] 
[05/28 11:43:15  17443s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[05/28 11:43:15  17443s] 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:43:15  17443s] ---------------------------------------------------------------------------------------------------------------
[05/28 11:43:15  17443s]                                   Copyright 2023 Cadence Design Systems,
[05/28 11:43:15  17443s] Inc.
[05/28 11:43:15  17443s] 
[05/28 11:43:15  17443s] 
[05/28 11:43:15  17443s] 
[05/28 11:43:15  17443s] INFO (EXTQRCXLOG-128) : Quantus command line:
[05/28 11:43:15  17443s]  Started at: 2025-May-28 11:43:15 (2025-May-28 15:43:15 GMT)
[05/28 11:43:15  17443s]  Executable:
[05/28 11:43:15  17443s] /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:43:15  17443s]  Options:     -cmd
[05/28 11:43:15  17443s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/qrc.cmd
[05/28 11:43:15  17443s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/qrc.def.gz
[05/28 11:43:15  17443s]  Current working directory:
[05/28 11:43:15  17443s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir
[05/28 11:43:15  17443s] 
[05/28 11:43:15  17443s] 
[05/28 11:43:15  17443s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[05/28 11:43:15  17443s] 
[05/28 11:43:15  17443s] extract \
[05/28 11:43:15  17443s] 	 -selection "all" \
[05/28 11:43:15  17443s] 	 -type "rc_coupled"
[05/28 11:43:15  17443s] extraction_setup \
[05/28 11:43:15  17443s] 	 -max_fracture_length 50 \
[05/28 11:43:15  17443s] 	 -promote_pin_pad "LOGICAL"
[05/28 11:43:15  17443s] filter_coupling_cap \
[05/28 11:43:15  17443s] 	 -cap_filtering_mode "absolute_and_relative" \
[05/28 11:43:15  17443s] 	 -coupling_cap_threshold_absolute 3.0 \
[05/28 11:43:15  17443s] 	 -coupling_cap_threshold_relative 0.03 \
[05/28 11:43:15  17443s] 	 -total_cap_threshold 5.0
[05/28 11:43:15  17443s] input_db -type def \
[05/28 11:43:15  17443s] 	 -lef_file_list_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/qrc.leflist"
[05/28 11:43:15  17443s] log_file \
[05/28 11:43:15  17443s] 	 -dump_options true \
[05/28 11:43:15  17443s] 	 -file_name "qrc_75591_20250528_11:43:13_68.log"
[05/28 11:43:15  17443s] output_db -type spef \
[05/28 11:43:15  17443s] 	 -short_incomplete_net_pins true \
[05/28 11:43:15  17443s] 	 -subtype "STANDARD"
[05/28 11:43:15  17443s] output_setup \
[05/28 11:43:15  17443s] 	 -compressed true \
[05/28 11:43:15  17443s] 	 -directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ" \
[05/28 11:43:15  17443s] 	 -file_name "TOP" \
[05/28 11:43:15  17443s] 	 -temporary_directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ"
[05/28 11:43:15  17443s] process_technology \
[05/28 11:43:15  17443s] 	 -technology_corner \
[05/28 11:43:15  17443s] 		"rc_fast" \
[05/28 11:43:15  17443s] 		"rc_slow" \
[05/28 11:43:15  17443s] 	 -technology_library_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/_qrc_techlib.defs" \
[05/28 11:43:15  17443s] 	 -technology_name "_qrc_tech_" \
[05/28 11:43:15  17443s] 	 -temperature \
[05/28 11:43:15  17443s] 		"25" \
[05/28 11:43:15  17443s] 		"25"
[05/28 11:43:15  17443s] 
[05/28 11:43:15  17443s] 
[05/28 11:43:15  17443s] 
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-102) : Starting at 2025-May-28 11:43:16 (2025-May-28 15:43:16 GMT) on host
[05/28 11:43:16  17443s] bioeebeanie.bioeelocal with pid 73190.
[05/28 11:43:16  17443s] Running binary as: 
[05/28 11:43:16  17443s]  /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:43:16  17443s] -cmd
[05/28 11:43:16  17443s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/qrc.cmd
[05/28 11:43:16  17443s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/qrc.def.gz
[05/28 11:43:16  17443s]  
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] WARNING (EXTGRMP-635) : The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-142) : Command line arguments:
[05/28 11:43:16  17443s] "-cmd"
[05/28 11:43:16  17443s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/qrc.cmd"
[05/28 11:43:16  17443s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/qrc.def.gz"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -copy_port_to_obs = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option log_file = "qrc_75591_20250528_11:43:13_68.log"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option log_file -message_config_file = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option log_file -max_error_messages = "100"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option log_file -max_warning_messages = "10"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option log_file -max_info_messages = "1000"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option process_technology -technology_name = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option EM_techname = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option process_technology -EM_WEE_clamping_factor = "0.7"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option input_db -libgen_library_name = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option graybox -type = "obs"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option graybox -use_macro_density = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_setup -directory_name =
[05/28 11:43:16  17443s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -units = "micron"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option user_comment = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[05/28 11:43:16  17443s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/.qrctemp"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_setup -file_name = "TOP"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -type spef -predefined_spef_cells_file = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option parasitic_reduction -enable_reduction = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option debug_log = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -type spef -subtype = "generic"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -type dspf -subtype = "none"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -type rcdb = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -hierarchy_delimiter = "/"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -busbit_delimiter = "[]"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -pin_delimiter = ":"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets_type = "no_pin one_pin
[05/28 11:43:16  17443s] disconnected_pin multiple_partitions floating_resistors"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -layout_scale = "1.0"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_setup -file_max_size = "9223372036854775807"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option log_file -dump_options = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -output_unrouted_nets = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -escape_special_characters = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option parasitic_reduction -max_frequency = "1.0e+08"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_setup -compressed = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option max_resistor_length = "50"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output setup   -max_message_in_shorts_file = "100"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option total_c_threshold = "5"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option parallel_options = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option metal_fill -enable_advanced_virtual_fill = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option metal_fill -type = "floating"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_conn_to_bump = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -lic_queue = "0"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -cerebrus_license_only = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -gds_file = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option density_check_method = "diearea"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option process_technology -technology_corner = "rc_fast rc_slow"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option process_technology -EM_technology_corner = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option process_technology -temperature = "25 25"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -enable_layer_bias = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -map_eeq_to_master = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -match_res_cap = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -type spef -use_name_map = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -type spef -name_map_start_index = "0"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option distributed_processing -timeout = "300"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option distributed_processing -num_of_trials = "0"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -type dspf -add_cap_prefix = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -type oa = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -enable_sensitivity_extraction = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option report_details = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_x = "0.0"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_y = "0.0"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_pushdown_blockages = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_setup -compress_temporary_files = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -disable_instances = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -disable_subnodes = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports -dump_erosion_info = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_width_drawn = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_parameters_unscaled = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -add_explicit_vias = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_cap_layers = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option capacitance -ground_net = "0"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_temp_coeff = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_setup -write_coupled_decoupled_files = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -gds_top_cell = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option input_db -directory_name = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option binary_input = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option binary_output = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_setup -enable_ieee_sensitivity = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option input_db -bump_map_file = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -enable_bump_instance = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -enable_tsv_instance = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -enable_TSV_STA_Cc_model = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_bump_model = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_tsv_model = "none"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option eco_file = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option enable_ws_r_scaling = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option log_file -strict_error_reporting = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option log_file -report_outside_die_area_object = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option output_setup -write_drc_violations = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option log_file -max_drc_messages = "1000"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option keep_ftv_terms = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option write_ftv_nets = "false"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option LEF files =
[05/28 11:43:16  17443s] "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:43:16  17443s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:43:16  17443s] /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option DEF files =
[05/28 11:43:16  17443s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/qrc.def.gz"
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option GDSII files = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option SPICE files = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option ignored macros = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-143) : Option black macros = ""
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-828) : Gds/Oasis InfoGds layer Map settings were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTHPY-253) : Extraction started at Wed May 28 11:43:16 2025.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTHPY-232) : Preprocessing stage started at Wed May 28 11:43:16 2025.
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] INFO (EXTGRMP-103) : Local job on bioeebeanie.bioeelocal obtained for resource 0 with 2 cores at
[05/28 11:43:16  17443s] 2025-May-28 11:43:16 (2025-May-28 15:43:16 GMT); 
[05/28 11:43:16  17443s] 
[05/28 11:43:16  17443s] WARNING (EXTGRMP-103) : Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:43:16  17443s] 
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] INFO (EXTGRMP-205) : Reading DEF file: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/qrc.def.gz
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-330) : LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:43:19  17443s] An error will be issued if its definition is required.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-605) : Layer "LV" will not be extracted and will be ignored.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-330) : LEF layer "RS" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:43:19  17443s] An error will be issued if its definition is required.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-605) : Layer "RS" will not be extracted and will be ignored.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR1" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:43:19  17443s] An error will be issued if its definition is required.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR1" will not be extracted and will be ignored.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR4" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:43:19  17443s] An error will be issued if its definition is required.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR4" will not be extracted and will be ignored.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR41" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:43:19  17443s] An error will be issued if its definition is required.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR41" will not be extracted and will be ignored.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR5" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:43:19  17443s] An error will be issued if its definition is required.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR5" will not be extracted and will be ignored.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR51" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:43:19  17443s] An error will be issued if its definition is required.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR51" will not be extracted and will be ignored.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR3" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:43:19  17443s] An error will be issued if its definition is required.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR3" will not be extracted and will be ignored.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR61" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:43:19  17443s] An error will be issued if its definition is required.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR61" will not be extracted and will be ignored.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-330) : LEF layer "MIXVT" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:43:19  17443s] An error will be issued if its definition is required.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] WARNING (EXTGRMP-605) : Layer "MIXVT" will not be extracted and will be ignored.
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:43:19  17443s] 
[05/28 11:43:19  17443s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef
[05/28 11:43:20  17443s] 
[05/28 11:43:20  17443s] INFO (EXTGRMP-195) : Reading VIAS section.
[05/28 11:43:20  17443s] 
[05/28 11:43:20  17443s] INFO (EXTGRMP-195) : Reading COMPONENTS section.
[05/28 11:43:20  17443s] 
[05/28 11:43:20  17443s] INFO (EXTGRMP-195) : Reading PINS section.
[05/28 11:43:20  17443s] 
[05/28 11:43:20  17443s] INFO (EXTGRMP-195) : Reading NETS section.
[05/28 11:43:20  17443s] 
[05/28 11:43:20  17443s] INFO (EXTGRMP-195) : Reading SPECIALNETS section.
[05/28 11:43:20  17443s] 
[05/28 11:43:20  17443s] WARNING (EXTGRMP-728) : Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:43:20  17443s] Check for all macro lefs.
[05/28 11:43:20  17443s] 
[05/28 11:43:20  17443s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[05/28 11:43:20  17443s] 
[05/28 11:43:20  17443s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files.
[05/28 11:43:20  17443s] 
[05/28 11:43:20  17443s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[05/28 11:43:20  17443s]   DEF/GDS/OASIS/LEF file 
[05/28 11:43:20  17443s]     does NOT contain MetalFill data. 
[05/28 11:43:20  17443s]   Techfile  
[05/28 11:43:20  17443s]     does     contain WEE data.     
[05/28 11:43:20  17443s]     does NOT contain Erosion data t=f( density ) 
[05/28 11:43:20  17443s]     does     contain R(w) data.    
[05/28 11:43:20  17443s]     does     contain R(w, s) data.  
[05/28 11:43:20  17443s]     does     contain TC(w) data.    
[05/28 11:43:20  17443s]     does     contain T/B enlargement data. 
[05/28 11:43:20  17443s]     does     contain Floating Metal Fill models. 
[05/28 11:43:20  17443s]     does     contain WBE data.
[05/28 11:43:20  17443s] 
[05/28 11:43:20  17443s] INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.
[05/28 11:43:20  17443s] 
[05/28 11:43:20  17443s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[05/28 11:43:20  17443s]  MetalFill        : OFF 
[05/28 11:43:20  17443s]  WEE Effects      : rc 
[05/28 11:43:20  17443s]  Erosion Effects  : n/a t=f(density) 
[05/28 11:43:20  17443s]  T/B Enlargements : ON 
[05/28 11:43:20  17443s]  R(w) Effects     : ON 
[05/28 11:43:20  17443s]  R(w,s) Effects   : ON 
[05/28 11:43:20  17443s]  TC(w) Effects    : ON 
[05/28 11:43:20  17443s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[05/28 11:43:22  17443s] 
[05/28 11:43:22  17443s] INFO (EXTGRMP-802) : Summary of license(s) checkout :
[05/28 11:43:22  17443s] 	1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of QTS520
[05/28 11:43:22  17443s] 
[05/28 11:43:22  17443s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[05/28 11:43:22  17443s] 
[05/28 11:43:22  17443s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_fast!
[05/28 11:43:22  17443s] 
[05/28 11:43:22  17443s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_slow!
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    1%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    2%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    3%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    4%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    5%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    6%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    7%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    8%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    9%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    10%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    11%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    12%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    13%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    14%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    15%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    16%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    17%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    18%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    19%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    20%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    21%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    22%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    23%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    24%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    25%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    26%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    27%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    28%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    29%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    30%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    31%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    32%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    33%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    34%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    35%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    36%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    37%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    38%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    39%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    40%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    41%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    42%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    43%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    44%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    45%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    46%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    47%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    48%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    49%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    50%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    51%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    52%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    53%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    54%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    55%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    56%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    57%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    58%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    59%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    60%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    61%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    62%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    63%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    64%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    65%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    66%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    67%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    68%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    69%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    70%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    71%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    72%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    73%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    74%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    75%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    76%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    77%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    78%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    79%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    80%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    81%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    82%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    83%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    84%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    85%
[05/28 11:43:23  17443s] 
[05/28 11:43:23  17443s] INFO (EXTSNZ-156) :    86%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    87%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    88%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    89%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    90%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    91%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    92%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    93%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    94%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    95%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    96%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    97%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    98%
[05/28 11:43:24  17443s] 
[05/28 11:43:24  17443s] INFO (EXTSNZ-156) :    99%
[05/28 11:43:25  17443s] 
[05/28 11:43:25  17443s] INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.
[05/28 11:43:25  17443s] 
[05/28 11:43:25  17443s] INFO (EXTHPY-102) : Processing of gray data completed successfully.
[05/28 11:43:25  17443s] 
[05/28 11:43:25  17443s] INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.
[05/28 11:43:25  17443s] 
[05/28 11:43:25  17443s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed May 28 11:43:25 2025 with 2 CPU(s).
[05/28 11:43:25  17443s] 
[05/28 11:43:25  17443s] INFO (EXTHPY-247) : Preprocessing stage:
[05/28 11:43:25  17443s]  Duration: 00:00:09, Max (Total) memory: 661 MB
[05/28 11:43:25  17443s]  Max (CPU) memory: 540 MB, Max (CPU) time: 00:00:03
[05/28 11:43:25  17443s] 
[05/28 11:43:25  17443s] INFO (EXTHPY-173) : Capacitance extraction started at Wed May 28 11:43:25 2025.
[05/28 11:43:27  17443s] 
[05/28 11:43:27  17443s] INFO (EXTHPY-268) : Optimized multi corner processing started
[05/28 11:43:27  17443s] 
[05/28 11:43:27  17443s] INFO (EXTHPY-262) : Techfile optimized loading enabled.
[05/28 11:43:30  17443s] 
[05/28 11:43:30  17443s] INFO (EXTHPY-103) : Extracting capacitance values.
[05/28 11:43:30  17443s] 
[05/28 11:43:30  17443s] INFO (EXTHPY-267) :  
[05/28 11:43:30  17443s]  DESIGN                       : TOP
[05/28 11:43:30  17443s]  DEF/OA DIEAREA BBOX          : 0 0 67860 68000
[05/28 11:43:30  17443s]  DEF/OA UNITS                 : 1000
[05/28 11:43:30  17443s]  FINAL SCALE FACTOR           : 1
[05/28 11:43:30  17443s]  
[05/28 11:43:30  17443s]  ESTIMATED COMPRESSED DEF SIZE: 236614
[05/28 11:43:30  17443s]  TILE SIZE                    : 25x25 squm
[05/28 11:43:30  17443s]  TILE COUNT                   : 9
[05/28 11:43:30  17443s]  CLUSTER SIZE                 : 257
[05/28 11:43:30  17443s]  CAPDB PARTITIONS             : 16
[05/28 11:43:30  17443s] 
[05/28 11:43:30  17443s] INFO (EXTHPY-104) :    0%
[05/28 11:43:30  17443s] 
[05/28 11:43:30  17443s] INFO (EXTHPY-104) :    100%
[05/28 11:43:30  17443s] 
[05/28 11:43:30  17443s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed May 28 11:43:30 2025 with 2 CPU(s).
[05/28 11:43:30  17443s] 
[05/28 11:43:30  17443s] INFO (EXTHPY-248) : Capacitance extraction:
[05/28 11:43:30  17443s]  Duration: 00:00:05, Max (Total) memory: 897 MB
[05/28 11:43:30  17443s]  Max (CPU) memory: 541 MB, Max (CPU) time: 00:00:04
[05/28 11:43:30  17443s] 
[05/28 11:43:30  17443s] INFO (EXTHPY-175) : Output generation started at Wed May 28 11:43:30 2025.
[05/28 11:43:30  17443s] 
[05/28 11:43:30  17443s] INFO (EXTSNZ-156) :    0%
[05/28 11:43:31  17443s] 
[05/28 11:43:31  17443s] INFO (EXTHPY-176) : Output generation completed successfully at Wed May 28 11:43:31 2025 with 2 CPU(s).
[05/28 11:43:31  17443s] 
[05/28 11:43:31  17443s] INFO (EXTHPY-249) : Output generation:
[05/28 11:43:31  17443s]  Duration: 00:00:01, Max (Total) memory: 895 MB
[05/28 11:43:31  17443s]  Max (CPU) memory: 544 MB, Max (CPU) time: 00:00:00
[05/28 11:43:31  17443s] 
[05/28 11:43:31  17443s] INFO (EXTHPY-143) : ---Summary of Stage Duration
[05/28 11:43:31  17443s]  Preprocessing stage:
[05/28 11:43:31  17443s]  Duration: 00:00:09, Max (Total) memory: 661 MB
[05/28 11:43:31  17443s]  Max (CPU) memory: 540 MB, Max (CPU) time: 00:00:03
[05/28 11:43:31  17443s]  Capacitance extraction:
[05/28 11:43:31  17443s]  Duration: 00:00:05, Max (Total) memory: 897 MB
[05/28 11:43:31  17443s]  Max (CPU) memory: 541 MB, Max (CPU) time: 00:00:04
[05/28 11:43:31  17443s]  Output generation:
[05/28 11:43:31  17443s]  Duration: 00:00:01, Max (Total) memory: 895 MB
[05/28 11:43:31  17443s]  Max (CPU) memory: 544 MB, Max (CPU) time: 00:00:00
[05/28 11:43:31  17443s] 
[05/28 11:43:31  17443s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter1: 2029
[05/28 11:43:31  17443s] 
[05/28 11:43:31  17443s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter2: 1.48608 (from techfile)
[05/28 11:43:31  17443s] 
[05/28 11:43:31  17443s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter3: YES
[05/28 11:43:32  17443s] 
[05/28 11:43:32  17443s] INFO (EXTHPY-254) : Extraction completed successfully at Wed May 28 11:43:32 2025.
[05/28 11:43:36  17443s] 
[05/28 11:43:36  17443s] Warning message summary: 
[05/28 11:43:36  17443s] 
[05/28 11:43:36  17443s] Message Code(ID)   Count     Message
[05/28 11:43:36  17443s] =================|=========|=======================================================================================================================
[05/28 11:43:36  17443s] EXTGRMP-103       1          Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:43:36  17443s] 
[05/28 11:43:36  17443s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:43:36  17443s] EXTGRMP-330       10         LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:43:36  17443s] An error will be issued if its definition is required.
[05/28 11:43:36  17443s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:43:36  17443s] EXTGRMP-414       1          No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:43:36  17443s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:43:36  17443s] EXTGRMP-605       10         Layer "LV" will not be extracted and will be ignored.
[05/28 11:43:36  17443s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:43:36  17443s] EXTGRMP-635       1          The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:43:36  17443s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:43:36  17443s] EXTGRMP-728       1          Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:43:36  17443s] Check for all macro lefs.
[05/28 11:43:36  17443s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:43:36  17443s]  
[05/28 11:43:36  17443s] 
[05/28 11:43:36  17443s] TOTAL WARNINGS: 24 
[05/28 11:43:36  17443s] TOTAL ERRORS: 0 
[05/28 11:43:36  17443s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:43:36  17443s] ----
[05/28 11:43:36  17443s] 
[05/28 11:43:36  17443s] Ending at 2025-May-28 11:43:36 (2025-May-28 15:43:36 GMT).
[05/28 11:43:36  17443s] 
[05/28 11:43:36  17443s]  Tool:                    Cadence Quantus Extraction 64-bit
[05/28 11:43:36  17443s]  Version:                 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:43:36  17443s]  IR Build No:             215 
[05/28 11:43:36  17443s]  Techfile:                
[05/28 11:43:36  17443s]     rc_fast
[05/28 11:43:36  17443s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/_qrc_techdir/rc_fast/qrcTechFile
[05/28 11:43:36  17443s] ; version: 22.1.1-p041
[05/28 11:43:36  17443s]     rc_slow
[05/28 11:43:36  17443s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/_qrc_techdir/rc_slow/qrcTechFile
[05/28 11:43:36  17443s] ; version: 22.1.1-p041 
[05/28 11:43:36  17443s]  License(s) used:         1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of
[05/28 11:43:36  17443s] QTS520 
[05/28 11:43:36  17443s]  User Name:               ssokolovskiy
[05/28 11:43:36  17443s]  Host Name:               bioeebeanie.bioeelocal
[05/28 11:43:36  17443s]  Host OS Release:         Linux 3.10.0-1160.66.1.el7.x86_64
[05/28 11:43:36  17443s]  Host OS Version:         #1 SMP Wed Apr 27 20:34:34 UTC 2022
[05/28 11:43:36  17443s]  CPU Model Name:          Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz
[05/28 11:43:36  17443s]  L1d Cache:               32K
[05/28 11:43:36  17443s]  L1i Cache:               32K
[05/28 11:43:36  17443s]  L2 Cache:                4096K
[05/28 11:43:36  17443s]  L3 Cache:                16384K
[05/28 11:43:36  17443s]  Memory:                  590 GB
[05/28 11:43:36  17443s]  Run duration:            00:00:06 CPU time, 00:00:20 clock time
[05/28 11:43:36  17443s]  Max (Total) memory used: 897 MB
[05/28 11:43:36  17443s]  Max (CPU) memory used:   544 MB
[05/28 11:43:36  17443s]  Max Temp-Directory used: 4 MB
[05/28 11:43:36  17443s]  Nets/hour:               690K nets/CPU-hr, 207K nets/clock-hr
[05/28 11:43:36  17443s]  Design data:
[05/28 11:43:36  17443s]     Components:           2878
[05/28 11:43:36  17443s]     Phy components:       1749
[05/28 11:43:36  17443s]     Nets:                 1150
[05/28 11:43:36  17443s]     Unconnected pins:     0
[05/28 11:43:36  17443s]  Warning messages:        24
[05/28 11:43:36  17443s]  Error messages:          0
[05/28 11:43:36  17443s] 
[05/28 11:43:36  17443s] Exit code 0.
[05/28 11:43:36  17443s] Cadence Quantus Extraction completed successfully at 2025-May-28 11:43:36
[05/28 11:43:36  17443s] (2025-May-28 15:43:36 GMT).
[05/28 11:43:40  17469s] *** qrc completed. ***
[05/28 11:43:40  17469s] QRC-ILM-RC-DEFAULT: 'read_parasitics -starN -extended -rc_corner rc_fast /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/TOP_rc_fast_25.spef.gz -rc_corner rc_slow /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/TOP_rc_slow_25.spef.gz'...
[05/28 11:43:40  17469s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 7414.352M)
[05/28 11:43:40  17469s] Following parasitics specified for RC corner rc_fast:
[05/28 11:43:40  17469s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/TOP_rc_fast_25.spef.gz (spef)
[05/28 11:43:40  17469s] Following parasitics specified for RC corner rc_slow:
[05/28 11:43:40  17469s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/TOP_rc_slow_25.spef.gz (spef)
[05/28 11:43:40  17469s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/TOP_rc_slow_25.spef.gz specified
[05/28 11:43:40  17469s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/TOP_rc_fast_25.spef.gz specified
[05/28 11:43:41  17470s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/TOP_rc_slow_25.spef.gz  -rc_corner rc_slow -starN -extended 
[05/28 11:43:41  17470s] WARNING (IMPEXT-3315): Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[05/28 11:43:41  17470s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/TOP_rc_fast_25.spef.gz  -rc_corner rc_fast -starN -extended 
[05/28 11:43:42  17470s] Start spef parsing (MEM=7414.35).
[05/28 11:43:42  17470s] Number of corners: 2
[05/28 11:43:42  17470s] Number of parallel threads processing the nets is: 1
[05/28 11:43:42  17470s] Maximum backlog used in parser: 50.
[05/28 11:43:42  17470s] Reading multiple SPEF files in parallel.
[05/28 11:43:42  17470s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_wjuxqc.rcdb.d/TOP.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 7422.4M)
[05/28 11:43:42  17470s] Creating parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_wjuxqc.rcdb.d/TOP.rcdb.d' for storing RC.
[05/28 11:43:42  17470s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/TOP_rc_fast_25.spef.gz.
[05/28 11:43:42  17470s] Number of Resistors     : 7546
[05/28 11:43:42  17470s] Number of Ground Caps   : 8209
[05/28 11:43:42  17470s] Number of Coupling Caps : 318
[05/28 11:43:42  17470s] 
[05/28 11:43:42  17470s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_3qgYHZ/TOP_rc_slow_25.spef.gz.
[05/28 11:43:42  17470s] Number of Resistors     : 7546
[05/28 11:43:42  17470s] Number of Ground Caps   : 8211
[05/28 11:43:42  17470s] Number of Coupling Caps : 304
[05/28 11:43:42  17470s] 
[05/28 11:43:42  17470s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_wjuxqc.rcdb.d/TOP.rcdb.d Creation Completed (CPU Time= 0:00:00.4  MEM= 7478.4M)
[05/28 11:43:42  17470s] End spef parsing (MEM=7440.37 CPU=0:00:00.4 REAL=0:00:00.0).
[05/28 11:43:42  17470s] Spef for RC Corner 'rc_slow' was previously specified. Dropping the previous specification.
[05/28 11:43:42  17470s] Spef for RC Corner 'rc_fast' was previously specified. Dropping the previous specification.
[05/28 11:43:42  17470s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_wjuxqc.rcdb.d/TOP.rcdb.d' for reading (mem: 7440.367M)
[05/28 11:43:42  17470s] Cell TOP, hinst 
[05/28 11:43:42  17470s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_wjuxqc.rcdb.d/TOP.rcdb.d': 0 access done (mem: 7440.367M)
[05/28 11:43:42  17470s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7440.367M)
[05/28 11:43:42  17470s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_RmBjGn.rcdb.d/TOP.rcdb.d' for reading (mem: 7440.367M)
[05/28 11:43:43  17471s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_RmBjGn.rcdb.d/TOP.rcdb.d': 0 access done (mem: 7440.367M)
[05/28 11:43:43  17471s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=7440.367M)
[05/28 11:43:43  17471s] Done read_parasitics... (cpu: 0:00:01.7 real: 0:00:03.0 mem: 7440.367M)
[05/28 11:43:43  17471s] Effort level <high> specified for reg2reg path_group
[05/28 11:43:44  17471s] Cell TOP LLGs are deleted
[05/28 11:43:44  17471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:43:44  17471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:43:44  17471s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7466.5M, EPOCH TIME: 1748447024.307410
[05/28 11:43:44  17471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:43:44  17471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:43:44  17471s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7466.5M, EPOCH TIME: 1748447024.308295
[05/28 11:43:44  17471s] Max number of tech site patterns supported in site array is 256.
[05/28 11:43:44  17471s] Core basic site is GF22_DST
[05/28 11:43:44  17472s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:43:44  17472s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 11:43:44  17472s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:43:44  17472s] SiteArray: use 430,080 bytes
[05/28 11:43:44  17472s] SiteArray: current memory after site array memory allocation 7466.9M
[05/28 11:43:44  17472s] SiteArray: FP blocked sites are writable
[05/28 11:43:44  17472s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:7466.9M, EPOCH TIME: 1748447024.521717
[05/28 11:43:44  17472s] Process 336 wires and vias for routing blockage analysis
[05/28 11:43:44  17472s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:7466.9M, EPOCH TIME: 1748447024.521907
[05/28 11:43:44  17472s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:43:44  17472s] Atter site array init, number of instance map data is 0.
[05/28 11:43:44  17472s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.300, REAL:0.296, MEM:7466.9M, EPOCH TIME: 1748447024.604470
[05/28 11:43:44  17472s] 
[05/28 11:43:44  17472s] 
[05/28 11:43:44  17472s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:43:44  17472s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.300, REAL:0.300, MEM:7466.9M, EPOCH TIME: 1748447024.606957
[05/28 11:43:44  17472s] Cell TOP LLGs are deleted
[05/28 11:43:44  17472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:43:44  17472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:43:44  17472s] OPTC: user 20.0
[05/28 11:43:44  17472s] Starting delay calculation for Hold views
[05/28 11:43:45  17472s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 11:43:45  17472s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 11:43:45  17472s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 11:43:48  17473s] #################################################################################
[05/28 11:43:48  17473s] # Design Stage: PostRoute
[05/28 11:43:48  17473s] # Design Name: TOP
[05/28 11:43:48  17473s] # Design Mode: 22nm
[05/28 11:43:48  17473s] # Analysis Mode: MMMC OCV 
[05/28 11:43:48  17473s] # Parasitics Mode: SPEF/RCDB 
[05/28 11:43:48  17473s] # Signoff Settings: SI On 
[05/28 11:43:48  17473s] #################################################################################
[05/28 11:43:48  17473s] AAE_INFO: 1 threads acquired from CTE.
[05/28 11:43:48  17473s] Setting infinite Tws ...
[05/28 11:43:48  17473s] First Iteration Infinite Tw... 
[05/28 11:43:48  17473s] Calculate late delays in OCV mode...
[05/28 11:43:48  17473s] Calculate early delays in OCV mode...
[05/28 11:43:48  17473s] Topological Sorting (REAL = 0:00:00.0, MEM = 7481.5M, InitMEM = 7481.5M)
[05/28 11:43:48  17473s] Start delay calculation (fullDC) (1 T). (MEM=6479.84)
[05/28 11:43:48  17473s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 11:43:48  17473s] End AAE Lib Interpolated Model. (MEM=7481.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:43:48  17473s]  Report initialization with DMWrite ... (0, Best)
[05/28 11:43:48  17473s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_RmBjGn.rcdb.d/TOP.rcdb.d' for reading (mem: 7481.520M)
[05/28 11:43:48  17473s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7481.5M)
[05/28 11:43:48  17474s] Total number of fetched objects 1150
[05/28 11:43:48  17474s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:43:48  17474s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:43:48  17474s] End delay calculation. (MEM=6489.39 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 11:43:48  17474s] End delay calculation (fullDC). (MEM=6489.39 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 11:43:48  17474s] esiiDumpWaveformsThread is successfull 1 
[05/28 11:43:48  17474s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_HJWT95/.AAE_75591/waveform.data in separate thread...
[05/28 11:43:48  17474s] Finish pthread dumping compressed waveforms.
[05/28 11:43:48  17474s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 7534.3M) ***
[05/28 11:43:49  17474s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7542.3M)
[05/28 11:43:49  17474s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 11:43:49  17474s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7542.3M)
[05/28 11:43:49  17474s] Starting SI iteration 2
[05/28 11:43:49  17474s] Calculate late delays in OCV mode...
[05/28 11:43:49  17474s] Calculate early delays in OCV mode...
[05/28 11:43:49  17474s] Start delay calculation (fullDC) (1 T). (MEM=6496.98)
[05/28 11:43:49  17474s] End AAE Lib Interpolated Model. (MEM=7473.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:43:49  17474s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:43:49  17474s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:43:49  17474s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:43:49  17474s] Total number of fetched objects 1150
[05/28 11:43:49  17474s] AAE_INFO-618: Total number of nets in the design is 1152,  19.9 percent of the nets selected for SI analysis
[05/28 11:43:49  17474s] End delay calculation. (MEM=6497.87 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:43:49  17474s] End delay calculation (fullDC). (MEM=6497.87 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:43:49  17474s] Swap out waveforms (MEM=7536.08 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:43:49  17474s] Save and delete waveform data /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_HJWT95/.AAE_75591/waveform.data ...
[05/28 11:43:49  17474s] Finish pthread dumping timing data and compressed waveforms.
[05/28 11:43:49  17474s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 7536.1M) ***
[05/28 11:43:49  17474s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:05.0 totSessionCpu=4:51:15 mem=7544.1M)
[05/28 11:43:49  17475s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.095  | -0.071  | -0.095  |
|           TNS (ns):| -10.980 | -10.453 | -1.016  |
|    Violating Paths:|   229   |   221   |   31    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 14.364%
       (92.343% with Fillers)
------------------------------------------------------------------

[05/28 11:43:49  17475s] Reported timing to dir timingReports
[05/28 11:43:49  17475s] Total CPU time: 31.69 sec
[05/28 11:43:49  17475s] Total Real time: 36.0 sec
[05/28 11:43:49  17475s] Total Memory Usage: 7431.347656 Mbytes
[05/28 11:43:49  17475s] Reset AAE Options
[05/28 11:43:49  17475s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:43:49  17475s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[05/28 11:43:49  17475s] *** timeDesign #5 [finish] () : cpu/real = 0:00:31.7/0:00:35.8 (0.9), totSession cpu/real = 4:51:15.2/18:00:56.5 (0.3), mem = 7431.3M
[05/28 11:43:49  17475s] 
[05/28 11:43:49  17475s] =============================================================================================
[05/28 11:43:49  17475s]  Final TAT Report : timeDesign #5                                               23.10-p003_1
[05/28 11:43:49  17475s] =============================================================================================
[05/28 11:43:49  17475s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 11:43:49  17475s] ---------------------------------------------------------------------------------------------
[05/28 11:43:49  17475s] [ OptSummaryReport       ]      1   0:00:00.4  (   1.0 % )     0:00:05.3 /  0:00:03.3    0.6
[05/28 11:43:49  17475s] [ ExtractRC              ]      1   0:00:29.8  (  83.3 % )     0:00:29.8 /  0:00:28.0    0.9
[05/28 11:43:49  17475s] [ UpdateTimingGraph      ]      1   0:00:04.1  (  11.4 % )     0:00:04.8 /  0:00:02.8    0.6
[05/28 11:43:49  17475s] [ FullDelayCalc          ]      2   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 11:43:49  17475s] [ TimingUpdate           ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 11:43:49  17475s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 11:43:49  17475s] [ GenerateReports        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 11:43:49  17475s] [ MISC                   ]          0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.4    0.7
[05/28 11:43:49  17475s] ---------------------------------------------------------------------------------------------
[05/28 11:43:49  17475s]  timeDesign #5 TOTAL                0:00:35.8  ( 100.0 % )     0:00:35.8 /  0:00:31.7    0.9
[05/28 11:43:49  17475s] ---------------------------------------------------------------------------------------------
[05/28 11:43:49  17475s] 
[05/28 11:44:25  17482s] invalid command name "verify_drcv"
[05/28 11:44:27  17483s] <CMD> verify_drc
[05/28 11:44:27  17483s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 11:44:27  17483s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 11:44:27  17483s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 11:44:27  17483s]  *** Starting Verify DRC (MEM: 7436.2) ***
[05/28 11:44:27  17483s] 
[05/28 11:44:27  17483s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:44:27  17483s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:44:27  17483s]   VERIFY DRC ...... Starting Verification
[05/28 11:44:27  17483s]   VERIFY DRC ...... Initializing
[05/28 11:44:27  17483s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 11:44:27  17483s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 11:44:27  17483s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 11:44:27  17483s]   VERIFY DRC ...... Using new threading
[05/28 11:44:27  17483s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 11:44:27  17483s]   VERIFY DRC ...... Sub-Area : 1 complete 9 Viols.
[05/28 11:44:27  17483s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 11:44:27  17483s]   VERIFY DRC ...... Sub-Area : 2 complete 8 Viols.
[05/28 11:44:27  17483s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 11:44:28  17484s]   VERIFY DRC ...... Sub-Area : 3 complete 18 Viols.
[05/28 11:44:28  17484s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 11:44:28  17484s]   VERIFY DRC ...... Sub-Area : 4 complete 11 Viols.
[05/28 11:44:28  17484s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 11:44:28  17484s]   VERIFY DRC ...... Using new threading
[05/28 11:44:28  17484s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 11:44:28  17484s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 11:44:28  17484s] 
[05/28 11:44:28  17484s]   Verification Complete : 46 Viols.
[05/28 11:44:28  17484s] 
[05/28 11:44:28  17484s]  Violation Summary By Layer and Type:
[05/28 11:44:28  17484s] 
[05/28 11:44:28  17484s] 	          Short    Color   EOLCol   MetSpc   CutSpc   CShort      Enc   Totals
[05/28 11:44:28  17484s] 	M1           18       10       10        1        0        0        0       39
[05/28 11:44:28  17484s] 	V1            0        0        0        0        1        1        1        3
[05/28 11:44:28  17484s] 	M2            1        2        0        1        0        0        0        4
[05/28 11:44:28  17484s] 	Totals       19       12       10        2        1        1        1       46
[05/28 11:44:28  17484s] 
[05/28 11:44:28  17484s]  *** End Verify DRC (CPU TIME: 0:00:01.1  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 11:44:28  17484s] 
[05/28 11:45:33  17497s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[05/28 11:45:34  17498s] Deleting AAE DB and timing data for delay calculations...
[05/28 11:45:34  17498s] AAE DB initialization (MEM=7707.26 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:45:34  17498s] *** timeDesign #6 [begin] () : totSession cpu/real = 4:51:38.3/18:02:41.6 (0.3), mem = 7705.3M
[05/28 11:45:34  17498s] Reset Parastics called with the command reset_parasiticsClosing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_RmBjGn.rcdb.d/TOP.rcdb.d': 1149 access done (mem: 7705.262M)
[05/28 11:45:35  17498s]  Reset EOS DB
[05/28 11:45:35  17498s] Ignoring AAE DB Resetting ...
[05/28 11:45:35  17498s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:45:36  17498s] 
[05/28 11:45:36  17498s] 
[05/28 11:45:36  17498s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[05/28 11:45:36  17498s] 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:45:36  17498s] ---------------------------------------------------------------------------------------------------------------
[05/28 11:45:36  17498s]                                   Copyright 2023 Cadence Design Systems,
[05/28 11:45:36  17498s] Inc.
[05/28 11:45:36  17498s] 
[05/28 11:45:36  17498s] 
[05/28 11:45:36  17498s] 
[05/28 11:45:36  17498s] INFO (EXTQRCXLOG-128) : Quantus command line:
[05/28 11:45:36  17498s]  Started at: 2025-May-28 11:45:36 (2025-May-28 15:45:36 GMT)
[05/28 11:45:36  17498s]  Executable:
[05/28 11:45:36  17498s] /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:45:36  17498s]  Options:     -cmd
[05/28 11:45:36  17498s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/qrc.cmd
[05/28 11:45:36  17498s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/qrc.def.gz
[05/28 11:45:36  17498s]  Current working directory:
[05/28 11:45:36  17498s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir
[05/28 11:45:36  17498s] 
[05/28 11:45:36  17498s] 
[05/28 11:45:36  17498s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[05/28 11:45:36  17498s] 
[05/28 11:45:36  17498s] extract \
[05/28 11:45:36  17498s] 	 -selection "all" \
[05/28 11:45:36  17498s] 	 -type "rc_coupled"
[05/28 11:45:36  17498s] extraction_setup \
[05/28 11:45:36  17498s] 	 -promote_pin_pad "LOGICAL"
[05/28 11:45:36  17498s] filter_coupling_cap \
[05/28 11:45:36  17498s] 	 -cap_filtering_mode "absolute_and_relative" \
[05/28 11:45:36  17498s] 	 -coupling_cap_threshold_absolute 3.0 \
[05/28 11:45:36  17498s] 	 -coupling_cap_threshold_relative 0.03 \
[05/28 11:45:36  17498s] 	 -total_cap_threshold 5.0
[05/28 11:45:36  17498s] input_db -type def \
[05/28 11:45:36  17498s] 	 -lef_file_list_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/qrc.leflist"
[05/28 11:45:36  17498s] log_file \
[05/28 11:45:36  17498s] 	 -dump_options true \
[05/28 11:45:36  17498s] 	 -file_name "qrc_75591_20250528_11:45:35_25.log"
[05/28 11:45:36  17498s] output_db -type spef \
[05/28 11:45:36  17498s] 	 -short_incomplete_net_pins true \
[05/28 11:45:36  17498s] 	 -subtype "EXTENDED"
[05/28 11:45:36  17498s] output_setup \
[05/28 11:45:36  17498s] 	 -compressed true \
[05/28 11:45:36  17498s] 	 -directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN" \
[05/28 11:45:36  17498s] 	 -file_name "TOP" \
[05/28 11:45:36  17498s] 	 -temporary_directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN"
[05/28 11:45:36  17498s] process_technology \
[05/28 11:45:36  17498s] 	 -technology_corner \
[05/28 11:45:36  17498s] 		"rc_fast" \
[05/28 11:45:36  17498s] 		"rc_slow" \
[05/28 11:45:36  17498s] 	 -technology_library_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/_qrc_techlib.defs" \
[05/28 11:45:36  17498s] 	 -technology_name "_qrc_tech_" \
[05/28 11:45:36  17498s] 	 -temperature \
[05/28 11:45:36  17498s] 		"25" \
[05/28 11:45:36  17498s] 		"25"
[05/28 11:45:36  17498s] 
[05/28 11:45:36  17498s] 
[05/28 11:45:36  17498s] 
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-102) : Starting at 2025-May-28 11:45:37 (2025-May-28 15:45:37 GMT) on host
[05/28 11:45:37  17498s] bioeebeanie.bioeelocal with pid 76208.
[05/28 11:45:37  17498s] Running binary as: 
[05/28 11:45:37  17498s]  /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:45:37  17498s] -cmd
[05/28 11:45:37  17498s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/qrc.cmd
[05/28 11:45:37  17498s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/qrc.def.gz
[05/28 11:45:37  17498s]  
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] WARNING (EXTGRMP-635) : The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-142) : Command line arguments:
[05/28 11:45:37  17498s] "-cmd"
[05/28 11:45:37  17498s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/qrc.cmd"
[05/28 11:45:37  17498s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/qrc.def.gz"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -copy_port_to_obs = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option log_file = "qrc_75591_20250528_11:45:35_25.log"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option log_file -message_config_file = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option log_file -max_error_messages = "100"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option log_file -max_warning_messages = "10"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option log_file -max_info_messages = "1000"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option process_technology -technology_name = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option EM_techname = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option process_technology -EM_WEE_clamping_factor = "0.7"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option input_db -libgen_library_name = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option graybox -type = "obs"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option graybox -use_macro_density = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_setup -directory_name =
[05/28 11:45:37  17498s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -units = "micron"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option user_comment = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[05/28 11:45:37  17498s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/.qrctemp"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_setup -file_name = "TOP"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -type spef -predefined_spef_cells_file = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option parasitic_reduction -enable_reduction = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option debug_log = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -type spef -subtype = "extended"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -type dspf -subtype = "none"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -type rcdb = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -hierarchy_delimiter = "/"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -busbit_delimiter = "[]"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -pin_delimiter = ":"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets_type = "no_pin one_pin
[05/28 11:45:37  17498s] disconnected_pin multiple_partitions floating_resistors"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -layout_scale = "1.0"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_setup -file_max_size = "9223372036854775807"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option log_file -dump_options = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -output_unrouted_nets = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -escape_special_characters = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option parasitic_reduction -max_frequency = "1.0e+08"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_setup -compressed = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option max_resistor_length = "25"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output setup   -max_message_in_shorts_file = "100"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option total_c_threshold = "5"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option parallel_options = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option metal_fill -enable_advanced_virtual_fill = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option metal_fill -type = "floating"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_conn_to_bump = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -lic_queue = "0"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -cerebrus_license_only = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -gds_file = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option density_check_method = "diearea"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option process_technology -technology_corner = "rc_fast rc_slow"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option process_technology -EM_technology_corner = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option process_technology -temperature = "25 25"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -enable_layer_bias = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -map_eeq_to_master = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -match_res_cap = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -type spef -use_name_map = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -type spef -name_map_start_index = "0"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option distributed_processing -timeout = "300"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option distributed_processing -num_of_trials = "0"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -type dspf -add_cap_prefix = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -type oa = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -enable_sensitivity_extraction = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option report_details = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_x = "0.0"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_y = "0.0"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_pushdown_blockages = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_setup -compress_temporary_files = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -disable_instances = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -disable_subnodes = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports -dump_erosion_info = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_width_drawn = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_parameters_unscaled = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -add_explicit_vias = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_cap_layers = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option capacitance -ground_net = "0"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_temp_coeff = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_setup -write_coupled_decoupled_files = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -gds_top_cell = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option input_db -directory_name = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option binary_input = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option binary_output = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_setup -enable_ieee_sensitivity = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option input_db -bump_map_file = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -enable_bump_instance = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -enable_tsv_instance = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -enable_TSV_STA_Cc_model = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_bump_model = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_tsv_model = "none"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option eco_file = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option enable_ws_r_scaling = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option log_file -strict_error_reporting = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option log_file -report_outside_die_area_object = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option output_setup -write_drc_violations = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option log_file -max_drc_messages = "1000"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option keep_ftv_terms = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option write_ftv_nets = "false"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option LEF files =
[05/28 11:45:37  17498s] "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:45:37  17498s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:45:37  17498s] /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option DEF files =
[05/28 11:45:37  17498s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/qrc.def.gz"
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option GDSII files = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option SPICE files = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option ignored macros = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-143) : Option black macros = ""
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-828) : Gds/Oasis InfoGds layer Map settings were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTHPY-253) : Extraction started at Wed May 28 11:45:37 2025.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTHPY-232) : Preprocessing stage started at Wed May 28 11:45:37 2025.
[05/28 11:45:37  17498s] 
[05/28 11:45:37  17498s] INFO (EXTGRMP-103) : Local job on bioeebeanie.bioeelocal obtained for resource 0 with 2 cores at
[05/28 11:45:37  17498s] 2025-May-28 11:45:37 (2025-May-28 15:45:37 GMT); 
[05/28 11:45:38  17498s] 
[05/28 11:45:38  17498s] WARNING (EXTGRMP-103) : Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:45:38  17498s] 
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] INFO (EXTGRMP-205) : Reading DEF file: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/qrc.def.gz
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-330) : LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:45:40  17498s] An error will be issued if its definition is required.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-605) : Layer "LV" will not be extracted and will be ignored.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-330) : LEF layer "RS" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:45:40  17498s] An error will be issued if its definition is required.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-605) : Layer "RS" will not be extracted and will be ignored.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR1" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:45:40  17498s] An error will be issued if its definition is required.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR1" will not be extracted and will be ignored.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR4" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:45:40  17498s] An error will be issued if its definition is required.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR4" will not be extracted and will be ignored.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR41" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:45:40  17498s] An error will be issued if its definition is required.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR41" will not be extracted and will be ignored.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR5" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:45:40  17498s] An error will be issued if its definition is required.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR5" will not be extracted and will be ignored.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR51" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:45:40  17498s] An error will be issued if its definition is required.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR51" will not be extracted and will be ignored.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR3" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:45:40  17498s] An error will be issued if its definition is required.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR3" will not be extracted and will be ignored.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR61" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:45:40  17498s] An error will be issued if its definition is required.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR61" will not be extracted and will be ignored.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-330) : LEF layer "MIXVT" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:45:40  17498s] An error will be issued if its definition is required.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] WARNING (EXTGRMP-605) : Layer "MIXVT" will not be extracted and will be ignored.
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:45:40  17498s] 
[05/28 11:45:40  17498s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef
[05/28 11:45:41  17498s] 
[05/28 11:45:41  17498s] INFO (EXTGRMP-195) : Reading VIAS section.
[05/28 11:45:41  17498s] 
[05/28 11:45:41  17498s] INFO (EXTGRMP-195) : Reading COMPONENTS section.
[05/28 11:45:41  17498s] 
[05/28 11:45:41  17498s] INFO (EXTGRMP-195) : Reading PINS section.
[05/28 11:45:41  17498s] 
[05/28 11:45:41  17498s] INFO (EXTGRMP-195) : Reading NETS section.
[05/28 11:45:41  17498s] 
[05/28 11:45:41  17498s] INFO (EXTGRMP-195) : Reading SPECIALNETS section.
[05/28 11:45:42  17498s] 
[05/28 11:45:42  17498s] WARNING (EXTGRMP-728) : Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:45:42  17498s] Check for all macro lefs.
[05/28 11:45:42  17498s] 
[05/28 11:45:42  17498s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[05/28 11:45:42  17498s] 
[05/28 11:45:42  17498s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files.
[05/28 11:45:42  17498s] 
[05/28 11:45:42  17498s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[05/28 11:45:42  17498s]   DEF/GDS/OASIS/LEF file 
[05/28 11:45:42  17498s]     does NOT contain MetalFill data. 
[05/28 11:45:42  17498s]   Techfile  
[05/28 11:45:42  17498s]     does     contain WEE data.     
[05/28 11:45:42  17498s]     does NOT contain Erosion data t=f( density ) 
[05/28 11:45:42  17498s]     does     contain R(w) data.    
[05/28 11:45:42  17498s]     does     contain R(w, s) data.  
[05/28 11:45:42  17498s]     does     contain TC(w) data.    
[05/28 11:45:42  17498s]     does     contain T/B enlargement data. 
[05/28 11:45:42  17498s]     does     contain Floating Metal Fill models. 
[05/28 11:45:42  17498s]     does     contain WBE data.
[05/28 11:45:42  17498s] 
[05/28 11:45:42  17498s] INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.
[05/28 11:45:42  17498s] 
[05/28 11:45:42  17498s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[05/28 11:45:42  17498s]  MetalFill        : OFF 
[05/28 11:45:42  17498s]  WEE Effects      : rc 
[05/28 11:45:42  17498s]  Erosion Effects  : n/a t=f(density) 
[05/28 11:45:42  17498s]  T/B Enlargements : ON 
[05/28 11:45:42  17498s]  R(w) Effects     : ON 
[05/28 11:45:42  17498s]  R(w,s) Effects   : ON 
[05/28 11:45:42  17498s]  TC(w) Effects    : ON 
[05/28 11:45:42  17498s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[05/28 11:45:44  17498s] 
[05/28 11:45:44  17498s] INFO (EXTGRMP-802) : Summary of license(s) checkout :
[05/28 11:45:44  17498s] 	1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of QTS520
[05/28 11:45:44  17498s] 
[05/28 11:45:44  17498s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[05/28 11:45:44  17498s] 
[05/28 11:45:44  17498s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_fast!
[05/28 11:45:44  17498s] 
[05/28 11:45:44  17498s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_slow!
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    1%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    2%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    3%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    4%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    5%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    6%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    7%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    8%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    9%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    10%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    11%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    12%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    13%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    14%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    15%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    16%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    17%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    18%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    19%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    20%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    21%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    22%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    23%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    24%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    25%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    26%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    27%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    28%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    29%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    30%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    31%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    32%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    33%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    34%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    35%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    36%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    37%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    38%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    39%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    40%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    41%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    42%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    43%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    44%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    45%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    46%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    47%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    48%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    49%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    50%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    51%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    52%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    53%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    54%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    55%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    56%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    57%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    58%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    59%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    60%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    61%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    62%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    63%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    64%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    65%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    66%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    67%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    68%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    69%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    70%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    71%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    72%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    73%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    74%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    75%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    76%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    77%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    78%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    79%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    80%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    81%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    82%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    83%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    84%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    85%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    86%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    87%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    88%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    89%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    90%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    91%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    92%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    93%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    94%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    95%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    96%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    97%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    98%
[05/28 11:45:45  17498s] 
[05/28 11:45:45  17498s] INFO (EXTSNZ-156) :    99%
[05/28 11:45:47  17498s] 
[05/28 11:45:47  17498s] INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.
[05/28 11:45:47  17498s] 
[05/28 11:45:47  17498s] INFO (EXTHPY-102) : Processing of gray data completed successfully.
[05/28 11:45:47  17498s] 
[05/28 11:45:47  17498s] INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.
[05/28 11:45:47  17498s] 
[05/28 11:45:47  17498s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed May 28 11:45:47 2025 with 2 CPU(s).
[05/28 11:45:47  17498s] 
[05/28 11:45:47  17498s] INFO (EXTHPY-247) : Preprocessing stage:
[05/28 11:45:47  17498s]  Duration: 00:00:10, Max (Total) memory: 660 MB
[05/28 11:45:47  17498s]  Max (CPU) memory: 540 MB, Max (CPU) time: 00:00:03
[05/28 11:45:47  17498s] 
[05/28 11:45:47  17498s] INFO (EXTHPY-173) : Capacitance extraction started at Wed May 28 11:45:47 2025.
[05/28 11:45:49  17498s] 
[05/28 11:45:49  17498s] INFO (EXTHPY-268) : Optimized multi corner processing started
[05/28 11:45:49  17498s] 
[05/28 11:45:49  17498s] INFO (EXTHPY-262) : Techfile optimized loading enabled.
[05/28 11:45:52  17498s] 
[05/28 11:45:52  17498s] INFO (EXTHPY-103) : Extracting capacitance values.
[05/28 11:45:52  17498s] 
[05/28 11:45:52  17498s] INFO (EXTHPY-267) :  
[05/28 11:45:52  17498s]  DESIGN                       : TOP
[05/28 11:45:52  17498s]  DEF/OA DIEAREA BBOX          : 0 0 67860 68000
[05/28 11:45:52  17498s]  DEF/OA UNITS                 : 1000
[05/28 11:45:52  17498s]  FINAL SCALE FACTOR           : 1
[05/28 11:45:52  17498s]  
[05/28 11:45:52  17498s]  ESTIMATED COMPRESSED DEF SIZE: 236586
[05/28 11:45:52  17498s]  TILE SIZE                    : 25x25 squm
[05/28 11:45:52  17498s]  TILE COUNT                   : 9
[05/28 11:45:52  17498s]  CLUSTER SIZE                 : 257
[05/28 11:45:52  17498s]  CAPDB PARTITIONS             : 16
[05/28 11:45:52  17498s] 
[05/28 11:45:52  17498s] INFO (EXTHPY-104) :    0%
[05/28 11:45:52  17498s] 
[05/28 11:45:52  17498s] INFO (EXTHPY-104) :    100%
[05/28 11:45:52  17498s] 
[05/28 11:45:52  17498s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed May 28 11:45:52 2025 with 2 CPU(s).
[05/28 11:45:52  17498s] 
[05/28 11:45:52  17498s] INFO (EXTHPY-248) : Capacitance extraction:
[05/28 11:45:52  17498s]  Duration: 00:00:05, Max (Total) memory: 852 MB
[05/28 11:45:52  17498s]  Max (CPU) memory: 650 MB, Max (CPU) time: 00:00:04
[05/28 11:45:52  17498s] 
[05/28 11:45:52  17498s] INFO (EXTHPY-175) : Output generation started at Wed May 28 11:45:52 2025.
[05/28 11:45:52  17498s] 
[05/28 11:45:52  17498s] INFO (EXTSNZ-156) :    0%
[05/28 11:45:54  17498s] 
[05/28 11:45:54  17498s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter1: 2029
[05/28 11:45:54  17498s] 
[05/28 11:45:54  17498s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter2: 1.48608 (from techfile)
[05/28 11:45:54  17498s] 
[05/28 11:45:54  17498s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter3: YES
[05/28 11:45:54  17498s] 
[05/28 11:45:54  17498s] INFO (EXTHPY-176) : Output generation completed successfully at Wed May 28 11:45:54 2025 with 2 CPU(s).
[05/28 11:45:54  17498s] 
[05/28 11:45:54  17498s] INFO (EXTHPY-249) : Output generation:
[05/28 11:45:54  17498s]  Duration: 00:00:02, Max (Total) memory: 856 MB
[05/28 11:45:54  17498s]  Max (CPU) memory: 650 MB, Max (CPU) time: 00:00:00
[05/28 11:45:54  17498s] 
[05/28 11:45:54  17498s] INFO (EXTHPY-143) : ---Summary of Stage Duration
[05/28 11:45:54  17498s]  Preprocessing stage:
[05/28 11:45:54  17498s]  Duration: 00:00:10, Max (Total) memory: 660 MB
[05/28 11:45:54  17498s]  Max (CPU) memory: 540 MB, Max (CPU) time: 00:00:03
[05/28 11:45:54  17498s]  Capacitance extraction:
[05/28 11:45:54  17498s]  Duration: 00:00:05, Max (Total) memory: 852 MB
[05/28 11:45:54  17498s]  Max (CPU) memory: 650 MB, Max (CPU) time: 00:00:04
[05/28 11:45:54  17498s]  Output generation:
[05/28 11:45:54  17498s]  Duration: 00:00:02, Max (Total) memory: 856 MB
[05/28 11:45:54  17498s]  Max (CPU) memory: 650 MB, Max (CPU) time: 00:00:00
[05/28 11:45:54  17498s] 
[05/28 11:45:54  17498s] INFO (EXTHPY-254) : Extraction completed successfully at Wed May 28 11:45:54 2025.
[05/28 11:45:58  17498s] 
[05/28 11:45:58  17498s] Warning message summary: 
[05/28 11:45:58  17498s] 
[05/28 11:45:58  17498s] Message Code(ID)   Count     Message
[05/28 11:45:58  17498s] =================|=========|=======================================================================================================================
[05/28 11:45:58  17498s] EXTGRMP-103       1          Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:45:58  17498s] 
[05/28 11:45:58  17498s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:45:58  17498s] EXTGRMP-330       10         LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:45:58  17498s] An error will be issued if its definition is required.
[05/28 11:45:58  17498s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:45:58  17498s] EXTGRMP-414       1          No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:45:58  17498s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:45:58  17498s] EXTGRMP-605       10         Layer "LV" will not be extracted and will be ignored.
[05/28 11:45:58  17498s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:45:58  17498s] EXTGRMP-635       1          The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:45:58  17498s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:45:58  17498s] EXTGRMP-728       1          Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:45:58  17498s] Check for all macro lefs.
[05/28 11:45:58  17498s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:45:58  17498s]  
[05/28 11:45:58  17498s] 
[05/28 11:45:58  17498s] TOTAL WARNINGS: 24 
[05/28 11:45:58  17498s] TOTAL ERRORS: 0 
[05/28 11:45:58  17498s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:45:58  17498s] ----
[05/28 11:45:58  17498s] 
[05/28 11:45:58  17498s] Ending at 2025-May-28 11:45:58 (2025-May-28 15:45:58 GMT).
[05/28 11:45:58  17498s] 
[05/28 11:45:58  17498s]  Tool:                    Cadence Quantus Extraction 64-bit
[05/28 11:45:58  17498s]  Version:                 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:45:58  17498s]  IR Build No:             215 
[05/28 11:45:58  17498s]  Techfile:                
[05/28 11:45:58  17498s]     rc_fast
[05/28 11:45:58  17498s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/_qrc_techdir/rc_fast/qrcTechFile
[05/28 11:45:58  17498s] ; version: 22.1.1-p041
[05/28 11:45:58  17498s]     rc_slow
[05/28 11:45:58  17498s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/_qrc_techdir/rc_slow/qrcTechFile
[05/28 11:45:58  17498s] ; version: 22.1.1-p041 
[05/28 11:45:58  17498s]  License(s) used:         1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of
[05/28 11:45:58  17498s] QTS520 
[05/28 11:45:58  17498s]  User Name:               ssokolovskiy
[05/28 11:45:58  17498s]  Host Name:               bioeebeanie.bioeelocal
[05/28 11:45:58  17498s]  Host OS Release:         Linux 3.10.0-1160.66.1.el7.x86_64
[05/28 11:45:58  17498s]  Host OS Version:         #1 SMP Wed Apr 27 20:34:34 UTC 2022
[05/28 11:45:58  17498s]  CPU Model Name:          Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz
[05/28 11:45:58  17498s]  L1d Cache:               32K
[05/28 11:45:58  17498s]  L1i Cache:               32K
[05/28 11:45:58  17498s]  L2 Cache:                4096K
[05/28 11:45:58  17498s]  L3 Cache:                16384K
[05/28 11:45:58  17498s]  Memory:                  590 GB
[05/28 11:45:58  17498s]  Run duration:            00:00:07 CPU time, 00:00:21 clock time
[05/28 11:45:58  17498s]  Max (Total) memory used: 856 MB
[05/28 11:45:58  17498s]  Max (CPU) memory used:   650 MB
[05/28 11:45:58  17498s]  Max Temp-Directory used: 4 MB
[05/28 11:45:58  17498s]  Nets/hour:               591K nets/CPU-hr, 197K nets/clock-hr
[05/28 11:45:58  17498s]  Design data:
[05/28 11:45:58  17498s]     Components:           2878
[05/28 11:45:58  17498s]     Phy components:       1749
[05/28 11:45:58  17498s]     Nets:                 1150
[05/28 11:45:58  17498s]     Unconnected pins:     0
[05/28 11:45:58  17498s]  Warning messages:        24
[05/28 11:45:58  17498s]  Error messages:          0
[05/28 11:45:58  17498s] 
[05/28 11:45:58  17498s] Exit code 0.
[05/28 11:45:58  17498s] Cadence Quantus Extraction completed successfully at 2025-May-28 11:45:58
[05/28 11:45:58  17498s] (2025-May-28 15:45:58 GMT).
[05/28 11:46:00  17522s] *** qrc completed. ***
[05/28 11:46:00  17522s] QRC-ILM-RC-DEFAULT: 'read_parasitics -starN -extended -rc_corner rc_fast /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/TOP_rc_fast_25.spef.gz -rc_corner rc_slow /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/TOP_rc_slow_25.spef.gz'...
[05/28 11:46:00  17522s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 7705.262M)
[05/28 11:46:00  17522s] Following parasitics specified for RC corner rc_fast:
[05/28 11:46:00  17522s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/TOP_rc_fast_25.spef.gz (spef)
[05/28 11:46:00  17522s] Following parasitics specified for RC corner rc_slow:
[05/28 11:46:00  17522s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/TOP_rc_slow_25.spef.gz (spef)
[05/28 11:46:01  17522s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/TOP_rc_slow_25.spef.gz specified
[05/28 11:46:01  17522s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/TOP_rc_fast_25.spef.gz specified
[05/28 11:46:01  17522s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/TOP_rc_slow_25.spef.gz  -rc_corner rc_slow -starN -extended 
[05/28 11:46:02  17522s] WARNING (IMPEXT-3315): Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[05/28 11:46:02  17522s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/TOP_rc_fast_25.spef.gz  -rc_corner rc_fast -starN -extended 
[05/28 11:46:02  17522s] Start spef parsing (MEM=7705.26).
[05/28 11:46:02  17522s] Number of corners: 2
[05/28 11:46:02  17522s] Number of parallel threads processing the nets is: 1
[05/28 11:46:02  17522s] Maximum backlog used in parser: 50.
[05/28 11:46:02  17522s] Reading multiple SPEF files in parallel.
[05/28 11:46:02  17522s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_WabIFo.rcdb.d/TOP.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 7713.3M)
[05/28 11:46:02  17522s] Creating parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_WabIFo.rcdb.d/TOP.rcdb.d' for storing RC.
[05/28 11:46:02  17523s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/TOP_rc_slow_25.spef.gz.
[05/28 11:46:02  17523s] Number of Resistors     : 19201
[05/28 11:46:02  17523s] Number of Ground Caps   : 18612
[05/28 11:46:02  17523s] Number of Coupling Caps : 390
[05/28 11:46:02  17523s] 
[05/28 11:46:02  17523s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_LzAyXN/TOP_rc_fast_25.spef.gz.
[05/28 11:46:02  17523s] Number of Resistors     : 19201
[05/28 11:46:02  17523s] Number of Ground Caps   : 18606
[05/28 11:46:02  17523s] Number of Coupling Caps : 400
[05/28 11:46:02  17523s] 
[05/28 11:46:02  17523s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_WabIFo.rcdb.d/TOP.rcdb.d Creation Completed (CPU Time= 0:00:00.6  MEM= 7745.3M)
[05/28 11:46:02  17523s] End spef parsing (MEM=7446.28 CPU=0:00:00.6 REAL=0:00:00.0).
[05/28 11:46:02  17523s] Spef for RC Corner 'rc_slow' was previously specified. Dropping the previous specification.
[05/28 11:46:02  17523s] Spef for RC Corner 'rc_fast' was previously specified. Dropping the previous specification.
[05/28 11:46:02  17523s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_WabIFo.rcdb.d/TOP.rcdb.d' for reading (mem: 7446.277M)
[05/28 11:46:02  17523s] Cell TOP, hinst 
[05/28 11:46:02  17523s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_WabIFo.rcdb.d/TOP.rcdb.d': 0 access done (mem: 7446.277M)
[05/28 11:46:02  17523s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7446.277M)
[05/28 11:46:02  17523s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_jXpBNV.rcdb.d/TOP.rcdb.d' for reading (mem: 7446.277M)
[05/28 11:46:03  17524s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_jXpBNV.rcdb.d/TOP.rcdb.d': 0 access done (mem: 7446.277M)
[05/28 11:46:03  17524s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=7446.277M)
[05/28 11:46:04  17524s] Done read_parasitics... (cpu: 0:00:01.7 real: 0:00:04.0 mem: 7446.277M)
[05/28 11:46:04  17524s] Effort level <high> specified for reg2reg path_group
[05/28 11:46:04  17524s] Cell TOP LLGs are deleted
[05/28 11:46:04  17524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:46:04  17524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:46:04  17524s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7465.4M, EPOCH TIME: 1748447164.705998
[05/28 11:46:04  17524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:46:04  17524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:46:04  17524s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7465.4M, EPOCH TIME: 1748447164.707964
[05/28 11:46:04  17524s] Max number of tech site patterns supported in site array is 256.
[05/28 11:46:04  17524s] Core basic site is GF22_DST
[05/28 11:46:04  17525s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 11:46:04  17525s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 11:46:04  17525s] Fast DP-INIT is on for default
[05/28 11:46:05  17525s] Atter site array init, number of instance map data is 0.
[05/28 11:46:05  17525s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.320, REAL:0.320, MEM:7466.4M, EPOCH TIME: 1748447165.027709
[05/28 11:46:05  17525s] 
[05/28 11:46:05  17525s] 
[05/28 11:46:05  17525s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:46:05  17525s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.320, REAL:0.324, MEM:7466.4M, EPOCH TIME: 1748447165.029502
[05/28 11:46:05  17525s] Cell TOP LLGs are deleted
[05/28 11:46:05  17525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:46:05  17525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:46:05  17525s] OPTC: user 20.0
[05/28 11:46:05  17525s] Starting delay calculation for Hold views
[05/28 11:46:05  17525s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 11:46:05  17525s] AAE DB initialization (MEM=7466.36 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:46:05  17525s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 11:46:05  17525s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 11:46:08  17526s] #################################################################################
[05/28 11:46:08  17526s] # Design Stage: PostRoute
[05/28 11:46:08  17526s] # Design Name: TOP
[05/28 11:46:08  17526s] # Design Mode: 22nm
[05/28 11:46:08  17526s] # Analysis Mode: MMMC OCV 
[05/28 11:46:08  17526s] # Parasitics Mode: SPEF/RCDB 
[05/28 11:46:08  17526s] # Signoff Settings: SI On 
[05/28 11:46:08  17526s] #################################################################################
[05/28 11:46:08  17526s] AAE_INFO: 1 threads acquired from CTE.
[05/28 11:46:08  17526s] Setting infinite Tws ...
[05/28 11:46:08  17526s] First Iteration Infinite Tw... 
[05/28 11:46:08  17526s] Calculate late delays in OCV mode...
[05/28 11:46:08  17526s] Calculate early delays in OCV mode...
[05/28 11:46:08  17526s] Topological Sorting (REAL = 0:00:00.0, MEM = 7478.0M, InitMEM = 7478.0M)
[05/28 11:46:08  17526s] Start delay calculation (fullDC) (1 T). (MEM=6463.56)
[05/28 11:46:08  17526s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 11:46:08  17527s] Start AAE Lib Loading. (MEM=7477.97)
[05/28 11:46:09  17527s] End AAE Lib Loading. (MEM=7698.05 CPU=0:00:00.2 Real=0:00:01.0)
[05/28 11:46:09  17527s] End AAE Lib Interpolated Model. (MEM=7698.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:46:09  17527s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_jXpBNV.rcdb.d/TOP.rcdb.d' for reading (mem: 7698.051M)
[05/28 11:46:09  17527s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7698.1M)
[05/28 11:46:09  17527s] Total number of fetched objects 1150
[05/28 11:46:09  17527s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:46:09  17527s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:46:09  17527s] End delay calculation. (MEM=6760.2 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 11:46:13  17529s] End delay calculation (fullDC). (MEM=6456.31 CPU=0:00:02.2 REAL=0:00:05.0)
[05/28 11:46:13  17529s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_cscR4B/.AAE_75591/waveform.data...
[05/28 11:46:13  17529s] *** CDM Built up (cpu=0:00:02.2  real=0:00:05.0  mem= 7543.8M) ***
[05/28 11:46:13  17529s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7551.8M)
[05/28 11:46:13  17529s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 11:46:13  17529s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7551.8M)
[05/28 11:46:13  17529s] Starting SI iteration 2
[05/28 11:46:13  17529s] Calculate late delays in OCV mode...
[05/28 11:46:13  17529s] Calculate early delays in OCV mode...
[05/28 11:46:13  17529s] Start delay calculation (fullDC) (1 T). (MEM=7037.92)
[05/28 11:46:14  17529s] End AAE Lib Interpolated Model. (MEM=7483.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:46:14  17530s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:46:14  17530s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:46:14  17530s] Total number of fetched objects 1150
[05/28 11:46:14  17530s] AAE_INFO-618: Total number of nets in the design is 1152,  20.3 percent of the nets selected for SI analysis
[05/28 11:46:14  17530s] End delay calculation. (MEM=7053.53 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:46:14  17530s] End delay calculation (fullDC). (MEM=7053.53 CPU=0:00:00.1 REAL=0:00:01.0)
[05/28 11:46:14  17530s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 7538.6M) ***
[05/28 11:46:14  17530s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:09.0 totSessionCpu=4:52:10 mem=7546.6M)
[05/28 11:46:14  17530s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.095  | -0.071  | -0.095  |
|           TNS (ns):| -10.980 | -10.453 | -1.016  |
|    Violating Paths:|   229   |   221   |   31    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 14.364%
       (92.343% with Fillers)
------------------------------------------------------------------

[05/28 11:46:14  17530s] Reported timing to dir timingReports
[05/28 11:46:14  17530s] Total CPU time: 32.55 sec
[05/28 11:46:14  17530s] Total Real time: 41.0 sec
[05/28 11:46:14  17530s] Total Memory Usage: 7442.871094 Mbytes
[05/28 11:46:14  17530s] Reset AAE Options
[05/28 11:46:14  17530s] *** timeDesign #6 [finish] () : cpu/real = 0:00:32.2/0:00:39.8 (0.8), totSession cpu/real = 4:52:10.5/18:03:21.3 (0.3), mem = 7442.9M
[05/28 11:46:14  17530s] 
[05/28 11:46:14  17530s] =============================================================================================
[05/28 11:46:14  17530s]  Final TAT Report : timeDesign #6                                               23.10-p003_1
[05/28 11:46:14  17530s] =============================================================================================
[05/28 11:46:14  17530s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 11:46:14  17530s] ---------------------------------------------------------------------------------------------
[05/28 11:46:14  17530s] [ OptSummaryReport       ]      1   0:00:00.4  (   0.9 % )     0:00:09.7 /  0:00:05.5    0.6
[05/28 11:46:14  17530s] [ ExtractRC              ]      1   0:00:28.9  (  72.6 % )     0:00:28.9 /  0:00:26.0    0.9
[05/28 11:46:14  17530s] [ UpdateTimingGraph      ]      1   0:00:04.6  (  11.6 % )     0:00:09.2 /  0:00:05.0    0.5
[05/28 11:46:14  17530s] [ FullDelayCalc          ]      2   0:00:04.6  (  11.5 % )     0:00:04.6 /  0:00:02.4    0.5
[05/28 11:46:14  17530s] [ TimingUpdate           ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 11:46:14  17530s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 11:46:14  17530s] [ GenerateReports        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 11:46:14  17530s] [ MISC                   ]          0:00:01.1  (   2.9 % )     0:00:01.1 /  0:00:00.7    0.6
[05/28 11:46:14  17530s] ---------------------------------------------------------------------------------------------
[05/28 11:46:14  17530s]  timeDesign #6 TOTAL                0:00:39.8  ( 100.0 % )     0:00:39.8 /  0:00:32.2    0.8
[05/28 11:46:14  17530s] ---------------------------------------------------------------------------------------------
[05/28 11:46:14  17530s] 
[05/28 11:46:30  17533s] <CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
[05/28 11:46:30  17533s] *** timeDesign #7 [begin] () : totSession cpu/real = 4:52:13.8/18:03:36.9 (0.3), mem = 7447.7M
[05/28 11:46:30  17533s] Reset Parastics called with the command reset_parasiticsClosing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_jXpBNV.rcdb.d/TOP.rcdb.d': 1149 access done (mem: 7447.715M)
[05/28 11:46:30  17534s]  Reset EOS DB
[05/28 11:46:30  17534s] Ignoring AAE DB Resetting ...
[05/28 11:46:30  17534s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:46:31  17534s] 
[05/28 11:46:31  17534s] 
[05/28 11:46:31  17534s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[05/28 11:46:31  17534s] 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:46:31  17534s] ---------------------------------------------------------------------------------------------------------------
[05/28 11:46:31  17534s]                                   Copyright 2023 Cadence Design Systems,
[05/28 11:46:31  17534s] Inc.
[05/28 11:46:31  17534s] 
[05/28 11:46:31  17534s] 
[05/28 11:46:31  17534s] 
[05/28 11:46:31  17534s] INFO (EXTQRCXLOG-128) : Quantus command line:
[05/28 11:46:31  17534s]  Started at: 2025-May-28 11:46:31 (2025-May-28 15:46:31 GMT)
[05/28 11:46:31  17534s]  Executable:
[05/28 11:46:31  17534s] /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:46:31  17534s]  Options:     -cmd
[05/28 11:46:31  17534s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/qrc.cmd
[05/28 11:46:31  17534s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/qrc.def.gz
[05/28 11:46:31  17534s]  Current working directory:
[05/28 11:46:31  17534s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir
[05/28 11:46:31  17534s] 
[05/28 11:46:31  17534s] 
[05/28 11:46:31  17534s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[05/28 11:46:31  17534s] 
[05/28 11:46:31  17534s] extract \
[05/28 11:46:31  17534s] 	 -selection "all" \
[05/28 11:46:31  17534s] 	 -type "rc_coupled"
[05/28 11:46:31  17534s] extraction_setup \
[05/28 11:46:31  17534s] 	 -promote_pin_pad "LOGICAL"
[05/28 11:46:31  17534s] filter_coupling_cap \
[05/28 11:46:31  17534s] 	 -cap_filtering_mode "absolute_and_relative" \
[05/28 11:46:31  17534s] 	 -coupling_cap_threshold_absolute 3.0 \
[05/28 11:46:31  17534s] 	 -coupling_cap_threshold_relative 0.03 \
[05/28 11:46:31  17534s] 	 -total_cap_threshold 5.0
[05/28 11:46:31  17534s] input_db -type def \
[05/28 11:46:31  17534s] 	 -lef_file_list_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/qrc.leflist"
[05/28 11:46:31  17534s] log_file \
[05/28 11:46:31  17534s] 	 -dump_options true \
[05/28 11:46:31  17534s] 	 -file_name "qrc_75591_20250528_11:46:30_919.log"
[05/28 11:46:31  17534s] output_db -type spef \
[05/28 11:46:31  17534s] 	 -short_incomplete_net_pins true \
[05/28 11:46:31  17534s] 	 -subtype "EXTENDED"
[05/28 11:46:31  17534s] output_setup \
[05/28 11:46:31  17534s] 	 -compressed true \
[05/28 11:46:31  17534s] 	 -directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS" \
[05/28 11:46:31  17534s] 	 -file_name "TOP" \
[05/28 11:46:31  17534s] 	 -temporary_directory_name "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS"
[05/28 11:46:31  17534s] process_technology \
[05/28 11:46:31  17534s] 	 -technology_corner \
[05/28 11:46:31  17534s] 		"rc_fast" \
[05/28 11:46:31  17534s] 		"rc_slow" \
[05/28 11:46:31  17534s] 	 -technology_library_file "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/_qrc_techlib.defs" \
[05/28 11:46:31  17534s] 	 -technology_name "_qrc_tech_" \
[05/28 11:46:31  17534s] 	 -temperature \
[05/28 11:46:31  17534s] 		"25" \
[05/28 11:46:31  17534s] 		"25"
[05/28 11:46:31  17534s] 
[05/28 11:46:31  17534s] 
[05/28 11:46:31  17534s] 
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-102) : Starting at 2025-May-28 11:46:32 (2025-May-28 15:46:32 GMT) on host
[05/28 11:46:32  17534s] bioeebeanie.bioeelocal with pid 77699.
[05/28 11:46:32  17534s] Running binary as: 
[05/28 11:46:32  17534s]  /tools/cad/cds/DDI_23.10.000/INNOVUS231/tools.lnx86/extraction/bin/64bit/qrc
[05/28 11:46:32  17534s] -cmd
[05/28 11:46:32  17534s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/qrc.cmd
[05/28 11:46:32  17534s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/qrc.def.gz
[05/28 11:46:32  17534s]  
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] WARNING (EXTGRMP-635) : The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-142) : Command line arguments:
[05/28 11:46:32  17534s] "-cmd"
[05/28 11:46:32  17534s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/qrc.cmd"
[05/28 11:46:32  17534s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/qrc.def.gz"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -copy_port_to_obs = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option log_file = "qrc_75591_20250528_11:46:30_919.log"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option log_file -message_config_file = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option log_file -max_error_messages = "100"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option log_file -max_warning_messages = "10"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option log_file -max_info_messages = "1000"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option process_technology -technology_name = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option EM_techname = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option process_technology -EM_WEE_clamping_factor = "0.7"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option input_db -libgen_library_name = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option graybox -type = "obs"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option graybox -use_macro_density = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_setup -directory_name =
[05/28 11:46:32  17534s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -units = "micron"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option user_comment = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[05/28 11:46:32  17534s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/.qrctemp"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_setup -file_name = "TOP"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -type spef -predefined_spef_cells_file = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option parasitic_reduction -enable_reduction = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option debug_log = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -type spef -subtype = "extended"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -type dspf -subtype = "none"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -type rcdb = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -hierarchy_delimiter = "/"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -busbit_delimiter = "[]"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -pin_delimiter = ":"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets_type = "no_pin one_pin
[05/28 11:46:32  17534s] disconnected_pin multiple_partitions floating_resistors"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -layout_scale = "1.0"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_setup -file_max_size = "9223372036854775807"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option log_file -dump_options = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -output_unrouted_nets = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -escape_special_characters = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option parasitic_reduction -max_frequency = "1.0e+08"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_setup -compressed = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option max_resistor_length = "25"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output setup   -max_message_in_shorts_file = "100"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option total_c_threshold = "5"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option parallel_options = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option metal_fill -enable_advanced_virtual_fill = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option metal_fill -type = "floating"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_conn_to_bump = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -lic_queue = "0"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -cerebrus_license_only = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -gds_file = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option density_check_method = "diearea"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option process_technology -technology_corner = "rc_fast rc_slow"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option process_technology -EM_technology_corner = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option process_technology -temperature = "25 25"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -enable_layer_bias = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -map_eeq_to_master = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -match_res_cap = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -type spef -use_name_map = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -type spef -name_map_start_index = "0"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option distributed_processing -timeout = "300"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option distributed_processing -num_of_trials = "0"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -type dspf -add_cap_prefix = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -type oa = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -enable_sensitivity_extraction = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option report_details = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_x = "0.0"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_y = "0.0"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_pushdown_blockages = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_setup -compress_temporary_files = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -disable_instances = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -disable_subnodes = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports -dump_erosion_info = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_width_drawn = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_parameters_unscaled = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -add_explicit_vias = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_cap_layers = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option capacitance -ground_net = "0"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_temp_coeff = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_setup -write_coupled_decoupled_files = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -gds_top_cell = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option input_db -directory_name = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option binary_input = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option binary_output = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_setup -enable_ieee_sensitivity = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option input_db -bump_map_file = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -enable_bump_instance = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -enable_tsv_instance = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -enable_TSV_STA_Cc_model = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_bump_model = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_tsv_model = "none"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option eco_file = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option enable_ws_r_scaling = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option log_file -strict_error_reporting = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option log_file -report_outside_die_area_object = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option output_setup -write_drc_violations = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option log_file -max_drc_messages = "1000"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option keep_ftv_terms = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option write_ftv_nets = "false"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option LEF files =
[05/28 11:46:32  17534s] "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:46:32  17534s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:46:32  17534s] /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option DEF files =
[05/28 11:46:32  17534s] "/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/qrc.def.gz"
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option GDSII files = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option SPICE files = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option ignored macros = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-143) : Option black macros = ""
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-828) : Gds/Oasis InfoGds layer Map settings were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTHPY-253) : Extraction started at Wed May 28 11:46:32 2025.
[05/28 11:46:32  17534s] 
[05/28 11:46:32  17534s] INFO (EXTHPY-232) : Preprocessing stage started at Wed May 28 11:46:32 2025.
[05/28 11:46:33  17534s] 
[05/28 11:46:33  17534s] INFO (EXTGRMP-103) : Local job on bioeebeanie.bioeelocal obtained for resource 0 with 2 cores at
[05/28 11:46:33  17534s] 2025-May-28 11:46:33 (2025-May-28 15:46:33 GMT); 
[05/28 11:46:33  17534s] 
[05/28 11:46:33  17534s] WARNING (EXTGRMP-103) : Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:46:33  17534s] 
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] INFO (EXTGRMP-205) : Reading DEF file: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/qrc.def.gz
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-330) : LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:46:35  17534s] An error will be issued if its definition is required.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-605) : Layer "LV" will not be extracted and will be ignored.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-330) : LEF layer "RS" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:46:35  17534s] An error will be issued if its definition is required.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-605) : Layer "RS" will not be extracted and will be ignored.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR1" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:46:35  17534s] An error will be issued if its definition is required.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR1" will not be extracted and will be ignored.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR4" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:46:35  17534s] An error will be issued if its definition is required.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR4" will not be extracted and will be ignored.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR41" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:46:35  17534s] An error will be issued if its definition is required.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR41" will not be extracted and will be ignored.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR5" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:46:35  17534s] An error will be issued if its definition is required.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR5" will not be extracted and will be ignored.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR51" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:46:35  17534s] An error will be issued if its definition is required.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR51" will not be extracted and will be ignored.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR3" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:46:35  17534s] An error will be issued if its definition is required.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR3" will not be extracted and will be ignored.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-330) : LEF layer "CLIB_MKR61" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:46:35  17534s] An error will be issued if its definition is required.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-605) : Layer "CLIB_MKR61" will not be extracted and will be ignored.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-330) : LEF layer "MIXVT" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:46:35  17534s] An error will be issued if its definition is required.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] WARNING (EXTGRMP-605) : Layer "MIXVT" will not be extracted and will be ignored.
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef
[05/28 11:46:35  17534s] 
[05/28 11:46:35  17534s] INFO (EXTGRMP-338) : /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef
[05/28 11:46:36  17534s] 
[05/28 11:46:36  17534s] INFO (EXTGRMP-195) : Reading VIAS section.
[05/28 11:46:36  17534s] 
[05/28 11:46:36  17534s] INFO (EXTGRMP-195) : Reading COMPONENTS section.
[05/28 11:46:36  17534s] 
[05/28 11:46:36  17534s] INFO (EXTGRMP-195) : Reading PINS section.
[05/28 11:46:37  17534s] 
[05/28 11:46:37  17534s] INFO (EXTGRMP-195) : Reading NETS section.
[05/28 11:46:37  17534s] 
[05/28 11:46:37  17534s] INFO (EXTGRMP-195) : Reading SPECIALNETS section.
[05/28 11:46:37  17534s] 
[05/28 11:46:37  17534s] WARNING (EXTGRMP-728) : Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:46:37  17534s] Check for all macro lefs.
[05/28 11:46:37  17534s] 
[05/28 11:46:37  17534s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[05/28 11:46:37  17534s] 
[05/28 11:46:37  17534s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files.
[05/28 11:46:37  17534s] 
[05/28 11:46:37  17534s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[05/28 11:46:37  17534s]   DEF/GDS/OASIS/LEF file 
[05/28 11:46:37  17534s]     does NOT contain MetalFill data. 
[05/28 11:46:37  17534s]   Techfile  
[05/28 11:46:37  17534s]     does     contain WEE data.     
[05/28 11:46:37  17534s]     does NOT contain Erosion data t=f( density ) 
[05/28 11:46:37  17534s]     does     contain R(w) data.    
[05/28 11:46:37  17534s]     does     contain R(w, s) data.  
[05/28 11:46:37  17534s]     does     contain TC(w) data.    
[05/28 11:46:37  17534s]     does     contain T/B enlargement data. 
[05/28 11:46:37  17534s]     does     contain Floating Metal Fill models. 
[05/28 11:46:37  17534s]     does     contain WBE data.
[05/28 11:46:37  17534s] 
[05/28 11:46:37  17534s] INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.
[05/28 11:46:37  17534s] 
[05/28 11:46:37  17534s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[05/28 11:46:37  17534s]  MetalFill        : OFF 
[05/28 11:46:37  17534s]  WEE Effects      : rc 
[05/28 11:46:37  17534s]  Erosion Effects  : n/a t=f(density) 
[05/28 11:46:37  17534s]  T/B Enlargements : ON 
[05/28 11:46:37  17534s]  R(w) Effects     : ON 
[05/28 11:46:37  17534s]  R(w,s) Effects   : ON 
[05/28 11:46:37  17534s]  TC(w) Effects    : ON 
[05/28 11:46:37  17534s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[05/28 11:46:39  17534s] 
[05/28 11:46:39  17534s] INFO (EXTGRMP-802) : Summary of license(s) checkout :
[05/28 11:46:39  17534s] 	1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of QTS520
[05/28 11:46:39  17534s] 
[05/28 11:46:39  17534s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[05/28 11:46:39  17534s] 
[05/28 11:46:39  17534s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_fast!
[05/28 11:46:39  17534s] 
[05/28 11:46:39  17534s] INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the process rc_slow!
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    1%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    2%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    3%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    4%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    5%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    6%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    7%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    8%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    9%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    10%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    11%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    12%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    13%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    14%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    15%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    16%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    17%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    18%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    19%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    20%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    21%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    22%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    23%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    24%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    25%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    26%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    27%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    28%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    29%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    30%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    31%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    32%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    33%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    34%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    35%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    36%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    37%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    38%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    39%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    40%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    41%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    42%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    43%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    44%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    45%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    46%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    47%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    48%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    49%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    50%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    51%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    52%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    53%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    54%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    55%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    56%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    57%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    58%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    59%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    60%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    61%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    62%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    63%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    64%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    65%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    66%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    67%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    68%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    69%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    70%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    71%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    72%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    73%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    74%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    75%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    76%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    77%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    78%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    79%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    80%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    81%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    82%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    83%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    84%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    85%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    86%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    87%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    88%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    89%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    90%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    91%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    92%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    93%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    94%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    95%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    96%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    97%
[05/28 11:46:40  17534s] 
[05/28 11:46:40  17534s] INFO (EXTSNZ-156) :    98%
[05/28 11:46:41  17534s] 
[05/28 11:46:41  17534s] INFO (EXTSNZ-156) :    99%
[05/28 11:46:42  17534s] 
[05/28 11:46:42  17534s] INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.
[05/28 11:46:42  17534s] 
[05/28 11:46:42  17534s] INFO (EXTHPY-102) : Processing of gray data completed successfully.
[05/28 11:46:42  17534s] 
[05/28 11:46:42  17534s] INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.
[05/28 11:46:42  17534s] 
[05/28 11:46:42  17534s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed May 28 11:46:42 2025 with 2 CPU(s).
[05/28 11:46:42  17534s] 
[05/28 11:46:42  17534s] INFO (EXTHPY-247) : Preprocessing stage:
[05/28 11:46:42  17534s]  Duration: 00:00:10, Max (Total) memory: 682 MB
[05/28 11:46:42  17534s]  Max (CPU) memory: 537 MB, Max (CPU) time: 00:00:02
[05/28 11:46:42  17534s] 
[05/28 11:46:42  17534s] INFO (EXTHPY-173) : Capacitance extraction started at Wed May 28 11:46:42 2025.
[05/28 11:46:44  17534s] 
[05/28 11:46:44  17534s] INFO (EXTHPY-268) : Optimized multi corner processing started
[05/28 11:46:45  17534s] 
[05/28 11:46:45  17534s] INFO (EXTHPY-262) : Techfile optimized loading enabled.
[05/28 11:46:47  17534s] 
[05/28 11:46:47  17534s] INFO (EXTHPY-103) : Extracting capacitance values.
[05/28 11:46:47  17534s] 
[05/28 11:46:47  17534s] INFO (EXTHPY-267) :  
[05/28 11:46:47  17534s]  DESIGN                       : TOP
[05/28 11:46:47  17534s]  DEF/OA DIEAREA BBOX          : 0 0 67860 68000
[05/28 11:46:47  17534s]  DEF/OA UNITS                 : 1000
[05/28 11:46:47  17534s]  FINAL SCALE FACTOR           : 1
[05/28 11:46:47  17534s]  
[05/28 11:46:47  17534s]  ESTIMATED COMPRESSED DEF SIZE: 236590
[05/28 11:46:47  17534s]  TILE SIZE                    : 25x25 squm
[05/28 11:46:47  17534s]  TILE COUNT                   : 9
[05/28 11:46:47  17534s]  CLUSTER SIZE                 : 257
[05/28 11:46:47  17534s]  CAPDB PARTITIONS             : 16
[05/28 11:46:47  17534s] 
[05/28 11:46:47  17534s] INFO (EXTHPY-104) :    0%
[05/28 11:46:47  17534s] 
[05/28 11:46:47  17534s] INFO (EXTHPY-104) :    100%
[05/28 11:46:47  17534s] 
[05/28 11:46:47  17534s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed May 28 11:46:47 2025 with 2 CPU(s).
[05/28 11:46:47  17534s] 
[05/28 11:46:47  17534s] INFO (EXTHPY-248) : Capacitance extraction:
[05/28 11:46:47  17534s]  Duration: 00:00:05, Max (Total) memory: 903 MB
[05/28 11:46:47  17534s]  Max (CPU) memory: 539 MB, Max (CPU) time: 00:00:04
[05/28 11:46:47  17534s] 
[05/28 11:46:47  17534s] INFO (EXTHPY-175) : Output generation started at Wed May 28 11:46:47 2025.
[05/28 11:46:47  17534s] 
[05/28 11:46:47  17534s] INFO (EXTSNZ-156) :    0%
[05/28 11:46:49  17534s] 
[05/28 11:46:49  17534s] INFO (EXTHPY-176) : Output generation completed successfully at Wed May 28 11:46:49 2025 with 2 CPU(s).
[05/28 11:46:49  17534s] 
[05/28 11:46:49  17534s] INFO (EXTHPY-249) : Output generation:
[05/28 11:46:49  17534s]  Duration: 00:00:02, Max (Total) memory: 904 MB
[05/28 11:46:49  17534s]  Max (CPU) memory: 541 MB, Max (CPU) time: 00:00:01
[05/28 11:46:49  17534s] 
[05/28 11:46:49  17534s] INFO (EXTHPY-143) : ---Summary of Stage Duration
[05/28 11:46:49  17534s]  Preprocessing stage:
[05/28 11:46:49  17534s]  Duration: 00:00:10, Max (Total) memory: 682 MB
[05/28 11:46:49  17534s]  Max (CPU) memory: 537 MB, Max (CPU) time: 00:00:02
[05/28 11:46:49  17534s]  Capacitance extraction:
[05/28 11:46:49  17534s]  Duration: 00:00:05, Max (Total) memory: 903 MB
[05/28 11:46:49  17534s]  Max (CPU) memory: 539 MB, Max (CPU) time: 00:00:04
[05/28 11:46:49  17534s]  Output generation:
[05/28 11:46:49  17534s]  Duration: 00:00:02, Max (Total) memory: 904 MB
[05/28 11:46:49  17534s]  Max (CPU) memory: 541 MB, Max (CPU) time: 00:00:01
[05/28 11:46:49  17534s] 
[05/28 11:46:49  17534s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter1: 2029
[05/28 11:46:49  17534s] 
[05/28 11:46:49  17534s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter2: 1.48608 (from techfile)
[05/28 11:46:49  17534s] 
[05/28 11:46:49  17534s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter3: YES
[05/28 11:46:50  17534s] 
[05/28 11:46:50  17534s] INFO (EXTHPY-254) : Extraction completed successfully at Wed May 28 11:46:50 2025.
[05/28 11:46:54  17534s] 
[05/28 11:46:54  17534s] Warning message summary: 
[05/28 11:46:54  17534s] 
[05/28 11:46:54  17534s] Message Code(ID)   Count     Message
[05/28 11:46:54  17534s] =================|=========|=======================================================================================================================
[05/28 11:46:54  17534s] EXTGRMP-103       1          Maximum size of the process stack (stacksize) on host bioeebeanie.bioeelocal is 1266679808 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[05/28 11:46:54  17534s] 
[05/28 11:46:54  17534s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:46:54  17534s] EXTGRMP-330       10         LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[05/28 11:46:54  17534s] An error will be issued if its definition is required.
[05/28 11:46:54  17534s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:46:54  17534s] EXTGRMP-414       1          No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[05/28 11:46:54  17534s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:46:54  17534s] EXTGRMP-605       10         Layer "LV" will not be extracted and will be ignored.
[05/28 11:46:54  17534s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:46:54  17534s] EXTGRMP-635       1          The option extraction_setup -density_bounding_box is ignored. For advanced nodes, the tool uses diearea as the only value, any other value if set, will be ignored. Please refer to user manual for more information.
[05/28 11:46:54  17534s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:46:54  17534s] EXTGRMP-728       1          Different version number exists for tech lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef" with version 5.8 and macro lef "/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef" with version 5.7. 
[05/28 11:46:54  17534s] Check for all macro lefs.
[05/28 11:46:54  17534s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:46:54  17534s]  
[05/28 11:46:54  17534s] 
[05/28 11:46:54  17534s] TOTAL WARNINGS: 24 
[05/28 11:46:54  17534s] TOTAL ERRORS: 0 
[05/28 11:46:54  17534s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 11:46:54  17534s] ----
[05/28 11:46:54  17534s] 
[05/28 11:46:54  17534s] Ending at 2025-May-28 11:46:54 (2025-May-28 15:46:54 GMT).
[05/28 11:46:54  17534s] 
[05/28 11:46:54  17534s]  Tool:                    Cadence Quantus Extraction 64-bit
[05/28 11:46:54  17534s]  Version:                 22.1.1-s215 Mon Nov 20 10:19:54 PST 2023
[05/28 11:46:54  17534s]  IR Build No:             215 
[05/28 11:46:54  17534s]  Techfile:                
[05/28 11:46:54  17534s]     rc_fast
[05/28 11:46:54  17534s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/_qrc_techdir/rc_fast/qrcTechFile
[05/28 11:46:54  17534s] ; version: 22.1.1-p041
[05/28 11:46:54  17534s]     rc_slow
[05/28 11:46:54  17534s] /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/_qrc_techdir/rc_slow/qrcTechFile
[05/28 11:46:54  17534s] ; version: 22.1.1-p041 
[05/28 11:46:54  17534s]  License(s) used:         1 of QTS300, 1 of QTS310, 1 of QTS320, 1 of
[05/28 11:46:54  17534s] QTS520 
[05/28 11:46:54  17534s]  User Name:               ssokolovskiy
[05/28 11:46:54  17534s]  Host Name:               bioeebeanie.bioeelocal
[05/28 11:46:54  17534s]  Host OS Release:         Linux 3.10.0-1160.66.1.el7.x86_64
[05/28 11:46:54  17534s]  Host OS Version:         #1 SMP Wed Apr 27 20:34:34 UTC 2022
[05/28 11:46:54  17534s]  CPU Model Name:          Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz
[05/28 11:46:54  17534s]  L1d Cache:               32K
[05/28 11:46:54  17534s]  L1i Cache:               32K
[05/28 11:46:54  17534s]  L2 Cache:                4096K
[05/28 11:46:54  17534s]  L3 Cache:                16384K
[05/28 11:46:54  17534s]  Memory:                  590 GB
[05/28 11:46:54  17534s]  Run duration:            00:00:06 CPU time, 00:00:22 clock time
[05/28 11:46:54  17534s]  Max (Total) memory used: 904 MB
[05/28 11:46:54  17534s]  Max (CPU) memory used:   541 MB
[05/28 11:46:54  17534s]  Max Temp-Directory used: 4 MB
[05/28 11:46:54  17534s]  Nets/hour:               690K nets/CPU-hr, 188K nets/clock-hr
[05/28 11:46:54  17534s]  Design data:
[05/28 11:46:54  17534s]     Components:           2878
[05/28 11:46:54  17534s]     Phy components:       1749
[05/28 11:46:54  17534s]     Nets:                 1150
[05/28 11:46:54  17534s]     Unconnected pins:     0
[05/28 11:46:54  17534s]  Warning messages:        24
[05/28 11:46:54  17534s]  Error messages:          0
[05/28 11:46:54  17534s] 
[05/28 11:46:54  17534s] Exit code 0.
[05/28 11:46:54  17534s] Cadence Quantus Extraction completed successfully at 2025-May-28 11:46:54
[05/28 11:46:54  17534s] (2025-May-28 15:46:54 GMT).
[05/28 11:46:56  17559s] *** qrc completed. ***
[05/28 11:46:56  17559s] QRC-ILM-RC-DEFAULT: 'read_parasitics -starN -extended -rc_corner rc_fast /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/TOP_rc_fast_25.spef.gz -rc_corner rc_slow /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/TOP_rc_slow_25.spef.gz'...
[05/28 11:46:56  17559s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 7447.715M)
[05/28 11:46:56  17559s] Following parasitics specified for RC corner rc_fast:
[05/28 11:46:56  17559s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/TOP_rc_fast_25.spef.gz (spef)
[05/28 11:46:56  17559s] Following parasitics specified for RC corner rc_slow:
[05/28 11:46:56  17559s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/TOP_rc_slow_25.spef.gz (spef)
[05/28 11:46:56  17559s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/TOP_rc_slow_25.spef.gz specified
[05/28 11:46:56  17559s] 		Cell TOP has spef /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/TOP_rc_fast_25.spef.gz specified
[05/28 11:46:57  17559s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/TOP_rc_slow_25.spef.gz  -rc_corner rc_slow -starN -extended 
[05/28 11:46:57  17559s] WARNING (IMPEXT-3315): Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[05/28 11:46:57  17559s] spefIn Option :  /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/TOP_rc_fast_25.spef.gz  -rc_corner rc_fast -starN -extended 
[05/28 11:46:57  17559s] Start spef parsing (MEM=7447.71).
[05/28 11:46:57  17559s] Number of corners: 2
[05/28 11:46:57  17559s] Number of parallel threads processing the nets is: 1
[05/28 11:46:57  17559s] Maximum backlog used in parser: 50.
[05/28 11:46:57  17559s] Reading multiple SPEF files in parallel.
[05/28 11:46:57  17559s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6zqMqz.rcdb.d/TOP.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 7455.7M)
[05/28 11:46:57  17559s] Creating parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6zqMqz.rcdb.d/TOP.rcdb.d' for storing RC.
[05/28 11:46:57  17559s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/TOP_rc_fast_25.spef.gz.
[05/28 11:46:57  17559s] Number of Resistors     : 19201
[05/28 11:46:57  17559s] Number of Ground Caps   : 18606
[05/28 11:46:57  17559s] Number of Coupling Caps : 400
[05/28 11:46:57  17559s] 
[05/28 11:46:57  17559s] SPEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/tmp_qrc_djhDlS/TOP_rc_slow_25.spef.gz.
[05/28 11:46:57  17559s] Number of Resistors     : 19201
[05/28 11:46:57  17559s] Number of Ground Caps   : 18612
[05/28 11:46:57  17559s] Number of Coupling Caps : 390
[05/28 11:46:57  17559s] 
[05/28 11:46:57  17559s] RCDB /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6zqMqz.rcdb.d/TOP.rcdb.d Creation Completed (CPU Time= 0:00:00.7  MEM= 7507.7M)
[05/28 11:46:57  17559s] End spef parsing (MEM=7473.73 CPU=0:00:00.7 REAL=0:00:00.0).
[05/28 11:46:57  17559s] Spef for RC Corner 'rc_slow' was previously specified. Dropping the previous specification.
[05/28 11:46:57  17559s] Spef for RC Corner 'rc_fast' was previously specified. Dropping the previous specification.
[05/28 11:46:57  17559s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6zqMqz.rcdb.d/TOP.rcdb.d' for reading (mem: 7473.730M)
[05/28 11:46:57  17559s] Cell TOP, hinst 
[05/28 11:46:57  17559s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6zqMqz.rcdb.d/TOP.rcdb.d': 0 access done (mem: 7473.730M)
[05/28 11:46:57  17559s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7473.730M)
[05/28 11:46:57  17560s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_hPXVdu.rcdb.d/TOP.rcdb.d' for reading (mem: 7473.730M)
[05/28 11:46:58  17560s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_hPXVdu.rcdb.d/TOP.rcdb.d': 0 access done (mem: 7473.730M)
[05/28 11:46:58  17560s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=7473.730M)
[05/28 11:46:59  17560s] Done read_parasitics... (cpu: 0:00:01.8 real: 0:00:03.0 mem: 7473.730M)
[05/28 11:46:59  17560s] Starting delay calculation for Setup views
[05/28 11:46:59  17561s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 11:46:59  17561s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 11:46:59  17561s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 11:47:03  17562s] #################################################################################
[05/28 11:47:03  17562s] # Design Stage: PostRoute
[05/28 11:47:03  17562s] # Design Name: TOP
[05/28 11:47:03  17562s] # Design Mode: 22nm
[05/28 11:47:03  17562s] # Analysis Mode: MMMC OCV 
[05/28 11:47:03  17562s] # Parasitics Mode: SPEF/RCDB 
[05/28 11:47:03  17562s] # Signoff Settings: SI On 
[05/28 11:47:03  17562s] #################################################################################
[05/28 11:47:03  17563s] AAE_INFO: 1 threads acquired from CTE.
[05/28 11:47:03  17563s] Setting infinite Tws ...
[05/28 11:47:03  17563s] First Iteration Infinite Tw... 
[05/28 11:47:03  17563s] Calculate early delays in OCV mode...
[05/28 11:47:03  17563s] Calculate late delays in OCV mode...
[05/28 11:47:03  17563s] Topological Sorting (REAL = 0:00:00.0, MEM = 7508.7M, InitMEM = 7508.7M)
[05/28 11:47:03  17563s] Start delay calculation (fullDC) (1 T). (MEM=6485.33)
[05/28 11:47:03  17563s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 11:47:03  17563s] End AAE Lib Interpolated Model. (MEM=7508.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:47:03  17563s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_hPXVdu.rcdb.d/TOP.rcdb.d' for reading (mem: 7508.691M)
[05/28 11:47:03  17563s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7508.7M)
[05/28 11:47:04  17563s] Total number of fetched objects 1150
[05/28 11:47:04  17563s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:47:04  17563s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:47:04  17563s] End delay calculation. (MEM=6495.48 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 11:47:04  17563s] End delay calculation (fullDC). (MEM=6495.48 CPU=0:00:00.6 REAL=0:00:01.0)
[05/28 11:47:04  17563s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_cscR4B/.AAE_75591/waveform.data...
[05/28 11:47:04  17563s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 7534.4M) ***
[05/28 11:47:04  17563s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7542.4M)
[05/28 11:47:04  17563s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 11:47:04  17563s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7542.4M)
[05/28 11:47:04  17563s] Starting SI iteration 2
[05/28 11:47:04  17564s] Calculate early delays in OCV mode...
[05/28 11:47:04  17564s] Calculate late delays in OCV mode...
[05/28 11:47:04  17564s] Start delay calculation (fullDC) (1 T). (MEM=6502.44)
[05/28 11:47:04  17564s] End AAE Lib Interpolated Model. (MEM=7489.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:47:04  17564s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:47:04  17564s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:47:04  17564s] Total number of fetched objects 1150
[05/28 11:47:04  17564s] AAE_INFO-618: Total number of nets in the design is 1152,  0.1 percent of the nets selected for SI analysis
[05/28 11:47:04  17564s] End delay calculation. (MEM=6504.49 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 11:47:04  17564s] End delay calculation (fullDC). (MEM=6504.49 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 11:47:04  17564s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 7540.7M) ***
[05/28 11:47:04  17564s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:05.0 totSessionCpu=4:52:44 mem=7548.7M)
[05/28 11:47:04  17564s] Effort level <high> specified for reg2reg path_group
[05/28 11:47:05  17564s] Cell TOP LLGs are deleted
[05/28 11:47:05  17564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:47:05  17564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:47:05  17564s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7493.7M, EPOCH TIME: 1748447225.160127
[05/28 11:47:05  17564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:47:05  17564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:47:05  17564s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7493.7M, EPOCH TIME: 1748447225.160981
[05/28 11:47:05  17564s] Max number of tech site patterns supported in site array is 256.
[05/28 11:47:05  17564s] Core basic site is GF22_DST
[05/28 11:47:05  17564s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 11:47:05  17564s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 11:47:05  17564s] Fast DP-INIT is on for default
[05/28 11:47:05  17564s] Atter site array init, number of instance map data is 0.
[05/28 11:47:05  17564s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.260, MEM:7495.7M, EPOCH TIME: 1748447225.421184
[05/28 11:47:05  17564s] 
[05/28 11:47:05  17564s] 
[05/28 11:47:05  17564s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:47:05  17564s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.263, MEM:7495.7M, EPOCH TIME: 1748447225.422735
[05/28 11:47:05  17564s] Cell TOP LLGs are deleted
[05/28 11:47:05  17564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:47:05  17564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:47:05  17565s] ** INFO: Initializing Glitch Interface
[05/28 11:47:06  17565s] ** INFO: Initializing Glitch Interface
[05/28 11:47:08  17565s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.536  | 49.726  | 49.536  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -68     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
       (92.343% with Fillers)
------------------------------------------------------------------

[05/28 11:47:08  17565s] Reported timing to dir timingReports
[05/28 11:47:08  17565s] Total CPU time: 31.42 sec
[05/28 11:47:08  17565s] Total Real time: 38.0 sec
[05/28 11:47:08  17565s] Total Memory Usage: 7509.984375 Mbytes
[05/28 11:47:08  17565s] Reset AAE Options
[05/28 11:47:08  17565s] Info: pop threads available for lower-level modules during optimization.
[05/28 11:47:08  17565s] *** timeDesign #7 [finish] () : cpu/real = 0:00:31.4/0:00:38.0 (0.8), totSession cpu/real = 4:52:45.2/18:04:14.8 (0.3), mem = 7510.0M
[05/28 11:47:08  17565s] 
[05/28 11:47:08  17565s] =============================================================================================
[05/28 11:47:08  17565s]  Final TAT Report : timeDesign #7                                               23.10-p003_1
[05/28 11:47:08  17565s] =============================================================================================
[05/28 11:47:08  17565s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 11:47:08  17565s] ---------------------------------------------------------------------------------------------
[05/28 11:47:08  17565s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.8 % )     0:00:02.9 /  0:00:00.7    0.2
[05/28 11:47:08  17565s] [ DrvReport              ]      1   0:00:02.3  (   6.1 % )     0:00:02.3 /  0:00:00.1    0.1
[05/28 11:47:08  17565s] [ ExtractRC              ]      1   0:00:28.7  (  75.6 % )     0:00:28.7 /  0:00:26.9    0.9
[05/28 11:47:08  17565s] [ UpdateTimingGraph      ]      2   0:00:04.4  (  11.5 % )     0:00:05.5 /  0:00:03.4    0.6
[05/28 11:47:08  17565s] [ FullDelayCalc          ]      2   0:00:01.1  (   2.8 % )     0:00:01.1 /  0:00:00.9    0.8
[05/28 11:47:08  17565s] [ TimingUpdate           ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[05/28 11:47:08  17565s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 11:47:08  17565s] [ GenerateReports        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 11:47:08  17565s] [ MISC                   ]          0:00:00.9  (   2.3 % )     0:00:00.9 /  0:00:00.4    0.5
[05/28 11:47:08  17565s] ---------------------------------------------------------------------------------------------
[05/28 11:47:08  17565s]  timeDesign #7 TOTAL                0:00:38.0  ( 100.0 % )     0:00:38.0 /  0:00:31.4    0.8
[05/28 11:47:08  17565s] ---------------------------------------------------------------------------------------------
[05/28 11:47:08  17565s] 
[05/28 11:51:55  17623s] <CMD> setExtractRCMode -engine postRoute -effortLevel high
[05/28 11:51:55  17623s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_hPXVdu.rcdb.d/TOP.rcdb.d': 1149 access done (mem: 7514.828M)
[05/28 11:51:55  17623s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/28 11:51:55  17623s] Type 'man IMPEXT-3493' for more detail.
[05/28 11:53:00  17636s] <CMD> setExtractRCMode -lefTechFileMap lef2tech.map
[05/28 11:53:07  17637s] <CMD> extractRC
[05/28 11:53:07  17637s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'high' .
[05/28 11:53:07  17637s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'TOP'. Number of corners is 2.
[05/28 11:53:07  17637s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[05/28 11:53:07  17637s]  Min pitch recieved = 320 
[05/28 11:53:09  17639s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/28 11:53:09  17639s] 
[05/28 11:53:09  17639s] IQuantus Extraction engine initialization using 2 tech files:
[05/28 11:53:09  17639s] 	/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile at temperature 25C & 
[05/28 11:53:09  17639s] 	/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile at temperature 25C . 
[05/28 11:53:09  17639s] 
[05/28 11:53:09  17639s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/28 11:53:12  17641s] **ERROR: (IMPSYUTIL-96):	Cannot open (for read) LayerMapFile file: 'lef2tech.map'. The reason is: No such file or directory
Type 'man IMPSYUTIL-96' for more detail.
[05/28 11:53:13  17641s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/28 11:53:13  17641s] 0
[05/28 11:54:52  17662s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/28 11:54:52  17662s] <CMD> timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix TOP_signOff -outDir timingReports
[05/28 11:54:52  17662s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[05/28 11:54:52  17662s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[05/28 11:54:52  17662s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[05/28 11:54:52  17662s] *** timeDesign #8 [begin] () : totSession cpu/real = 4:54:22.4/18:11:59.0 (0.3), mem = 7600.1M
[05/28 11:54:52  17662s]  Reset EOS DB
[05/28 11:54:52  17662s] Ignoring AAE DB Resetting ...
[05/28 11:54:52  17662s] Message <GLOBAL-100> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/28 11:54:52  17662s] Deleting AAE DB and timing data for delay calculations...
[05/28 11:54:52  17662s] AAE DB initialization (MEM=7599.09 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:54:52  17662s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:54:53  17662s] **ERROR: (IMPEXT-5063):	Failed to open Quantus QRC layermap file 'lef2tech.map'. Check the file specified and run again.
[05/28 11:54:53  17662s] Effort level <high> specified for reg2reg path_group
[05/28 11:54:53  17663s] Cell TOP LLGs are deleted
[05/28 11:54:53  17663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:54:53  17663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:54:53  17663s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7514.9M, EPOCH TIME: 1748447693.817535
[05/28 11:54:53  17663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:54:53  17663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:54:53  17663s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7514.9M, EPOCH TIME: 1748447693.818361
[05/28 11:54:53  17663s] Max number of tech site patterns supported in site array is 256.
[05/28 11:54:53  17663s] Core basic site is GF22_DST
[05/28 11:54:54  17663s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 11:54:54  17663s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 11:54:54  17663s] Fast DP-INIT is on for default
[05/28 11:54:54  17663s] Atter site array init, number of instance map data is 0.
[05/28 11:54:54  17663s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.270, REAL:0.274, MEM:7514.9M, EPOCH TIME: 1748447694.092617
[05/28 11:54:54  17663s] 
[05/28 11:54:54  17663s] 
[05/28 11:54:54  17663s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:54:54  17663s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.277, MEM:7514.9M, EPOCH TIME: 1748447694.094487
[05/28 11:54:54  17663s] Cell TOP LLGs are deleted
[05/28 11:54:54  17663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:54:54  17663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:54:54  17663s] OPTC: user 20.0
[05/28 11:54:54  17663s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:54:54  17663s] **ERROR: (IMPEXT-5063):	Failed to open Quantus QRC layermap file 'lef2tech.map'. Check the file specified and run again.
[05/28 11:54:54  17663s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:54:55  17663s] **ERROR: (IMPEXT-5063):	Failed to open Quantus QRC layermap file 'lef2tech.map'. Check the file specified and run again.
[05/28 11:54:55  17663s] Starting delay calculation for Hold views
[05/28 11:54:55  17663s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 11:54:55  17663s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 11:54:55  17663s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 11:54:58  17665s] #################################################################################
[05/28 11:54:58  17665s] # Design Stage: PostRoute
[05/28 11:54:58  17665s] # Design Name: TOP
[05/28 11:54:58  17665s] # Design Mode: 22nm
[05/28 11:54:58  17665s] # Analysis Mode: MMMC OCV 
[05/28 11:54:58  17665s] # Parasitics Mode: No SPEF/RCDB 
[05/28 11:54:58  17665s] # Signoff Settings: SI On 
[05/28 11:54:58  17665s] #################################################################################
[05/28 11:54:58  17665s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:54:59  17665s] **ERROR: (IMPEXT-5063):	Failed to open Quantus QRC layermap file 'lef2tech.map'. Check the file specified and run again.
[05/28 11:54:59  17665s] AAE_INFO: 1 threads acquired from CTE.
[05/28 11:54:59  17665s] Setting infinite Tws ...
[05/28 11:54:59  17665s] First Iteration Infinite Tw... 
[05/28 11:54:59  17665s] Calculate late delays in OCV mode...
[05/28 11:54:59  17665s] Calculate early delays in OCV mode...
[05/28 11:54:59  17665s] Topological Sorting (REAL = 0:00:00.0, MEM = 7527.0M, InitMEM = 7527.0M)
[05/28 11:54:59  17665s] Start delay calculation (fullDC) (1 T). (MEM=6515.46)
[05/28 11:54:59  17665s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:54:59  17665s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 11:54:59  17665s] Start AAE Lib Loading. (MEM=7527.02)
[05/28 11:54:59  17665s] End AAE Lib Loading. (MEM=7747.09 CPU=0:00:00.2 Real=0:00:00.0)
[05/28 11:54:59  17665s] End AAE Lib Interpolated Model. (MEM=7747.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:54:59  17665s]  Report initialization with DMWrite ... (0, Best)
[05/28 11:55:00  17666s] Total number of fetched objects 1150
[05/28 11:55:00  17666s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:55:00  17666s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:00  17666s] End delay calculation. (MEM=6812.8 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 11:55:03  17667s] End delay calculation (fullDC). (MEM=6508.91 CPU=0:00:02.4 REAL=0:00:04.0)
[05/28 11:55:03  17667s] esiiDumpWaveformsThread is successfull 1 
[05/28 11:55:03  17667s] *** CDM Built up (cpu=0:00:02.5  real=0:00:05.0  mem= 7596.8M) ***
[05/28 11:55:03  17667s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_uXurqO/.AAE_75591/waveform.data in separate thread...
[05/28 11:55:03  17667s] Finish pthread dumping compressed waveforms.
[05/28 11:55:04  17668s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7604.8M)
[05/28 11:55:04  17668s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 11:55:04  17668s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7604.8M)
[05/28 11:55:04  17668s] Starting SI iteration 2
[05/28 11:55:04  17668s] Calculate late delays in OCV mode...
[05/28 11:55:04  17668s] Calculate early delays in OCV mode...
[05/28 11:55:04  17668s] Start delay calculation (fullDC) (1 T). (MEM=7080.94)
[05/28 11:55:04  17668s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:04  17668s] End AAE Lib Interpolated Model. (MEM=7541.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:04  17668s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:55:04  17668s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:55:04  17668s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:55:04  17668s] Total number of fetched objects 1150
[05/28 11:55:04  17668s] AAE_INFO-618: Total number of nets in the design is 1152,  19.8 percent of the nets selected for SI analysis
[05/28 11:55:04  17668s] End delay calculation. (MEM=7095.21 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:55:04  17668s] End delay calculation (fullDC). (MEM=7095.21 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:55:04  17668s] Save and delete waveform data /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_uXurqO/.AAE_75591/waveform.data ...
[05/28 11:55:04  17668s] Finish pthread dumping timing data and compressed waveforms.
[05/28 11:55:04  17668s] Swap out waveforms (MEM=7604.59 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:55:04  17668s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 7604.6M) ***
[05/28 11:55:04  17668s] *** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:10.0 totSessionCpu=4:54:29 mem=7612.6M)
[05/28 11:55:05  17668s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 11:55:05  17668s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 11:55:05  17668s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 11:55:08  17670s] #################################################################################
[05/28 11:55:08  17670s] # Design Stage: PostRoute
[05/28 11:55:08  17670s] # Design Name: TOP
[05/28 11:55:08  17670s] # Design Mode: 22nm
[05/28 11:55:08  17670s] # Analysis Mode: MMMC OCV 
[05/28 11:55:08  17670s] # Parasitics Mode: No SPEF/RCDB 
[05/28 11:55:08  17670s] # Signoff Settings: SI On 
[05/28 11:55:08  17670s] #################################################################################
[05/28 11:55:08  17670s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:55:08  17670s] **ERROR: (IMPEXT-5063):	Failed to open Quantus QRC layermap file 'lef2tech.map'. Check the file specified and run again.
[05/28 11:55:08  17670s] AAE_INFO: 1 threads acquired from CTE.
[05/28 11:55:08  17670s] Setting infinite Tws ...
[05/28 11:55:08  17670s] First Iteration Infinite Tw... 
[05/28 11:55:08  17670s] Calculate late delays in OCV mode...
[05/28 11:55:08  17670s] Calculate early delays in OCV mode...
[05/28 11:55:09  17670s] Topological Sorting (REAL = 0:00:01.0, MEM = 7604.6M, InitMEM = 7604.6M)
[05/28 11:55:09  17670s] Start delay calculation (fullDC) (1 T). (MEM=6541.98)
[05/28 11:55:09  17670s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:09  17670s] End AAE Lib Interpolated Model. (MEM=7604.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:09  17670s]  Report initialization with DMWrite ... (0, Worst)
[05/28 11:55:09  17670s] Total number of fetched objects 1150
[05/28 11:55:09  17670s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:55:09  17670s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:09  17670s] End delay calculation. (MEM=6552.62 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 11:55:09  17670s] End delay calculation (fullDC). (MEM=6552.62 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 11:55:09  17670s] esiiDumpWaveformsThread is successfull 1 
[05/28 11:55:09  17670s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_uXurqO/.AAE_75591/waveform.data in separate thread...
[05/28 11:55:09  17670s] Finish pthread dumping compressed waveforms.
[05/28 11:55:09  17670s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 7612.6M) ***
[05/28 11:55:09  17670s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7612.6M)
[05/28 11:55:09  17670s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 11:55:09  17670s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7612.6M)
[05/28 11:55:09  17670s] Starting SI iteration 2
[05/28 11:55:09  17671s] Calculate late delays in OCV mode...
[05/28 11:55:09  17671s] Calculate early delays in OCV mode...
[05/28 11:55:09  17671s] Start delay calculation (fullDC) (1 T). (MEM=6542.87)
[05/28 11:55:09  17671s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:09  17671s] End AAE Lib Interpolated Model. (MEM=7558.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:09  17671s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:55:09  17671s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:55:09  17671s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:55:09  17671s] Total number of fetched objects 1150
[05/28 11:55:09  17671s] AAE_INFO-618: Total number of nets in the design is 1152,  19.8 percent of the nets selected for SI analysis
[05/28 11:55:09  17671s] End delay calculation. (MEM=6543.59 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:55:09  17671s] End delay calculation (fullDC). (MEM=6543.59 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:55:09  17671s] Save and delete waveform data /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_uXurqO/.AAE_75591/waveform.data ...
[05/28 11:55:09  17671s] Finish pthread dumping timing data and compressed waveforms.
[05/28 11:55:09  17671s] Swap out waveforms (MEM=7621.28 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:55:09  17671s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 7621.3M) ***
[05/28 11:55:10  17671s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 11:55:10  17671s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 11:55:10  17671s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 11:55:13  17673s] #################################################################################
[05/28 11:55:13  17673s] # Design Stage: PostRoute
[05/28 11:55:13  17673s] # Design Name: TOP
[05/28 11:55:13  17673s] # Design Mode: 22nm
[05/28 11:55:13  17673s] # Analysis Mode: MMMC OCV 
[05/28 11:55:13  17673s] # Parasitics Mode: No SPEF/RCDB 
[05/28 11:55:13  17673s] # Signoff Settings: SI On 
[05/28 11:55:13  17673s] #################################################################################
[05/28 11:55:13  17673s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'signoff' .
[05/28 11:55:14  17673s] **ERROR: (IMPEXT-5063):	Failed to open Quantus QRC layermap file 'lef2tech.map'. Check the file specified and run again.
[05/28 11:55:14  17673s] AAE_INFO: 1 threads acquired from CTE.
[05/28 11:55:14  17673s] Setting infinite Tws ...
[05/28 11:55:14  17673s] First Iteration Infinite Tw... 
[05/28 11:55:14  17673s] Calculate late delays in OCV mode...
[05/28 11:55:14  17673s] Calculate early delays in OCV mode...
[05/28 11:55:14  17673s] Topological Sorting (REAL = 0:00:00.0, MEM = 7621.3M, InitMEM = 7621.3M)
[05/28 11:55:14  17673s] Start delay calculation (fullDC) (1 T). (MEM=6546.18)
[05/28 11:55:14  17673s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:14  17673s] End AAE Lib Interpolated Model. (MEM=7621.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:14  17673s]  Report initialization with DMWrite ... (0, Worst)
[05/28 11:55:14  17673s] Total number of fetched objects 1150
[05/28 11:55:14  17673s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:55:14  17673s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:14  17673s] End delay calculation. (MEM=6553.36 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 11:55:14  17673s] End delay calculation (fullDC). (MEM=6553.36 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 11:55:14  17673s] esiiDumpWaveformsThread is successfull 1 
[05/28 11:55:14  17673s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_uXurqO/.AAE_75591/waveform.data in separate thread...
[05/28 11:55:14  17673s] Finish pthread dumping compressed waveforms.
[05/28 11:55:14  17673s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 7629.3M) ***
[05/28 11:55:15  17673s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7629.3M)
[05/28 11:55:15  17673s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 11:55:15  17673s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7629.3M)
[05/28 11:55:15  17673s] Starting SI iteration 2
[05/28 11:55:15  17674s] Calculate late delays in OCV mode...
[05/28 11:55:15  17674s] Calculate early delays in OCV mode...
[05/28 11:55:15  17674s] Start delay calculation (fullDC) (1 T). (MEM=6544.67)
[05/28 11:55:15  17674s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:15  17674s] End AAE Lib Interpolated Model. (MEM=7575.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:15  17674s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:55:15  17674s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:55:15  17674s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:55:15  17674s] Total number of fetched objects 1150
[05/28 11:55:15  17674s] AAE_INFO-618: Total number of nets in the design is 1152,  19.8 percent of the nets selected for SI analysis
[05/28 11:55:15  17674s] End delay calculation. (MEM=6545.39 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:55:15  17674s] End delay calculation (fullDC). (MEM=6545.39 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:55:15  17674s] Save and delete waveform data /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_uXurqO/.AAE_75591/waveform.data ...
[05/28 11:55:15  17674s] Finish pthread dumping timing data and compressed waveforms.
[05/28 11:55:15  17674s] Swap out waveforms (MEM=7637.96 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:55:15  17674s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 7638.0M) ***
[05/28 11:55:19  17676s] **ERROR: (IMPEXT-5063):	Failed to open Quantus QRC layermap file 'lef2tech.map'. Check the file specified and run again.
[05/28 11:55:19  17676s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:19  17676s] End AAE Lib Interpolated Model. (MEM=7591.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:19  17676s]  Report initialization with DMWrite ... (0, Worst)
[05/28 11:55:20  17676s] Total number of fetched objects 1150
[05/28 11:55:20  17676s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:55:20  17676s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:20  17676s] End delay calculation. (MEM=6555.57 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 11:55:20  17677s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:20  17677s] End AAE Lib Interpolated Model. (MEM=7595.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:20  17677s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:55:20  17677s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:55:20  17677s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:55:20  17677s] Total number of fetched objects 1150
[05/28 11:55:20  17677s] AAE_INFO-618: Total number of nets in the design is 1152,  19.8 percent of the nets selected for SI analysis
[05/28 11:55:20  17677s] End delay calculation. (MEM=6548.57 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:55:25  17678s] **ERROR: (IMPEXT-5063):	Failed to open Quantus QRC layermap file 'lef2tech.map'. Check the file specified and run again.
[05/28 11:55:25  17678s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:25  17679s] End AAE Lib Interpolated Model. (MEM=7610.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:25  17679s]  Report initialization with DMWrite ... (0, Worst)
[05/28 11:55:25  17679s] Total number of fetched objects 1150
[05/28 11:55:25  17679s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:55:25  17679s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:25  17679s] End delay calculation. (MEM=6560.46 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 11:55:25  17679s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:25  17679s] End AAE Lib Interpolated Model. (MEM=7611.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:25  17679s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:55:26  17679s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:55:26  17679s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:55:26  17679s] Total number of fetched objects 1150
[05/28 11:55:26  17679s] AAE_INFO-618: Total number of nets in the design is 1152,  19.8 percent of the nets selected for SI analysis
[05/28 11:55:26  17679s] End delay calculation. (MEM=6553.47 CPU=0:00:00.1 REAL=0:00:01.0)
[05/28 11:55:30  17682s] **ERROR: (IMPEXT-5063):	Failed to open Quantus QRC layermap file 'lef2tech.map'. Check the file specified and run again.
[05/28 11:55:30  17682s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:30  17682s] End AAE Lib Interpolated Model. (MEM=7625.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:30  17682s]  Report initialization with DMWrite ... (0, Worst)
[05/28 11:55:31  17682s] Total number of fetched objects 1150
[05/28 11:55:31  17682s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:55:31  17682s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:31  17682s] End delay calculation. (MEM=6563.56 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 11:55:31  17682s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:31  17682s] End AAE Lib Interpolated Model. (MEM=7630.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:31  17682s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:55:31  17683s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:55:31  17683s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:55:31  17683s] Total number of fetched objects 1150
[05/28 11:55:31  17683s] AAE_INFO-618: Total number of nets in the design is 1152,  19.8 percent of the nets selected for SI analysis
[05/28 11:55:31  17683s] End delay calculation. (MEM=6558.61 CPU=0:00:00.2 REAL=0:00:00.0)
[05/28 11:55:36  17685s] **ERROR: (IMPEXT-5063):	Failed to open Quantus QRC layermap file 'lef2tech.map'. Check the file specified and run again.
[05/28 11:55:36  17685s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:36  17685s] End AAE Lib Interpolated Model. (MEM=7645.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:36  17685s]  Report initialization with DMWrite ... (0, Worst)
[05/28 11:55:36  17685s] Total number of fetched objects 1150
[05/28 11:55:36  17685s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:55:36  17685s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:36  17685s] End delay calculation. (MEM=6569.95 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 11:55:37  17686s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:37  17686s] End AAE Lib Interpolated Model. (MEM=7649.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:37  17686s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:55:37  17686s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:55:37  17686s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:55:37  17686s] Total number of fetched objects 1150
[05/28 11:55:37  17686s] AAE_INFO-618: Total number of nets in the design is 1152,  19.8 percent of the nets selected for SI analysis
[05/28 11:55:37  17686s] End delay calculation. (MEM=6563.48 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:55:46  17692s] **ERROR: (IMPEXT-5063):	Failed to open Quantus QRC layermap file 'lef2tech.map'. Check the file specified and run again.
[05/28 11:55:46  17693s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:46  17693s] End AAE Lib Interpolated Model. (MEM=7662.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:46  17693s]  Report initialization with DMWrite ... (0, Worst)
[05/28 11:55:46  17693s] Total number of fetched objects 1150
[05/28 11:55:46  17693s] AAE_INFO-618: Total number of nets in the design is 1152,  100.0 percent of the nets selected for SI analysis
[05/28 11:55:46  17693s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:46  17693s] End delay calculation. (MEM=6574.82 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 11:55:47  17693s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/28 11:55:47  17693s] End AAE Lib Interpolated Model. (MEM=7669.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:55:47  17693s]  Report initialization with DMUpdate ... (1, Worst)
[05/28 11:55:47  17693s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:55:47  17693s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:55:47  17693s] Total number of fetched objects 1150
[05/28 11:55:47  17693s] AAE_INFO-618: Total number of nets in the design is 1152,  19.8 percent of the nets selected for SI analysis
[05/28 11:55:47  17693s] End delay calculation. (MEM=6568.38 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:55:47  17694s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.095  | -0.071  | -0.095  |
|           TNS (ns):| -11.282 | -10.755 | -1.029  |
|    Violating Paths:|   229   |   221   |   31    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 14.364%
       (92.343% with Fillers)
------------------------------------------------------------------

[05/28 11:55:47  17694s] Total CPU time: 31.94 sec
[05/28 11:55:47  17694s] Total Real time: 55.0 sec
[05/28 11:55:47  17694s] Total Memory Usage: 7643.074219 Mbytes
[05/28 11:55:47  17694s] Reset AAE Options
[05/28 11:55:47  17694s] *** timeDesign #8 [finish] () : cpu/real = 0:00:32.0/0:00:55.5 (0.6), totSession cpu/real = 4:54:54.3/18:12:54.5 (0.3), mem = 7643.1M
[05/28 11:55:47  17694s] 
[05/28 11:55:47  17694s] =============================================================================================
[05/28 11:55:47  17694s]  Final TAT Report : timeDesign #8                                               23.10-p003_1
[05/28 11:55:47  17694s] =============================================================================================
[05/28 11:55:47  17694s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 11:55:47  17694s] ---------------------------------------------------------------------------------------------
[05/28 11:55:47  17694s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.6 % )     0:00:53.7 /  0:00:31.2    0.6
[05/28 11:55:47  17694s] [ ExtractRC              ]     11   0:00:05.7  (  10.2 % )     0:00:05.7 /  0:00:00.2    0.0
[05/28 11:55:47  17694s] [ UpdateTimingGraph      ]      1   0:00:04.7  (   8.4 % )     0:00:10.3 /  0:00:05.4    0.5
[05/28 11:55:47  17694s] [ FullDelayCalc          ]     16   0:00:09.1  (  16.5 % )     0:00:13.2 /  0:00:07.3    0.6
[05/28 11:55:47  17694s] [ TimingUpdate           ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[05/28 11:55:47  17694s] [ TimingReport           ]      1   0:00:08.2  (  14.7 % )     0:00:10.5 /  0:00:05.6    0.5
[05/28 11:55:47  17694s] [ GenerateReports        ]      1   0:00:26.3  (  47.4 % )     0:00:32.1 /  0:00:19.8    0.6
[05/28 11:55:47  17694s] [ MISC                   ]          0:00:01.2  (   2.1 % )     0:00:01.2 /  0:00:00.8    0.7
[05/28 11:55:47  17694s] ---------------------------------------------------------------------------------------------
[05/28 11:55:47  17694s]  timeDesign #8 TOTAL                0:00:55.5  ( 100.0 % )     0:00:55.5 /  0:00:32.0    0.6
[05/28 11:55:47  17694s] ---------------------------------------------------------------------------------------------
[05/28 11:55:47  17694s] 
[05/28 11:55:51  17695s] <CMD> uiSetTool addVia
[05/28 11:55:51  17695s] <CMD> gui_select -next -point {-15.371 45.398}
[05/28 11:55:51  17695s] <CMD> deleteSelectedFromFPlan
[05/28 11:56:10  17699s] invalid command name "optDesgn"
[05/28 11:56:16  17700s] <CMD> optDesign -help
[05/28 11:56:16  17700s] 
[05/28 11:56:16  17700s] Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr]
[05/28 11:56:16  17700s]                  [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute] [-preCTS]
[05/28 11:56:16  17700s]                  [-prefix <fileNamePrefix>] [-selectedNets <fileName>]
[05/28 11:56:16  17700s]                  [-selectedTerms <fileName>] [-setup] [-targeted] [-timingDebugReport]
[05/28 11:56:16  17700s]                  [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]
[05/28 11:56:16  17700s] 
[05/28 11:56:16  17700s] -help                               # Prints out the command usage
[05/28 11:56:16  17700s] -drv                                # DRV Fixing option  (bool, optional)
[05/28 11:56:16  17700s] -excludeNets <fileName>             # List of Nets NOT to optimize  (string, optional)
[05/28 11:56:16  17700s] -expandedViews                      # expandedViews option  (bool, optional)
[05/28 11:56:16  17700s] -hold                               # Hold Fixing option  (bool, optional)
[05/28 11:56:16  17700s] -holdVioData <fileName>             # Dump remaining hold violations data (string, optional)
[05/28 11:56:16  17700s] -idealClock                         # Ideal Clock option  (bool, optional)
[05/28 11:56:16  17700s] -incr                               # Incremental optimization  (bool, optional)
[05/28 11:56:16  17700s] -noEcoRoute                         # No Eco Route with -postRoute  (bool, optional)
[05/28 11:56:16  17700s] -outDir <directoryName>             # Directory for report files  (string, optional)
[05/28 11:56:16  17700s] -postCTS                            # postCTS option  (bool, optional)
[05/28 11:56:16  17700s] -postRoute                          # postRoute option  (bool, optional)
[05/28 11:56:16  17700s] -preCTS                             # preCTS option  (bool, optional)
[05/28 11:56:16  17700s] -prefix <fileNamePrefix>            # File Name Prefix option  (string, optional)
[05/28 11:56:16  17700s] -selectedNets <fileName>            # List of Nets to optimize  (string, optional)
[05/28 11:56:16  17700s] -selectedTerms <fileName>           # List of Terms to optimize  (string, optional)
[05/28 11:56:16  17700s] -setup                              # Setup/DRV Fixing option  (bool, optional)
[05/28 11:56:16  17700s] -targeted                           # Target based optmization option (bool, optional)
[05/28 11:56:16  17700s] -timingDebugReport                  # generate machine readable timing report (bool, optional)
[05/28 11:56:16  17700s] -useTransitionFiles                 # Fix max_tran from external file (bool, optional)
[05/28 11:56:16  17700s] 
[05/28 11:56:16  17700s] 
[05/28 11:56:49  17707s] <CMD> optDesign -postRoute -hold
[05/28 11:56:49  17707s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 6519.4M, totSessionCpu=4:55:07 **
[05/28 11:56:49  17707s] 
[05/28 11:56:49  17707s] Active Setup views: view_slow_mission 
[05/28 11:56:49  17707s] *** optDesign #4 [begin] () : totSession cpu/real = 4:55:07.1/18:13:56.1 (0.3), mem = 7642.9M
[05/28 11:56:49  17707s] Info: 1 threads available for lower-level modules during optimization.
[05/28 11:56:49  17707s] GigaOpt running with 1 threads.
[05/28 11:56:49  17707s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 4:55:07.1/18:13:56.1 (0.3), mem = 7642.9M
[05/28 11:56:49  17707s] **INFO: User settings:
[05/28 11:56:49  17707s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 11:56:49  17707s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/28 11:56:49  17707s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 11:56:49  17707s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 11:56:49  17707s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 11:56:49  17707s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 11:56:49  17707s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 11:56:49  17707s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 11:56:49  17707s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 11:56:49  17707s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 11:56:49  17707s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 11:56:49  17707s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 11:56:49  17707s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 11:56:49  17707s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 11:56:49  17707s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 11:56:49  17707s] setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/28 11:56:49  17707s] setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
[05/28 11:56:49  17707s] setNanoRouteMode -route_si_effort                                                         high
[05/28 11:56:49  17707s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 11:56:49  17707s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 11:56:49  17707s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 11:56:49  17707s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 11:56:49  17707s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 11:56:49  17707s] setDesignMode -process                                                                    22
[05/28 11:56:49  17707s] setExtractRCMode -coupled                                                                 true
[05/28 11:56:49  17707s] setExtractRCMode -coupling_c_th                                                           3
[05/28 11:56:49  17707s] setExtractRCMode -effortLevel                                                             high
[05/28 11:56:49  17707s] setExtractRCMode -engine                                                                  postRoute
[05/28 11:56:49  17707s] setExtractRCMode -lefTechFileMap                                                          lef2tech.map
[05/28 11:56:49  17707s] setExtractRCMode -noCleanRCDB                                                             true
[05/28 11:56:49  17707s] setExtractRCMode -nrNetInMemory                                                           100000
[05/28 11:56:49  17707s] setExtractRCMode -relative_c_th                                                           0.03
[05/28 11:56:49  17707s] setExtractRCMode -total_c_th                                                              5
[05/28 11:56:49  17707s] setDelayCalMode -enable_high_fanout                                                       true
[05/28 11:56:49  17707s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/28 11:56:49  17707s] setDelayCalMode -engine                                                                   aae
[05/28 11:56:49  17707s] setDelayCalMode -ignoreNetLoad                                                            false
[05/28 11:56:49  17707s] setDelayCalMode -SIAware                                                                  true
[05/28 11:56:49  17707s] setDelayCalMode -signOff                                                                  true
[05/28 11:56:49  17707s] setDelayCalMode -siMode                                                                   signoff
[05/28 11:56:49  17707s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/28 11:56:49  17707s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/28 11:56:49  17707s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/28 11:56:49  17707s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/28 11:56:49  17707s] setOptMode -opt_auto_view                                                                 false
[05/28 11:56:49  17707s] setOptMode -opt_delete_insts                                                              true
[05/28 11:56:49  17707s] setOptMode -opt_drv_margin                                                                0
[05/28 11:56:49  17707s] setOptMode -opt_drv                                                                       true
[05/28 11:56:49  17707s] setOptMode -opt_resize_flip_flops                                                         true
[05/28 11:56:49  17707s] setOptMode -opt_setup_target_slack                                                        0
[05/28 11:56:49  17707s] setSIMode -analysisType                                                                   aae
[05/28 11:56:49  17707s] setSIMode -enable_glitch_report                                                           false
[05/28 11:56:49  17707s] setSIMode -separate_delta_delay_on_data                                                   true
[05/28 11:56:49  17707s] setPlaceMode -place_detail_check_route                                                    true
[05/28 11:56:49  17707s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/28 11:56:49  17707s] setPlaceMode -place_global_clock_power_driven                                             true
[05/28 11:56:49  17707s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/28 11:56:49  17707s] setPlaceMode -place_global_cong_effort                                                    high
[05/28 11:56:49  17707s] setPlaceMode -place_global_place_io_pins                                                  true
[05/28 11:56:49  17707s] setAnalysisMode -analysisType                                                             onChipVariation
[05/28 11:56:49  17707s] setAnalysisMode -checkType                                                                setup
[05/28 11:56:49  17707s] setAnalysisMode -clkSrcPath                                                               true
[05/28 11:56:49  17707s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/28 11:56:49  17707s] setAnalysisMode -cppr                                                                     both
[05/28 11:56:49  17707s] setAnalysisMode -skew                                                                     true
[05/28 11:56:49  17707s] setAnalysisMode -usefulSkew                                                               true
[05/28 11:56:49  17707s] 
[05/28 11:56:49  17707s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 11:56:49  17707s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/28 11:56:49  17707s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 11:56:49  17707s] 
[05/28 11:56:49  17707s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 11:56:49  17707s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 11:56:49  17707s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 11:56:49  17707s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 11:56:49  17707s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 11:56:49  17707s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 11:56:49  17707s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 11:56:49  17707s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 11:56:49  17707s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 11:56:49  17707s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 11:56:49  17707s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 11:56:49  17707s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 11:56:49  17707s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 11:56:49  17707s] Summary for sequential cells identification: 
[05/28 11:56:49  17707s]   Identified SBFF number: 299
[05/28 11:56:49  17707s]   Identified MBFF number: 75
[05/28 11:56:49  17707s]   Identified SB Latch number: 22
[05/28 11:56:49  17707s]   Identified MB Latch number: 0
[05/28 11:56:49  17707s]   Not identified SBFF number: 15
[05/28 11:56:49  17707s]   Not identified MBFF number: 0
[05/28 11:56:49  17707s]   Not identified SB Latch number: 0
[05/28 11:56:49  17707s]   Not identified MB Latch number: 0
[05/28 11:56:49  17707s]   Number of sequential cells which are not FFs: 45
[05/28 11:56:49  17707s]  Visiting view : view_slow_mission
[05/28 11:56:49  17707s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 11:56:49  17707s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 11:56:49  17707s]  Visiting view : view_fast_mission
[05/28 11:56:49  17707s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 11:56:49  17707s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 11:56:49  17707s] TLC MultiMap info (StdDelay):
[05/28 11:56:49  17707s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 11:56:49  17707s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 11:56:49  17707s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 11:56:49  17707s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 11:56:49  17707s]  Setting StdDelay to: 6.1ps
[05/28 11:56:49  17707s] 
[05/28 11:56:49  17707s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 11:56:49  17707s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 11:56:49  17707s] OPERPROF: Starting DPlace-Init at level 1, MEM:7659.5M, EPOCH TIME: 1748447809.999711
[05/28 11:56:50  17707s] Processing tracks to init pin-track alignment.
[05/28 11:56:50  17707s] z: 1, totalTracks: 1
[05/28 11:56:50  17707s] z: 3, totalTracks: 1
[05/28 11:56:50  17707s] z: 5, totalTracks: 1
[05/28 11:56:50  17707s] z: 7, totalTracks: 1
[05/28 11:56:50  17707s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 11:56:50  17707s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 11:56:50  17707s] Initializing Route Infrastructure for color support ...
[05/28 11:56:50  17707s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7659.5M, EPOCH TIME: 1748447810.000517
[05/28 11:56:50  17707s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.008, MEM:7659.5M, EPOCH TIME: 1748447810.008904
[05/28 11:56:50  17707s] Route Infrastructure Initialized for color support successfully.
[05/28 11:56:50  17707s] Cell TOP LLGs are deleted
[05/28 11:56:50  17707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:50  17707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:50  17707s] # Building TOP llgBox search-tree.
[05/28 11:56:50  17707s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 11:56:50  17707s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7659.5M, EPOCH TIME: 1748447810.029332
[05/28 11:56:50  17707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:50  17707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:50  17707s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7659.5M, EPOCH TIME: 1748447810.030156
[05/28 11:56:50  17707s] Max number of tech site patterns supported in site array is 256.
[05/28 11:56:50  17707s] Core basic site is GF22_DST
[05/28 11:56:50  17707s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:56:50  17707s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 11:56:50  17707s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:56:50  17707s] SiteArray: use 430,080 bytes
[05/28 11:56:50  17707s] SiteArray: current memory after site array memory allocation 7659.5M
[05/28 11:56:50  17707s] SiteArray: FP blocked sites are writable
[05/28 11:56:50  17707s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 11:56:50  17707s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:7659.5M, EPOCH TIME: 1748447810.219374
[05/28 11:56:50  17707s] Process 28048 wires and vias for routing blockage analysis
[05/28 11:56:50  17707s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.006, MEM:7659.5M, EPOCH TIME: 1748447810.225789
[05/28 11:56:50  17707s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:56:50  17707s] Atter site array init, number of instance map data is 0.
[05/28 11:56:50  17707s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.270, REAL:0.276, MEM:7659.5M, EPOCH TIME: 1748447810.306262
[05/28 11:56:50  17707s] 
[05/28 11:56:50  17707s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 11:56:50  17707s] 
[05/28 11:56:50  17707s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:56:50  17707s] OPERPROF:     Starting CMU at level 3, MEM:7659.5M, EPOCH TIME: 1748447810.307760
[05/28 11:56:50  17707s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.009, MEM:7659.5M, EPOCH TIME: 1748447810.316343
[05/28 11:56:50  17707s] 
[05/28 11:56:50  17707s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 11:56:50  17707s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.280, REAL:0.287, MEM:7659.5M, EPOCH TIME: 1748447810.316820
[05/28 11:56:50  17707s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7659.5M, EPOCH TIME: 1748447810.316904
[05/28 11:56:50  17707s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:7659.5M, EPOCH TIME: 1748447810.317733
[05/28 11:56:50  17707s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=7659.5MB).
[05/28 11:56:50  17707s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.320, MEM:7659.5M, EPOCH TIME: 1748447810.319245
[05/28 11:56:50  17707s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7659.5M, EPOCH TIME: 1748447810.319517
[05/28 11:56:50  17707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:50  17707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:50  17707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:50  17707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:50  17707s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.026, MEM:7657.5M, EPOCH TIME: 1748447810.345979
[05/28 11:56:50  17707s] 
[05/28 11:56:50  17707s] Creating Lib Analyzer ...
[05/28 11:56:51  17708s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 11:56:51  17708s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 11:56:51  17708s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 11:56:51  17708s] 
[05/28 11:56:51  17708s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 11:56:52  17710s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:55:10 mem=7679.5M
[05/28 11:56:53  17710s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:55:11 mem=7679.5M
[05/28 11:56:53  17710s] Creating Lib Analyzer, finished. 
[05/28 11:56:53  17710s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/28 11:56:53  17710s] **INFO: Using Advanced Metric Collection system.
[05/28 11:56:53  17710s] Deleting AAE DB and timing data for delay calculations...
[05/28 11:56:53  17710s] AAE DB initialization (MEM=7678.48 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:56:53  17710s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 6691.9M, totSessionCpu=4:55:11 **
[05/28 11:56:53  17710s] Existing Dirty Nets : 0
[05/28 11:56:53  17710s] New Signature Flow (optDesignCheckOptions) ....
[05/28 11:56:53  17710s] #Taking db snapshot
[05/28 11:56:53  17710s] #Taking db snapshot ... done
[05/28 11:56:53  17710s] OPERPROF: Starting checkPlace at level 1, MEM:7649.5M, EPOCH TIME: 1748447813.864521
[05/28 11:56:53  17710s] Processing tracks to init pin-track alignment.
[05/28 11:56:53  17710s] z: 1, totalTracks: 1
[05/28 11:56:53  17710s] z: 3, totalTracks: 1
[05/28 11:56:53  17710s] z: 5, totalTracks: 1
[05/28 11:56:53  17710s] z: 7, totalTracks: 1
[05/28 11:56:53  17710s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 11:56:53  17710s] #spOpts: rpCkHalo=4 
[05/28 11:56:53  17710s] Initializing Route Infrastructure for color support ...
[05/28 11:56:53  17710s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7649.5M, EPOCH TIME: 1748447813.865165
[05/28 11:56:53  17710s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:7649.5M, EPOCH TIME: 1748447813.869653
[05/28 11:56:53  17710s] Route Infrastructure Initialized for color support successfully.
[05/28 11:56:53  17711s] Cell TOP LLGs are deleted
[05/28 11:56:53  17711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:53  17711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:53  17711s] # Building TOP llgBox search-tree.
[05/28 11:56:53  17711s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 11:56:53  17711s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7649.5M, EPOCH TIME: 1748447813.887136
[05/28 11:56:53  17711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:53  17711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:53  17711s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7649.5M, EPOCH TIME: 1748447813.887833
[05/28 11:56:53  17711s] Max number of tech site patterns supported in site array is 256.
[05/28 11:56:53  17711s] Core basic site is GF22_DST
[05/28 11:56:53  17711s] Processing tracks to init pin-track alignment.
[05/28 11:56:53  17711s] z: 1, totalTracks: 1
[05/28 11:56:53  17711s] z: 3, totalTracks: 1
[05/28 11:56:53  17711s] z: 5, totalTracks: 1
[05/28 11:56:53  17711s] z: 7, totalTracks: 1
[05/28 11:56:53  17711s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 11:56:54  17711s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:56:54  17711s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 11:56:54  17711s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:56:54  17711s] SiteArray: use 430,080 bytes
[05/28 11:56:54  17711s] SiteArray: current memory after site array memory allocation 7649.5M
[05/28 11:56:54  17711s] SiteArray: FP blocked sites are writable
[05/28 11:56:54  17711s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 11:56:54  17711s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:7649.5M, EPOCH TIME: 1748447814.065755
[05/28 11:56:54  17711s] Process 28048 wires and vias for routing blockage analysis
[05/28 11:56:54  17711s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.006, MEM:7649.5M, EPOCH TIME: 1748447814.072241
[05/28 11:56:54  17711s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:56:54  17711s] Atter site array init, number of instance map data is 0.
[05/28 11:56:54  17711s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.190, REAL:0.185, MEM:7649.5M, EPOCH TIME: 1748447814.072902
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:56:54  17711s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.187, MEM:7649.5M, EPOCH TIME: 1748447814.073874
[05/28 11:56:54  17711s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:7649.5M, EPOCH TIME: 1748447814.074525
[05/28 11:56:54  17711s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 11:56:54  17711s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:7649.5M, EPOCH TIME: 1748447814.075591
[05/28 11:56:54  17711s] Begin checking placement ... (start mem=7649.5M, init mem=7649.5M)
[05/28 11:56:54  17711s] Begin checking exclusive groups violation ...
[05/28 11:56:54  17711s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 11:56:54  17711s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] Running CheckPlace using 1 thread in normal mode...
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] ...checkPlace normal is done!
[05/28 11:56:54  17711s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7649.5M, EPOCH TIME: 1748447814.128702
[05/28 11:56:54  17711s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.003, MEM:7649.5M, EPOCH TIME: 1748447814.131532
[05/28 11:56:54  17711s] Cell Context Constraint Violation:	94    [edges = 94]
[05/28 11:56:54  17711s] *info: Placed = 2878          
[05/28 11:56:54  17711s] *info: Unplaced = 0           
[05/28 11:56:54  17711s] Placement Density:92.34%(3319/3594)
[05/28 11:56:54  17711s] Placement Density (including fixed std cells):92.34%(3319/3594)
[05/28 11:56:54  17711s] Cell TOP LLGs are deleted
[05/28 11:56:54  17711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2878).
[05/28 11:56:54  17711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:54  17711s] # Resetting pin-track-align track data.
[05/28 11:56:54  17711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:54  17711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:54  17711s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=7649.5M)
[05/28 11:56:54  17711s] OPERPROF: Finished checkPlace at level 1, CPU:0.280, REAL:0.275, MEM:7649.5M, EPOCH TIME: 1748447814.139275
[05/28 11:56:54  17711s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[05/28 11:56:54  17711s] **INFO: It is recommended to fix the placement violations and reroute the design
[05/28 11:56:54  17711s] **INFO: Command refinePlace may be used to fix the placement violations
[05/28 11:56:54  17711s] #optDebug: { P: 22 W: 1195 FE: standard PE: none LDR: 1}
[05/28 11:56:54  17711s]  Initial DC engine is -> aae
[05/28 11:56:54  17711s]  
[05/28 11:56:54  17711s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/28 11:56:54  17711s]  
[05/28 11:56:54  17711s]  
[05/28 11:56:54  17711s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/28 11:56:54  17711s]  
[05/28 11:56:54  17711s] Reset EOS DB
[05/28 11:56:54  17711s] Ignoring AAE DB Resetting ...
[05/28 11:56:54  17711s]  Set Options for AAE Based Opt flow 
[05/28 11:56:54  17711s] *** optDesign -postRoute ***
[05/28 11:56:54  17711s] DRC Margin: user margin 0.0; extra margin 0
[05/28 11:56:54  17711s] Setup Target Slack: user slack 0
[05/28 11:56:54  17711s] Hold Target Slack: user slack 0
[05/28 11:56:54  17711s] Cell TOP LLGs are deleted
[05/28 11:56:54  17711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:54  17711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:54  17711s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7649.5M, EPOCH TIME: 1748447814.162587
[05/28 11:56:54  17711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:54  17711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:54  17711s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7649.5M, EPOCH TIME: 1748447814.163188
[05/28 11:56:54  17711s] Max number of tech site patterns supported in site array is 256.
[05/28 11:56:54  17711s] Core basic site is GF22_DST
[05/28 11:56:54  17711s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:56:54  17711s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 11:56:54  17711s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:56:54  17711s] SiteArray: use 430,080 bytes
[05/28 11:56:54  17711s] SiteArray: current memory after site array memory allocation 7649.5M
[05/28 11:56:54  17711s] SiteArray: FP blocked sites are writable
[05/28 11:56:54  17711s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:7649.5M, EPOCH TIME: 1748447814.349848
[05/28 11:56:54  17711s] Process 336 wires and vias for routing blockage analysis
[05/28 11:56:54  17711s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:7649.5M, EPOCH TIME: 1748447814.350028
[05/28 11:56:54  17711s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:56:54  17711s] Atter site array init, number of instance map data is 0.
[05/28 11:56:54  17711s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.270, REAL:0.273, MEM:7653.5M, EPOCH TIME: 1748447814.436195
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:56:54  17711s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.276, MEM:7653.5M, EPOCH TIME: 1748447814.438219
[05/28 11:56:54  17711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:54  17711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] TimeStamp Deleting Cell Server Begin ...
[05/28 11:56:54  17711s] Deleting Lib Analyzer.
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] TimeStamp Deleting Cell Server End ...
[05/28 11:56:54  17711s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 11:56:54  17711s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 11:56:54  17711s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 11:56:54  17711s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 11:56:54  17711s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 11:56:54  17711s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 11:56:54  17711s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 11:56:54  17711s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 11:56:54  17711s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 11:56:54  17711s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 11:56:54  17711s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 11:56:54  17711s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 11:56:54  17711s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 11:56:54  17711s] Summary for sequential cells identification: 
[05/28 11:56:54  17711s]   Identified SBFF number: 299
[05/28 11:56:54  17711s]   Identified MBFF number: 75
[05/28 11:56:54  17711s]   Identified SB Latch number: 22
[05/28 11:56:54  17711s]   Identified MB Latch number: 0
[05/28 11:56:54  17711s]   Not identified SBFF number: 15
[05/28 11:56:54  17711s]   Not identified MBFF number: 0
[05/28 11:56:54  17711s]   Not identified SB Latch number: 0
[05/28 11:56:54  17711s]   Not identified MB Latch number: 0
[05/28 11:56:54  17711s]   Number of sequential cells which are not FFs: 45
[05/28 11:56:54  17711s]  Visiting view : view_slow_mission
[05/28 11:56:54  17711s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 11:56:54  17711s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 11:56:54  17711s]  Visiting view : view_fast_mission
[05/28 11:56:54  17711s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 11:56:54  17711s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 11:56:54  17711s] TLC MultiMap info (StdDelay):
[05/28 11:56:54  17711s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 11:56:54  17711s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 11:56:54  17711s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 11:56:54  17711s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 11:56:54  17711s]  Setting StdDelay to: 6.1ps
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] TimeStamp Deleting Cell Server Begin ...
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] TimeStamp Deleting Cell Server End ...
[05/28 11:56:54  17711s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:04.6/0:00:05.2 (0.9), totSession cpu/real = 4:55:11.7/18:14:01.4 (0.3), mem = 7653.5M
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] =============================================================================================
[05/28 11:56:54  17711s]  Step TAT Report : InitOpt #1 / optDesign #4                                    23.10-p003_1
[05/28 11:56:54  17711s] =============================================================================================
[05/28 11:56:54  17711s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 11:56:54  17711s] ---------------------------------------------------------------------------------------------
[05/28 11:56:54  17711s] [ CellServerInit         ]      2   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 11:56:54  17711s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  52.5 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 11:56:54  17711s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 11:56:54  17711s] [ MetricInit             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 11:56:54  17711s] [ CheckPlace             ]      1   0:00:00.3  (   5.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 11:56:54  17711s] [ DetailPlaceInit        ]      1   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 11:56:54  17711s] [ MISC                   ]          0:00:01.7  (  32.5 % )     0:00:01.7 /  0:00:01.0    0.6
[05/28 11:56:54  17711s] ---------------------------------------------------------------------------------------------
[05/28 11:56:54  17711s]  InitOpt #1 TOTAL                   0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:04.6    0.9
[05/28 11:56:54  17711s] ---------------------------------------------------------------------------------------------
[05/28 11:56:54  17711s] 
[05/28 11:56:54  17711s] Include MVT Delays for Hold Opt
[05/28 11:56:54  17711s] ** INFO : this run is activating 'postRoute' automaton
[05/28 11:56:54  17711s] **INFO: flowCheckPoint #8 InitialSummary
[05/28 11:56:54  17711s] Extraction called for design 'TOP' of instances=2878 and nets=1152 using extraction engine 'postRoute' at effort level 'high' .
[05/28 11:56:54  17711s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'TOP'. Number of corners is 2.
[05/28 11:56:54  17711s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[05/28 11:56:55  17712s]  Min pitch recieved = 320 
[05/28 11:56:56  17713s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/28 11:56:56  17713s] 
[05/28 11:56:56  17713s] IQuantus Extraction engine initialization using 2 tech files:
[05/28 11:56:56  17713s] 	/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile at temperature 25C & 
[05/28 11:56:56  17713s] 	/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile at temperature 25C . 
[05/28 11:56:56  17713s] 
[05/28 11:56:56  17713s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/28 11:56:59  17715s] **ERROR: (IMPSYUTIL-96):	Cannot open (for read) LayerMapFile file: 'lef2tech.map'. The reason is: No such file or directory
Type 'man IMPSYUTIL-96' for more detail.
[05/28 11:57:01  17715s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/28 11:57:01  17715s] **ERROR: (LS_PLACEOPT::runCurrentState): Internal failure executing '::LS_PLACEOPT::PR:doExtrInit' 0
[05/28 11:57:01  17715s]  ReSet Options after AAE Based Opt flow 
[05/28 11:57:01  17715s] **ERROR: 0
[05/28 11:57:01  17716s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 11:57:01  17716s] UM:*                                                                   final
[05/28 11:57:01  17716s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 11:57:01  17716s] UM:*                                                                   opt_design_postroute_hold
[05/28 11:57:01  17716s] Info: Summary of CRR changes:
[05/28 11:57:01  17716s]       - Timing transform commits:       0
[05/28 11:57:01  17716s] *** Finished optDesign ***
[05/28 11:57:01  17716s] Info: Destroy the CCOpt slew target map.
[05/28 11:57:01  17716s] 
[05/28 11:57:01  17716s] *** Summary of all messages that are not suppressed in this session:
[05/28 11:57:01  17716s] Severity  ID               Count  Summary                                  
[05/28 11:57:01  17716s] ERROR     IMPSYUTIL-96         1  Cannot open (for %s) %s file: '%s'. The ...
[05/28 11:57:01  17716s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/28 11:57:01  17716s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[05/28 11:57:01  17716s] *** Message Summary: 2 warning(s), 1 error(s)
[05/28 11:57:01  17716s] 
[05/28 11:57:01  17716s] clean pInstBBox. size 0
[05/28 11:57:01  17716s] Cell TOP LLGs are deleted
[05/28 11:57:01  17716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:57:01  17716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:57:01  17716s] Info: pop threads available for lower-level modules during optimization.
[05/28 11:57:01  17716s] *** optDesign #4 [finish] () : cpu/real = 0:00:09.3/0:00:12.2 (0.8), totSession cpu/real = 4:55:16.4/18:14:08.4 (0.3), mem = 7702.7M
[05/28 11:57:01  17716s] 
[05/28 11:57:01  17716s] =============================================================================================
[05/28 11:57:01  17716s]  Final TAT Report : optDesign #4                                                23.10-p003_1
[05/28 11:57:01  17716s] =============================================================================================
[05/28 11:57:01  17716s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 11:57:01  17716s] ---------------------------------------------------------------------------------------------
[05/28 11:57:01  17716s] [ InitOpt                ]      1   0:00:04.9  (  40.4 % )     0:00:05.2 /  0:00:04.6    0.9
[05/28 11:57:01  17716s] [ CheckPlace             ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 11:57:01  17716s] [ ExtractRC              ]      1   0:00:06.3  (  51.3 % )     0:00:06.3 /  0:00:03.9    0.6
[05/28 11:57:01  17716s] [ MISC                   ]          0:00:00.7  (   6.1 % )     0:00:00.7 /  0:00:00.8    1.0
[05/28 11:57:01  17716s] ---------------------------------------------------------------------------------------------
[05/28 11:57:01  17716s]  optDesign #4 TOTAL                 0:00:12.2  ( 100.0 % )     0:00:12.2 /  0:00:09.3    0.8
[05/28 11:57:01  17716s] ---------------------------------------------------------------------------------------------
[05/28 11:57:01  17716s] 
[05/28 11:57:01  17716s] 
[05/28 11:58:49  17738s] <CMD> setExtractRCMode -reset
[05/28 11:58:49  17738s] -coupled false
[05/28 11:58:49  17738s] -coupling_c_th 0.1
[05/28 11:58:49  17738s] -effortLevel undefined
[05/28 11:58:49  17738s] -engine preRoute
[05/28 11:58:49  17738s] -lefTechFileMap ""
[05/28 11:58:49  17738s] -relative_c_th 1
[05/28 11:58:49  17738s] -total_c_th 0
[05/28 11:58:49  17738s] Reset Parastics called with the command setExtractRCMode -reset<CMD> optDesign -postRoute -hold
[05/28 11:58:53  17739s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 6712.1M, totSessionCpu=4:55:40 **
[05/28 11:58:53  17739s] 
[05/28 11:58:53  17739s] Active Setup views: view_slow_mission 
[05/28 11:58:53  17739s] *** optDesign #5 [begin] () : totSession cpu/real = 4:55:39.7/18:16:00.7 (0.3), mem = 7665.7M
[05/28 11:58:53  17739s] Info: 1 threads available for lower-level modules during optimization.
[05/28 11:58:53  17739s] GigaOpt running with 1 threads.
[05/28 11:58:53  17739s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 4:55:39.7/18:16:00.7 (0.3), mem = 7665.7M
[05/28 11:58:53  17739s] **INFO: User settings:
[05/28 11:58:53  17739s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 11:58:53  17739s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/28 11:58:53  17739s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 11:58:53  17739s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 11:58:53  17739s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 11:58:53  17739s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 11:58:53  17739s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 11:58:53  17739s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 11:58:53  17739s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 11:58:53  17739s] setNanoRouteMode -extract_design_signature                                                140618487
[05/28 11:58:53  17739s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 11:58:53  17739s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 11:58:53  17739s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 11:58:53  17739s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 11:58:53  17739s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 11:58:53  17739s] setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/28 11:58:53  17739s] setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
[05/28 11:58:53  17739s] setNanoRouteMode -route_si_effort                                                         high
[05/28 11:58:53  17739s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 11:58:53  17739s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 11:58:53  17739s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 11:58:53  17739s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 11:58:53  17739s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 11:58:53  17739s] setDesignMode -process                                                                    22
[05/28 11:58:53  17739s] setDelayCalMode -enable_high_fanout                                                       true
[05/28 11:58:53  17739s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/28 11:58:53  17739s] setDelayCalMode -engine                                                                   aae
[05/28 11:58:53  17739s] setDelayCalMode -ignoreNetLoad                                                            false
[05/28 11:58:53  17739s] setDelayCalMode -SIAware                                                                  true
[05/28 11:58:53  17739s] setDelayCalMode -signOff                                                                  true
[05/28 11:58:53  17739s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/28 11:58:53  17739s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/28 11:58:53  17739s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/28 11:58:53  17739s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/28 11:58:53  17739s] setOptMode -opt_auto_view                                                                 false
[05/28 11:58:53  17739s] setOptMode -opt_delete_insts                                                              true
[05/28 11:58:53  17739s] setOptMode -opt_drv_margin                                                                0
[05/28 11:58:53  17739s] setOptMode -opt_drv                                                                       true
[05/28 11:58:53  17739s] setOptMode -opt_resize_flip_flops                                                         true
[05/28 11:58:53  17739s] setOptMode -opt_setup_target_slack                                                        0
[05/28 11:58:53  17739s] setSIMode -analysisType                                                                   aae
[05/28 11:58:53  17739s] setSIMode -enable_glitch_report                                                           false
[05/28 11:58:53  17739s] setSIMode -separate_delta_delay_on_data                                                   true
[05/28 11:58:53  17739s] setPlaceMode -place_detail_check_route                                                    true
[05/28 11:58:53  17739s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/28 11:58:53  17739s] setPlaceMode -place_global_clock_power_driven                                             true
[05/28 11:58:53  17739s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/28 11:58:53  17739s] setPlaceMode -place_global_cong_effort                                                    high
[05/28 11:58:53  17739s] setPlaceMode -place_global_place_io_pins                                                  true
[05/28 11:58:53  17739s] setAnalysisMode -analysisType                                                             onChipVariation
[05/28 11:58:53  17739s] setAnalysisMode -checkType                                                                setup
[05/28 11:58:53  17739s] setAnalysisMode -clkSrcPath                                                               true
[05/28 11:58:53  17739s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/28 11:58:53  17739s] setAnalysisMode -cppr                                                                     both
[05/28 11:58:53  17739s] setAnalysisMode -skew                                                                     true
[05/28 11:58:53  17739s] setAnalysisMode -usefulSkew                                                               true
[05/28 11:58:53  17739s] 
[05/28 11:58:53  17739s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 11:58:53  17739s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/28 11:58:54  17739s] 
[05/28 11:58:54  17739s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 11:58:54  17739s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 11:58:54  17739s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 11:58:54  17739s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 11:58:54  17739s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 11:58:54  17739s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 11:58:54  17739s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 11:58:54  17739s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 11:58:54  17739s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 11:58:54  17739s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 11:58:54  17739s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 11:58:54  17739s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 11:58:54  17739s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 11:58:54  17739s] Summary for sequential cells identification: 
[05/28 11:58:54  17739s]   Identified SBFF number: 299
[05/28 11:58:54  17739s]   Identified MBFF number: 75
[05/28 11:58:54  17739s]   Identified SB Latch number: 22
[05/28 11:58:54  17739s]   Identified MB Latch number: 0
[05/28 11:58:54  17739s]   Not identified SBFF number: 15
[05/28 11:58:54  17739s]   Not identified MBFF number: 0
[05/28 11:58:54  17739s]   Not identified SB Latch number: 0
[05/28 11:58:54  17739s]   Not identified MB Latch number: 0
[05/28 11:58:54  17739s]   Number of sequential cells which are not FFs: 45
[05/28 11:58:54  17739s]  Visiting view : view_slow_mission
[05/28 11:58:54  17739s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 11:58:54  17739s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 11:58:54  17739s]  Visiting view : view_fast_mission
[05/28 11:58:54  17739s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 11:58:54  17739s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 11:58:54  17739s] TLC MultiMap info (StdDelay):
[05/28 11:58:54  17739s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 11:58:54  17739s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 11:58:54  17739s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 11:58:54  17739s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 11:58:54  17739s]  Setting StdDelay to: 6.1ps
[05/28 11:58:54  17739s] 
[05/28 11:58:54  17739s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 11:58:54  17739s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 11:58:54  17739s] OPERPROF: Starting DPlace-Init at level 1, MEM:7669.7M, EPOCH TIME: 1748447934.187662
[05/28 11:58:54  17739s] Processing tracks to init pin-track alignment.
[05/28 11:58:54  17739s] z: 1, totalTracks: 1
[05/28 11:58:54  17739s] z: 3, totalTracks: 1
[05/28 11:58:54  17739s] z: 5, totalTracks: 1
[05/28 11:58:54  17739s] z: 7, totalTracks: 1
[05/28 11:58:54  17739s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 11:58:54  17739s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 11:58:54  17739s] Initializing Route Infrastructure for color support ...
[05/28 11:58:54  17739s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7669.7M, EPOCH TIME: 1748447934.188386
[05/28 11:58:54  17739s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:7669.7M, EPOCH TIME: 1748447934.194126
[05/28 11:58:54  17739s] Route Infrastructure Initialized for color support successfully.
[05/28 11:58:54  17739s] Cell TOP LLGs are deleted
[05/28 11:58:54  17739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:54  17739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:54  17739s] # Building TOP llgBox search-tree.
[05/28 11:58:54  17739s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 11:58:54  17739s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7669.7M, EPOCH TIME: 1748447934.213468
[05/28 11:58:54  17739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:54  17739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:54  17739s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7669.7M, EPOCH TIME: 1748447934.214334
[05/28 11:58:54  17739s] Max number of tech site patterns supported in site array is 256.
[05/28 11:58:54  17739s] Core basic site is GF22_DST
[05/28 11:58:54  17740s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:58:54  17740s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 11:58:54  17740s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:58:54  17740s] SiteArray: use 430,080 bytes
[05/28 11:58:54  17740s] SiteArray: current memory after site array memory allocation 7669.7M
[05/28 11:58:54  17740s] SiteArray: FP blocked sites are writable
[05/28 11:58:54  17740s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 11:58:54  17740s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:7669.7M, EPOCH TIME: 1748447934.418284
[05/28 11:58:54  17740s] Process 28048 wires and vias for routing blockage analysis
[05/28 11:58:54  17740s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.008, MEM:7669.7M, EPOCH TIME: 1748447934.426295
[05/28 11:58:54  17740s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:58:54  17740s] Atter site array init, number of instance map data is 0.
[05/28 11:58:54  17740s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.300, REAL:0.295, MEM:7669.7M, EPOCH TIME: 1748447934.509688
[05/28 11:58:54  17740s] 
[05/28 11:58:54  17740s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 11:58:54  17740s] 
[05/28 11:58:54  17740s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:58:54  17740s] OPERPROF:     Starting CMU at level 3, MEM:7669.7M, EPOCH TIME: 1748447934.511333
[05/28 11:58:54  17740s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:7669.7M, EPOCH TIME: 1748447934.516333
[05/28 11:58:54  17740s] 
[05/28 11:58:54  17740s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 11:58:54  17740s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.300, REAL:0.303, MEM:7669.7M, EPOCH TIME: 1748447934.516831
[05/28 11:58:54  17740s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7669.7M, EPOCH TIME: 1748447934.516919
[05/28 11:58:54  17740s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7669.7M, EPOCH TIME: 1748447934.517370
[05/28 11:58:54  17740s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=7669.7MB).
[05/28 11:58:54  17740s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.331, MEM:7669.7M, EPOCH TIME: 1748447934.519019
[05/28 11:58:54  17740s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7669.7M, EPOCH TIME: 1748447934.519368
[05/28 11:58:54  17740s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:54  17740s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:54  17740s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:54  17740s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:54  17740s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:7661.7M, EPOCH TIME: 1748447934.551142
[05/28 11:58:54  17740s] 
[05/28 11:58:54  17740s] Creating Lib Analyzer ...
[05/28 11:58:55  17741s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 11:58:55  17741s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 11:58:55  17741s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 11:58:55  17741s] 
[05/28 11:58:55  17741s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 11:58:57  17742s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:55:43 mem=7667.7M
[05/28 11:58:57  17743s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:55:43 mem=7667.7M
[05/28 11:58:57  17743s] Creating Lib Analyzer, finished. 
[05/28 11:58:57  17743s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/28 11:58:57  17743s] **INFO: Using Advanced Metric Collection system.
[05/28 11:58:57  17743s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 6708.2M, totSessionCpu=4:55:43 **
[05/28 11:58:57  17743s] Existing Dirty Nets : 0
[05/28 11:58:57  17743s] New Signature Flow (optDesignCheckOptions) ....
[05/28 11:58:57  17743s] #Taking db snapshot
[05/28 11:58:57  17743s] #Taking db snapshot ... done
[05/28 11:58:57  17743s] OPERPROF: Starting checkPlace at level 1, MEM:7667.7M, EPOCH TIME: 1748447937.456910
[05/28 11:58:57  17743s] Processing tracks to init pin-track alignment.
[05/28 11:58:57  17743s] z: 1, totalTracks: 1
[05/28 11:58:57  17743s] z: 3, totalTracks: 1
[05/28 11:58:57  17743s] z: 5, totalTracks: 1
[05/28 11:58:57  17743s] z: 7, totalTracks: 1
[05/28 11:58:57  17743s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 11:58:57  17743s] #spOpts: rpCkHalo=4 
[05/28 11:58:57  17743s] Initializing Route Infrastructure for color support ...
[05/28 11:58:57  17743s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7667.7M, EPOCH TIME: 1748447937.457366
[05/28 11:58:57  17743s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:7667.7M, EPOCH TIME: 1748447937.463647
[05/28 11:58:57  17743s] Route Infrastructure Initialized for color support successfully.
[05/28 11:58:57  17743s] Cell TOP LLGs are deleted
[05/28 11:58:57  17743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:57  17743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:57  17743s] # Building TOP llgBox search-tree.
[05/28 11:58:57  17743s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 11:58:57  17743s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7667.7M, EPOCH TIME: 1748447937.478732
[05/28 11:58:57  17743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:57  17743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:57  17743s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7667.7M, EPOCH TIME: 1748447937.479615
[05/28 11:58:57  17743s] Max number of tech site patterns supported in site array is 256.
[05/28 11:58:57  17743s] Core basic site is GF22_DST
[05/28 11:58:57  17743s] Processing tracks to init pin-track alignment.
[05/28 11:58:57  17743s] z: 1, totalTracks: 1
[05/28 11:58:57  17743s] z: 3, totalTracks: 1
[05/28 11:58:57  17743s] z: 5, totalTracks: 1
[05/28 11:58:57  17743s] z: 7, totalTracks: 1
[05/28 11:58:57  17743s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 11:58:57  17743s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:58:57  17743s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 11:58:57  17743s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:58:57  17743s] SiteArray: use 430,080 bytes
[05/28 11:58:57  17743s] SiteArray: current memory after site array memory allocation 7667.7M
[05/28 11:58:57  17743s] SiteArray: FP blocked sites are writable
[05/28 11:58:57  17743s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 11:58:57  17743s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:7667.7M, EPOCH TIME: 1748447937.650387
[05/28 11:58:57  17743s] Process 28048 wires and vias for routing blockage analysis
[05/28 11:58:57  17743s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.006, MEM:7667.7M, EPOCH TIME: 1748447937.656758
[05/28 11:58:57  17743s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:58:57  17743s] Atter site array init, number of instance map data is 0.
[05/28 11:58:57  17743s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.180, REAL:0.178, MEM:7667.7M, EPOCH TIME: 1748447937.657477
[05/28 11:58:57  17743s] 
[05/28 11:58:57  17743s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 11:58:57  17743s] 
[05/28 11:58:57  17743s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:58:57  17743s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.180, MEM:7667.7M, EPOCH TIME: 1748447937.658472
[05/28 11:58:57  17743s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:7667.7M, EPOCH TIME: 1748447937.659066
[05/28 11:58:57  17743s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 11:58:57  17743s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:7667.7M, EPOCH TIME: 1748447937.660112
[05/28 11:58:57  17743s] Begin checking placement ... (start mem=7667.7M, init mem=7667.7M)
[05/28 11:58:57  17743s] Begin checking exclusive groups violation ...
[05/28 11:58:57  17743s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 11:58:57  17743s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 11:58:57  17743s] 
[05/28 11:58:57  17743s] Running CheckPlace using 1 thread in normal mode...
[05/28 11:58:57  17743s] 
[05/28 11:58:57  17743s] ...checkPlace normal is done!
[05/28 11:58:57  17743s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7667.7M, EPOCH TIME: 1748447937.712032
[05/28 11:58:57  17743s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.003, MEM:7667.7M, EPOCH TIME: 1748447937.714765
[05/28 11:58:57  17743s] Cell Context Constraint Violation:	94    [edges = 94]
[05/28 11:58:57  17743s] *info: Placed = 2878          
[05/28 11:58:57  17743s] *info: Unplaced = 0           
[05/28 11:58:57  17743s] Placement Density:92.34%(3319/3594)
[05/28 11:58:57  17743s] Placement Density (including fixed std cells):92.34%(3319/3594)
[05/28 11:58:57  17743s] Cell TOP LLGs are deleted
[05/28 11:58:57  17743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2878).
[05/28 11:58:57  17743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:57  17743s] # Resetting pin-track-align track data.
[05/28 11:58:57  17743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:57  17743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:57  17743s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=7667.7M)
[05/28 11:58:57  17743s] OPERPROF: Finished checkPlace at level 1, CPU:0.260, REAL:0.264, MEM:7667.7M, EPOCH TIME: 1748447937.720748
[05/28 11:58:57  17743s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[05/28 11:58:57  17743s] **INFO: It is recommended to fix the placement violations and reroute the design
[05/28 11:58:57  17743s] **INFO: Command refinePlace may be used to fix the placement violations
[05/28 11:58:57  17743s] #optDebug: { P: 22 W: 3195 FE: standard PE: none LDR: 1}
[05/28 11:58:57  17743s]  Initial DC engine is -> aae
[05/28 11:58:57  17743s]  
[05/28 11:58:57  17743s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/28 11:58:57  17743s]  
[05/28 11:58:57  17743s]  
[05/28 11:58:57  17743s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/28 11:58:57  17743s]  
[05/28 11:58:57  17743s] Reset EOS DB
[05/28 11:58:57  17743s] Ignoring AAE DB Resetting ...
[05/28 11:58:57  17743s]  Set Options for AAE Based Opt flow 
[05/28 11:58:57  17743s] *** optDesign -postRoute ***
[05/28 11:58:57  17743s] DRC Margin: user margin 0.0; extra margin 0
[05/28 11:58:57  17743s] Setup Target Slack: user slack 0
[05/28 11:58:57  17743s] Hold Target Slack: user slack 0
[05/28 11:58:57  17743s] Cell TOP LLGs are deleted
[05/28 11:58:57  17743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:57  17743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:57  17743s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7667.7M, EPOCH TIME: 1748447937.741579
[05/28 11:58:57  17743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:57  17743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:57  17743s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7667.7M, EPOCH TIME: 1748447937.742068
[05/28 11:58:57  17743s] Max number of tech site patterns supported in site array is 256.
[05/28 11:58:57  17743s] Core basic site is GF22_DST
[05/28 11:58:57  17743s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:58:57  17743s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 11:58:57  17743s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:58:57  17743s] SiteArray: use 430,080 bytes
[05/28 11:58:57  17743s] SiteArray: current memory after site array memory allocation 7667.7M
[05/28 11:58:57  17743s] SiteArray: FP blocked sites are writable
[05/28 11:58:57  17743s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:7667.7M, EPOCH TIME: 1748447937.917064
[05/28 11:58:57  17743s] Process 336 wires and vias for routing blockage analysis
[05/28 11:58:57  17743s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:7667.7M, EPOCH TIME: 1748447937.917245
[05/28 11:58:57  17743s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:58:57  17743s] Atter site array init, number of instance map data is 0.
[05/28 11:58:57  17743s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.251, MEM:7667.7M, EPOCH TIME: 1748447937.993538
[05/28 11:58:57  17743s] 
[05/28 11:58:57  17743s] 
[05/28 11:58:57  17743s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:58:57  17743s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.254, MEM:7667.7M, EPOCH TIME: 1748447937.995125
[05/28 11:58:58  17743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:58  17743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:58:58  17743s] 
[05/28 11:58:58  17743s] TimeStamp Deleting Cell Server Begin ...
[05/28 11:58:58  17743s] Deleting Lib Analyzer.
[05/28 11:58:58  17743s] 
[05/28 11:58:58  17743s] TimeStamp Deleting Cell Server End ...
[05/28 11:58:58  17743s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 11:58:58  17743s] 
[05/28 11:58:58  17743s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 11:58:58  17743s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 11:58:58  17743s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 11:58:58  17743s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 11:58:58  17743s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 11:58:58  17743s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 11:58:58  17743s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 11:58:58  17743s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 11:58:58  17743s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 11:58:58  17743s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 11:58:58  17743s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 11:58:58  17743s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 11:58:58  17743s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 11:58:58  17743s] Summary for sequential cells identification: 
[05/28 11:58:58  17743s]   Identified SBFF number: 299
[05/28 11:58:58  17743s]   Identified MBFF number: 75
[05/28 11:58:58  17743s]   Identified SB Latch number: 22
[05/28 11:58:58  17743s]   Identified MB Latch number: 0
[05/28 11:58:58  17743s]   Not identified SBFF number: 15
[05/28 11:58:58  17743s]   Not identified MBFF number: 0
[05/28 11:58:58  17743s]   Not identified SB Latch number: 0
[05/28 11:58:58  17743s]   Not identified MB Latch number: 0
[05/28 11:58:58  17743s]   Number of sequential cells which are not FFs: 45
[05/28 11:58:58  17743s]  Visiting view : view_slow_mission
[05/28 11:58:58  17743s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 11:58:58  17743s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 11:58:58  17743s]  Visiting view : view_fast_mission
[05/28 11:58:58  17743s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 11:58:58  17743s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 11:58:58  17743s] TLC MultiMap info (StdDelay):
[05/28 11:58:58  17743s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 11:58:58  17743s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 11:58:58  17743s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 11:58:58  17743s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 11:58:58  17743s]  Setting StdDelay to: 6.1ps
[05/28 11:58:58  17743s] 
[05/28 11:58:58  17743s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 11:58:58  17743s] 
[05/28 11:58:58  17743s] TimeStamp Deleting Cell Server Begin ...
[05/28 11:58:58  17743s] 
[05/28 11:58:58  17743s] TimeStamp Deleting Cell Server End ...
[05/28 11:58:58  17743s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 4:55:43.9/18:16:04.9 (0.3), mem = 7667.7M
[05/28 11:58:58  17743s] 
[05/28 11:58:58  17743s] =============================================================================================
[05/28 11:58:58  17743s]  Step TAT Report : InitOpt #1 / optDesign #5                                    23.10-p003_1
[05/28 11:58:58  17743s] =============================================================================================
[05/28 11:58:58  17743s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 11:58:58  17743s] ---------------------------------------------------------------------------------------------
[05/28 11:58:58  17743s] [ CellServerInit         ]      2   0:00:00.3  (   6.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 11:58:58  17743s] [ LibAnalyzerInit        ]      1   0:00:02.8  (  66.2 % )     0:00:02.8 /  0:00:02.8    1.0
[05/28 11:58:58  17743s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 11:58:58  17743s] [ MetricInit             ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 11:58:58  17743s] [ CheckPlace             ]      1   0:00:00.3  (   6.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 11:58:58  17743s] [ DetailPlaceInit        ]      1   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 11:58:58  17743s] [ MISC                   ]          0:00:00.5  (  12.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 11:58:58  17743s] ---------------------------------------------------------------------------------------------
[05/28 11:58:58  17743s]  InitOpt #1 TOTAL                   0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[05/28 11:58:58  17743s] ---------------------------------------------------------------------------------------------
[05/28 11:58:58  17743s] 
[05/28 11:58:58  17744s] Include MVT Delays for Hold Opt
[05/28 11:58:58  17744s] ** INFO : this run is activating 'postRoute' automaton
[05/28 11:58:58  17744s] **INFO: flowCheckPoint #9 InitialSummary
[05/28 11:58:58  17744s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 11:58:58  17744s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 11:58:58  17744s] #To increase the message display limit, refer to the product command reference manual.
[05/28 11:58:58  17744s] ### Net info: total nets: 1153
[05/28 11:58:58  17744s] ### Net info: dirty nets: 0
[05/28 11:58:58  17744s] ### Net info: marked as disconnected nets: 0
[05/28 11:58:58  17744s] ### Net info: fully routed nets: 1150
[05/28 11:58:58  17744s] ### Net info: trivial (< 2 pins) nets: 3
[05/28 11:58:58  17744s] ### Net info: unrouted nets: 0
[05/28 11:58:58  17744s] ### Net info: re-extraction nets: 0
[05/28 11:58:58  17744s] ### Net info: ignored nets: 0
[05/28 11:58:58  17744s] ### Net info: skip routing nets: 0
[05/28 11:58:58  17744s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:58:58  17744s] ### import design signature (1214): route=1216570170 fixed_route=1216570170 flt_obj=0 vio=1260678468 swire=1905142130 shield_wire=1 net_attr=281103627 dirty_area=0 del_dirty_area=0 cell=392222783 placement=1499638638 pin_access=1973829662 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1884910723 sns=1884910723
[05/28 11:58:58  17744s] #Extract in post route mode
[05/28 11:58:58  17744s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/28 11:58:58  17744s] #Fast data preparation for tQuantus.
[05/28 11:58:58  17744s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:58:58  17744s] #Start routing data preparation on Wed May 28 11:58:58 2025
[05/28 11:58:58  17744s] #
[05/28 11:58:58  17744s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:58:58  17744s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:58:58  17744s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 11:58:58  17744s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 11:58:58  17744s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 11:58:58  17744s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 11:58:58  17744s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 11:58:58  17744s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 11:58:58  17744s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 11:58:58  17744s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 11:58:58  17744s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 11:58:58  17744s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 11:58:58  17744s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 11:58:58  17744s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 11:58:58  17744s] #Regenerating Ggrids automatically.
[05/28 11:58:58  17744s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 11:58:58  17744s] #Using automatically generated G-grids.
[05/28 11:58:58  17744s] #Done routing data preparation.
[05/28 11:58:58  17744s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 6702.56 (MB), peak = 7121.26 (MB)
[05/28 11:58:58  17744s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:58:58  17744s] #Start routing data preparation on Wed May 28 11:58:58 2025
[05/28 11:58:58  17744s] #
[05/28 11:58:58  17744s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:58:58  17744s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:58:58  17744s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 11:58:58  17744s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 11:58:58  17744s] #pin_access_rlayer=3(C1)
[05/28 11:58:58  17744s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 11:58:58  17744s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 11:58:58  17744s] #enable_dpt_layer_shield=F
[05/28 11:58:58  17744s] #has_line_end_grid=F
[05/28 11:58:58  17744s] #Regenerating Ggrids automatically.
[05/28 11:58:58  17744s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 11:58:58  17744s] #Using automatically generated G-grids.
[05/28 11:59:00  17745s] #Done routing data preparation.
[05/28 11:59:00  17745s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 6710.96 (MB), peak = 7121.26 (MB)
[05/28 11:59:00  17745s] #
[05/28 11:59:00  17745s] #Start tQuantus RC extraction...
[05/28 11:59:00  17745s] #Start building rc corner(s)...
[05/28 11:59:00  17745s] #Number of RC Corner = 2
[05/28 11:59:00  17745s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 11:59:00  17745s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 11:59:00  17746s] #(i=11, n=11 2000)
[05/28 11:59:00  17746s] #M1 -> M1 (1)
[05/28 11:59:00  17746s] #M2 -> M2 (2)
[05/28 11:59:00  17746s] #C1 -> C1 (3)
[05/28 11:59:00  17746s] #C2 -> C2 (4)
[05/28 11:59:00  17746s] #C3 -> C3 (5)
[05/28 11:59:00  17746s] #C4 -> C4 (6)
[05/28 11:59:00  17746s] #C5 -> C5 (7)
[05/28 11:59:00  17746s] #JA -> JA (8)
[05/28 11:59:00  17746s] #QA -> QA (9)
[05/28 11:59:00  17746s] #QB -> QB (10)
[05/28 11:59:00  17746s] #LB -> LB (11)
[05/28 11:59:02  17747s] #SADV-On
[05/28 11:59:02  17747s] # Corner(s) : 
[05/28 11:59:02  17747s] #rc_fast [25.00] 
[05/28 11:59:02  17747s] #rc_slow [25.00]
[05/28 11:59:04  17748s] # Corner id: 0
[05/28 11:59:04  17748s] # Layout Scale: 1.000000
[05/28 11:59:04  17748s] # Has Metal Fill model: yes
[05/28 11:59:04  17748s] # Temperature was set
[05/28 11:59:04  17748s] # Temperature : 25.000000
[05/28 11:59:04  17748s] # Ref. Temp   : 25.000000
[05/28 11:59:04  17748s] # Corner id: 1
[05/28 11:59:04  17748s] # Layout Scale: 1.000000
[05/28 11:59:04  17748s] # Has Metal Fill model: yes
[05/28 11:59:04  17748s] # Temperature was set
[05/28 11:59:04  17748s] # Temperature : 25.000000
[05/28 11:59:04  17748s] # Ref. Temp   : 25.000000
[05/28 11:59:04  17748s] #total pattern=286 [22, 2124]
[05/28 11:59:04  17748s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/28 11:59:04  17748s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 11:59:04  17748s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 11:59:04  17748s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/28 11:59:04  17748s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/28 11:59:04  17748s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/28 11:59:04  17748s] #number model r/c [2,2] [22,2124] read
[05/28 11:59:05  17749s] #0 rcmodel(s) requires rebuild
[05/28 11:59:05  17749s] #Build RC corners: cpu time = 00:00:04, elapsed time = 00:00:05, memory = 6732.81 (MB), peak = 7121.26 (MB)
[05/28 11:59:05  17749s] #Finish check_net_pin_list step Enter extract
[05/28 11:59:05  17749s] #Start init net ripin tree building
[05/28 11:59:05  17749s] #Finish init net ripin tree building
[05/28 11:59:05  17749s] #Cpu time = 00:00:00
[05/28 11:59:05  17749s] #Elapsed time = 00:00:00
[05/28 11:59:05  17749s] #Increased memory = 0.00 (MB)
[05/28 11:59:05  17749s] #Total memory = 6732.81 (MB)
[05/28 11:59:05  17749s] #Peak memory = 7121.26 (MB)
[05/28 11:59:05  17749s] #begin processing metal fill model file
[05/28 11:59:05  17749s] #end processing metal fill model file
[05/28 11:59:05  17749s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:59:05  17749s] #Length limit = 200 pitches
[05/28 11:59:05  17749s] #opt mode = 2
[05/28 11:59:05  17749s] #Finish check_net_pin_list step Fix net pin list
[05/28 11:59:05  17749s] #Start generate extraction boxes.
[05/28 11:59:05  17749s] #
[05/28 11:59:05  17749s] #Extract using 30 x 30 Hboxes
[05/28 11:59:05  17749s] #3x3 initial hboxes
[05/28 11:59:05  17749s] #Use area based hbox pruning.
[05/28 11:59:05  17749s] #0/0 hboxes pruned.
[05/28 11:59:05  17749s] #Complete generating extraction boxes.
[05/28 11:59:05  17749s] #Start step Extraction
[05/28 11:59:05  17749s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 11:59:05  17749s] #Process 0 special clock nets for rc extraction
[05/28 11:59:05  17749s] #Total 1150 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 11:59:06  17750s] #Run Statistics for Extraction:
[05/28 11:59:06  17750s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/28 11:59:06  17750s] #   Increased memory =    19.55 (MB), total memory =  6752.38 (MB), peak memory =  7121.26 (MB)
[05/28 11:59:06  17750s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d
[05/28 11:59:06  17750s] #Finish registering nets and terms for rcdb.
[05/28 11:59:06  17750s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 6741.39 (MB), peak = 7121.26 (MB)
[05/28 11:59:06  17750s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:59:06  17750s] #RC Statistics: 5970 Res, 2831 Ground Cap, 615 XCap (Edge to Edge)
[05/28 11:59:06  17750s] #RC V/H edge ratio: 0.14, Avg V/H Edge Length: 631.67 (2156), Avg L-Edge Length: 2461.49 (3504)
[05/28 11:59:06  17750s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d.
[05/28 11:59:06  17750s] #Start writing RC data.
[05/28 11:59:06  17750s] #Finish writing RC data
[05/28 11:59:06  17750s] #Finish writing rcdb with 7126 nodes, 5976 edges, and 1346 xcaps
[05/28 11:59:06  17750s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 6737.25 (MB), peak = 7121.26 (MB)
[05/28 11:59:06  17750s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d' ...
[05/28 11:59:06  17750s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d' for reading (mem: 7723.312M)
[05/28 11:59:06  17750s] Reading RCDB with compressed RC data.
[05/28 11:59:06  17750s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d' for content verification (mem: 7723.312M)
[05/28 11:59:06  17750s] Reading RCDB with compressed RC data.
[05/28 11:59:06  17750s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d': 0 access done (mem: 7723.312M)
[05/28 11:59:06  17750s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d': 0 access done (mem: 7723.312M)
[05/28 11:59:06  17750s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 7723.312M)
[05/28 11:59:06  17750s] Following multi-corner parasitics specified:
[05/28 11:59:06  17750s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d (rcdb)
[05/28 11:59:06  17750s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d' for reading (mem: 7723.312M)
[05/28 11:59:06  17750s] Reading RCDB with compressed RC data.
[05/28 11:59:06  17750s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d specified
[05/28 11:59:06  17750s] Cell TOP, hinst 
[05/28 11:59:06  17750s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d) for hinst (top) of cell (TOP);
[05/28 11:59:06  17750s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_QaK4j5.rcdb.d': 0 access done (mem: 7723.312M)
[05/28 11:59:06  17750s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7723.312M)
[05/28 11:59:06  17750s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_32nVqL.rcdb.d/TOP.rcdb.d' for reading (mem: 7723.312M)
[05/28 11:59:06  17750s] Reading RCDB with compressed RC data.
[05/28 11:59:07  17751s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_32nVqL.rcdb.d/TOP.rcdb.d': 0 access done (mem: 7723.316M)
[05/28 11:59:07  17751s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=7723.316M)
[05/28 11:59:07  17751s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 7723.316M)
[05/28 11:59:07  17751s] #
[05/28 11:59:07  17751s] #Restore RCDB.
[05/28 11:59:07  17751s] #
[05/28 11:59:07  17751s] #Complete tQuantus RC extraction.
[05/28 11:59:07  17751s] #Cpu time = 00:00:05
[05/28 11:59:07  17751s] #Elapsed time = 00:00:07
[05/28 11:59:07  17751s] #Increased memory = 27.86 (MB)
[05/28 11:59:07  17751s] #Total memory = 6738.83 (MB)
[05/28 11:59:07  17751s] #Peak memory = 7121.26 (MB)
[05/28 11:59:07  17751s] #
[05/28 11:59:07  17751s] #0 inserted nodes are removed
[05/28 11:59:07  17751s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 11:59:07  17751s] ### export design design signature (1216): route=1496868411 fixed_route=1496868411 flt_obj=0 vio=1260678468 swire=1905142130 shield_wire=1 net_attr=2025345436 dirty_area=0 del_dirty_area=0 cell=392222783 placement=1499638638 pin_access=1973829662 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1884910723 sns=1884910723
[05/28 11:59:07  17751s] ### import design signature (1217): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1973829662 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 11:59:07  17751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:59:07  17751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:59:07  17751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:59:07  17751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 11:59:07  17751s] #Start Design Signature (0)
[05/28 11:59:07  17751s] #Finish Inst Signature in MT(51508584)
[05/28 11:59:07  17751s] #Finish Net Signature in MT(61065250)
[05/28 11:59:07  17751s] #Finish SNet Signature in MT (118478092)
[05/28 11:59:07  17751s] #Run time and memory report for RC extraction:
[05/28 11:59:07  17751s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 11:59:07  17751s] #Run Statistics for snet signature:
[05/28 11:59:07  17751s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 11:59:07  17751s] #   Increased memory =     0.00 (MB), total memory =  6727.93 (MB), peak memory =  7121.26 (MB)
[05/28 11:59:07  17751s] #Run Statistics for Net Final Signature:
[05/28 11:59:07  17751s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 11:59:07  17751s] #   Increased memory =     0.00 (MB), total memory =  6727.93 (MB), peak memory =  7121.26 (MB)
[05/28 11:59:07  17751s] #Run Statistics for Net launch:
[05/28 11:59:07  17751s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 11:59:07  17751s] #   Increased memory =     0.00 (MB), total memory =  6727.93 (MB), peak memory =  7121.26 (MB)
[05/28 11:59:07  17751s] #Run Statistics for Net init_dbsNet_slist:
[05/28 11:59:07  17751s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 11:59:07  17751s] #   Increased memory =     0.00 (MB), total memory =  6727.93 (MB), peak memory =  7121.26 (MB)
[05/28 11:59:07  17751s] #Run Statistics for net signature:
[05/28 11:59:07  17751s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 11:59:07  17751s] #   Increased memory =     0.00 (MB), total memory =  6727.93 (MB), peak memory =  7121.26 (MB)
[05/28 11:59:07  17751s] #Run Statistics for inst signature:
[05/28 11:59:07  17751s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 11:59:07  17751s] #   Increased memory =    -0.78 (MB), total memory =  6727.93 (MB), peak memory =  7121.26 (MB)
[05/28 11:59:07  17751s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:7700.3M, EPOCH TIME: 1748447947.417848
[05/28 11:59:07  17751s] Suspended 177 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
[05/28 11:59:07  17751s] Suspended 1 physical inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
[05/28 11:59:07  17751s] Suspended 6 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
[05/28 11:59:07  17751s] Suspended 2 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
[05/28 11:59:07  17751s] Suspended 4 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
[05/28 11:59:07  17751s] Suspended 1 physical inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
[05/28 11:59:07  17751s] Suspended 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
[05/28 11:59:07  17751s] Suspended 3 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
[05/28 11:59:07  17751s] Suspended 0 physical inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
[05/28 11:59:07  17751s] Suspended 1 physical inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
[05/28 11:59:07  17751s] Suspended 3 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
[05/28 11:59:07  17751s] Suspended 8 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
[05/28 11:59:07  17751s] Suspended 6 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
[05/28 11:59:07  17751s] Suspended 13 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
[05/28 11:59:07  17751s] Suspended 16 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
[05/28 11:59:07  17751s] Suspended 82 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
[05/28 11:59:07  17751s] Suspended 36 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
[05/28 11:59:07  17751s] Suspended 187 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
[05/28 11:59:07  17751s] Suspended 288 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
[05/28 11:59:07  17751s] Suspended 550 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
[05/28 11:59:07  17751s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
[05/28 11:59:07  17751s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:7700.3M, EPOCH TIME: 1748447947.421177
[05/28 11:59:07  17751s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7700.3M, EPOCH TIME: 1748447947.421353
[05/28 11:59:07  17751s] Processing tracks to init pin-track alignment.
[05/28 11:59:07  17751s] z: 1, totalTracks: 1
[05/28 11:59:07  17751s] z: 3, totalTracks: 1
[05/28 11:59:07  17751s] z: 5, totalTracks: 1
[05/28 11:59:07  17751s] z: 7, totalTracks: 1
[05/28 11:59:07  17751s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 11:59:07  17751s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 11:59:07  17751s] Initializing Route Infrastructure for color support ...
[05/28 11:59:07  17751s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:7700.3M, EPOCH TIME: 1748447947.421936
[05/28 11:59:07  17751s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.004, MEM:7700.3M, EPOCH TIME: 1748447947.425504
[05/28 11:59:07  17751s] Route Infrastructure Initialized for color support successfully.
[05/28 11:59:07  17751s] Cell TOP LLGs are deleted
[05/28 11:59:07  17751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] # Building TOP llgBox search-tree.
[05/28 11:59:07  17751s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 11:59:07  17751s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7700.3M, EPOCH TIME: 1748447947.437382
[05/28 11:59:07  17751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:7700.3M, EPOCH TIME: 1748447947.438163
[05/28 11:59:07  17751s] Max number of tech site patterns supported in site array is 256.
[05/28 11:59:07  17751s] Core basic site is GF22_DST
[05/28 11:59:07  17751s] Processing tracks to init pin-track alignment.
[05/28 11:59:07  17751s] z: 1, totalTracks: 1
[05/28 11:59:07  17751s] z: 3, totalTracks: 1
[05/28 11:59:07  17751s] z: 5, totalTracks: 1
[05/28 11:59:07  17751s] z: 7, totalTracks: 1
[05/28 11:59:07  17751s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:59:07  17751s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 11:59:07  17751s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:59:07  17751s] SiteArray: use 430,080 bytes
[05/28 11:59:07  17751s] SiteArray: current memory after site array memory allocation 7700.3M
[05/28 11:59:07  17751s] SiteArray: FP blocked sites are writable
[05/28 11:59:07  17751s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 11:59:07  17751s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:7700.3M, EPOCH TIME: 1748447947.632885
[05/28 11:59:07  17751s] Process 28048 wires and vias for routing blockage analysis
[05/28 11:59:07  17751s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.010, REAL:0.007, MEM:7700.3M, EPOCH TIME: 1748447947.639707
[05/28 11:59:07  17751s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:59:07  17751s] Atter site array init, number of instance map data is 0.
[05/28 11:59:07  17751s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.280, REAL:0.283, MEM:7700.3M, EPOCH TIME: 1748447947.721142
[05/28 11:59:07  17751s] 
[05/28 11:59:07  17751s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 11:59:07  17751s] 
[05/28 11:59:07  17751s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:59:07  17751s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.280, REAL:0.285, MEM:7700.3M, EPOCH TIME: 1748447947.722566
[05/28 11:59:07  17751s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7700.3M, EPOCH TIME: 1748447947.722666
[05/28 11:59:07  17751s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7700.3M, EPOCH TIME: 1748447947.722936
[05/28 11:59:07  17751s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=7700.3MB).
[05/28 11:59:07  17751s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.300, REAL:0.302, MEM:7700.3M, EPOCH TIME: 1748447947.723470
[05/28 11:59:07  17751s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.300, REAL:0.302, MEM:7700.3M, EPOCH TIME: 1748447947.723532
[05/28 11:59:07  17751s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:7700.3M, EPOCH TIME: 1748447947.725121
[05/28 11:59:07  17751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] Cell TOP LLGs are deleted
[05/28 11:59:07  17751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] # Resetting pin-track-align track data.
[05/28 11:59:07  17751s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.031, MEM:7699.9M, EPOCH TIME: 1748447947.756103
[05/28 11:59:07  17751s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.340, REAL:0.338, MEM:7699.9M, EPOCH TIME: 1748447947.756271
[05/28 11:59:07  17751s] Cell TOP LLGs are deleted
[05/28 11:59:07  17751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7699.9M, EPOCH TIME: 1748447947.764948
[05/28 11:59:07  17751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:07  17751s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7699.9M, EPOCH TIME: 1748447947.765473
[05/28 11:59:07  17751s] Max number of tech site patterns supported in site array is 256.
[05/28 11:59:07  17751s] Core basic site is GF22_DST
[05/28 11:59:07  17751s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 11:59:07  17751s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 11:59:07  17751s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 11:59:07  17751s] SiteArray: use 430,080 bytes
[05/28 11:59:07  17751s] SiteArray: current memory after site array memory allocation 7700.3M
[05/28 11:59:07  17751s] SiteArray: FP blocked sites are writable
[05/28 11:59:07  17751s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:7700.3M, EPOCH TIME: 1748447947.943861
[05/28 11:59:07  17751s] Process 336 wires and vias for routing blockage analysis
[05/28 11:59:07  17751s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:7700.3M, EPOCH TIME: 1748447947.944017
[05/28 11:59:08  17751s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 11:59:08  17751s] Atter site array init, number of instance map data is 0.
[05/28 11:59:08  17751s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.250, MEM:7700.3M, EPOCH TIME: 1748447948.015083
[05/28 11:59:08  17751s] 
[05/28 11:59:08  17751s] 
[05/28 11:59:08  17751s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:59:08  17751s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.251, MEM:7700.3M, EPOCH TIME: 1748447948.016326
[05/28 11:59:08  17751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:08  17751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:08  17751s] ** INFO: Initializing Glitch Interface
[05/28 11:59:08  17751s] AAE DB initialization (MEM=7740.93 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 11:59:08  17751s] ** INFO: Initializing Glitch Cache
[05/28 11:59:08  17751s] **INFO: flowCheckPoint #10 OptimizationHold
[05/28 11:59:08  17751s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7740.9M, EPOCH TIME: 1748447948.068057
[05/28 11:59:08  17751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:08  17751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:08  17752s] 
[05/28 11:59:08  17752s] 
[05/28 11:59:08  17752s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:59:08  17752s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.250, MEM:7740.9M, EPOCH TIME: 1748447948.317685
[05/28 11:59:08  17752s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:08  17752s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:08  17752s] GigaOpt Hold Optimizer is used
[05/28 11:59:08  17752s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[05/28 11:59:08  17752s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_32nVqL.rcdb.d/TOP.rcdb.d' for reading (mem: 7740.934M)
[05/28 11:59:08  17752s] Reading RCDB with compressed RC data.
[05/28 11:59:08  17752s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7742.9M)
[05/28 11:59:08  17752s] Start AAE Lib Loading. (MEM=7743.94)
[05/28 11:59:08  17752s] End AAE Lib Loading. (MEM=7964.02 CPU=0:00:00.2 Real=0:00:00.0)
[05/28 11:59:08  17752s] End AAE Lib Interpolated Model. (MEM=7964.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:59:08  17752s] 
[05/28 11:59:08  17752s] Creating Lib Analyzer ...
[05/28 11:59:08  17752s] 
[05/28 11:59:08  17752s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 11:59:08  17752s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 11:59:08  17752s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 11:59:08  17752s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 11:59:08  17752s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 11:59:08  17752s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 11:59:08  17752s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 11:59:08  17752s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 11:59:08  17752s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 11:59:08  17752s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 11:59:08  17752s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 11:59:08  17752s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 11:59:08  17752s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 11:59:08  17752s] Summary for sequential cells identification: 
[05/28 11:59:08  17752s]   Identified SBFF number: 299
[05/28 11:59:08  17752s]   Identified MBFF number: 75
[05/28 11:59:08  17752s]   Identified SB Latch number: 22
[05/28 11:59:08  17752s]   Identified MB Latch number: 0
[05/28 11:59:08  17752s]   Not identified SBFF number: 15
[05/28 11:59:08  17752s]   Not identified MBFF number: 0
[05/28 11:59:08  17752s]   Not identified SB Latch number: 0
[05/28 11:59:08  17752s]   Not identified MB Latch number: 0
[05/28 11:59:08  17752s]   Number of sequential cells which are not FFs: 45
[05/28 11:59:08  17752s]  Visiting view : view_slow_mission
[05/28 11:59:08  17752s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 11:59:08  17752s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 11:59:08  17752s]  Visiting view : view_fast_mission
[05/28 11:59:08  17752s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 11:59:08  17752s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 11:59:08  17752s] TLC MultiMap info (StdDelay):
[05/28 11:59:08  17752s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 11:59:08  17752s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 11:59:08  17752s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 11:59:08  17752s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 11:59:08  17752s]  Setting StdDelay to: 6.1ps
[05/28 11:59:08  17752s] 
[05/28 11:59:08  17752s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 11:59:09  17753s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 11:59:09  17753s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 11:59:09  17753s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 11:59:09  17753s] 
[05/28 11:59:09  17753s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 11:59:10  17754s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:55:55 mem=7972.0M
[05/28 11:59:11  17755s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:55:55 mem=7972.0M
[05/28 11:59:11  17755s] Creating Lib Analyzer, finished. 
[05/28 11:59:11  17755s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=4:55:55 mem=7972.0M ***
[05/28 11:59:11  17755s] *** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 4:55:55.2/18:16:18.0 (0.3), mem = 7972.0M
[05/28 11:59:11  17755s] Effort level <high> specified for reg2reg path_group
[05/28 11:59:11  17755s] OPTC: user 20.0
[05/28 11:59:11  17755s] 
[05/28 11:59:11  17755s] TimeStamp Deleting Cell Server Begin ...
[05/28 11:59:11  17755s] Deleting Lib Analyzer.
[05/28 11:59:11  17755s] 
[05/28 11:59:11  17755s] TimeStamp Deleting Cell Server End ...
[05/28 11:59:12  17755s] Starting delay calculation for Hold views
[05/28 11:59:12  17756s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 11:59:12  17756s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 11:59:12  17756s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 11:59:16  17757s] #################################################################################
[05/28 11:59:16  17757s] # Design Stage: PostRoute
[05/28 11:59:16  17757s] # Design Name: TOP
[05/28 11:59:16  17757s] # Design Mode: 22nm
[05/28 11:59:16  17757s] # Analysis Mode: MMMC OCV 
[05/28 11:59:16  17757s] # Parasitics Mode: SPEF/RCDB 
[05/28 11:59:16  17757s] # Signoff Settings: SI On 
[05/28 11:59:16  17757s] #################################################################################
[05/28 11:59:16  17757s] AAE_INFO: 1 threads acquired from CTE.
[05/28 11:59:16  17757s] Setting infinite Tws ...
[05/28 11:59:16  17757s] First Iteration Infinite Tw... 
[05/28 11:59:16  17757s] Calculate late delays in OCV mode...
[05/28 11:59:16  17757s] Calculate early delays in OCV mode...
[05/28 11:59:16  17757s] Topological Sorting (REAL = 0:00:00.0, MEM = 7983.7M, InitMEM = 7983.7M)
[05/28 11:59:16  17757s] Start delay calculation (fullDC) (1 T). (MEM=6609.63)
[05/28 11:59:16  17757s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 11:59:16  17757s] End AAE Lib Interpolated Model. (MEM=7983.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:59:17  17758s] Total number of fetched objects 1150
[05/28 11:59:17  17758s] AAE_INFO-618: Total number of nets in the design is 1153,  100.0 percent of the nets selected for SI analysis
[05/28 11:59:17  17758s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:59:17  17758s] End delay calculation. (MEM=6638.82 CPU=0:00:00.5 REAL=0:00:01.0)
[05/28 11:59:21  17760s] End delay calculation (fullDC). (MEM=6578.91 CPU=0:00:02.4 REAL=0:00:05.0)
[05/28 11:59:21  17760s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 11:59:21  17760s] *** CDM Built up (cpu=0:00:02.4  real=0:00:05.0  mem= 7809.3M) ***
[05/28 11:59:21  17760s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7817.3M)
[05/28 11:59:21  17760s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 11:59:21  17760s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7817.3M)
[05/28 11:59:21  17760s] 
[05/28 11:59:21  17760s] Executing IPO callback for view pruning ..
[05/28 11:59:21  17760s] Starting SI iteration 2
[05/28 11:59:21  17760s] Calculate late delays in OCV mode...
[05/28 11:59:21  17760s] Calculate early delays in OCV mode...
[05/28 11:59:21  17760s] Start delay calculation (fullDC) (1 T). (MEM=6581.84)
[05/28 11:59:21  17760s] End AAE Lib Interpolated Model. (MEM=7754.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:59:21  17760s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:59:21  17760s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:59:21  17760s] Total number of fetched objects 1150
[05/28 11:59:21  17760s] AAE_INFO-618: Total number of nets in the design is 1153,  34.4 percent of the nets selected for SI analysis
[05/28 11:59:21  17760s] End delay calculation. (MEM=6601.73 CPU=0:00:00.2 REAL=0:00:00.0)
[05/28 11:59:21  17760s] End delay calculation (fullDC). (MEM=6601.73 CPU=0:00:00.2 REAL=0:00:00.0)
[05/28 11:59:21  17760s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 7809.1M) ***
[05/28 11:59:22  17761s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:10.0 totSessionCpu=4:56:01 mem=7817.1M)
[05/28 11:59:22  17761s] Done building cte hold timing graph (fixHold) cpu=0:00:06.1 real=0:00:11.0 totSessionCpu=4:56:01 mem=7817.1M ***
[05/28 11:59:22  17761s] OPTC: user 20.0
[05/28 11:59:22  17761s] Done building hold timer [4394 node(s), 6588 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.3 real=0:00:11.0 totSessionCpu=4:56:01 mem=7852.2M ***
[05/28 11:59:23  17761s] Starting delay calculation for Setup views
[05/28 11:59:23  17761s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 11:59:23  17761s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 11:59:23  17761s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 11:59:26  17763s] #################################################################################
[05/28 11:59:26  17763s] # Design Stage: PostRoute
[05/28 11:59:26  17763s] # Design Name: TOP
[05/28 11:59:26  17763s] # Design Mode: 22nm
[05/28 11:59:26  17763s] # Analysis Mode: MMMC OCV 
[05/28 11:59:26  17763s] # Parasitics Mode: SPEF/RCDB 
[05/28 11:59:26  17763s] # Signoff Settings: SI On 
[05/28 11:59:26  17763s] #################################################################################
[05/28 11:59:26  17763s] AAE_INFO: 1 threads acquired from CTE.
[05/28 11:59:26  17763s] Setting infinite Tws ...
[05/28 11:59:26  17763s] First Iteration Infinite Tw... 
[05/28 11:59:26  17763s] Calculate early delays in OCV mode...
[05/28 11:59:26  17763s] Calculate late delays in OCV mode...
[05/28 11:59:26  17763s] Topological Sorting (REAL = 0:00:00.0, MEM = 7836.1M, InitMEM = 7836.1M)
[05/28 11:59:26  17763s] Start delay calculation (fullDC) (1 T). (MEM=6616.36)
[05/28 11:59:26  17763s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 11:59:26  17763s] End AAE Lib Interpolated Model. (MEM=7836.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:59:27  17763s] Total number of fetched objects 1150
[05/28 11:59:27  17763s] AAE_INFO-618: Total number of nets in the design is 1153,  100.0 percent of the nets selected for SI analysis
[05/28 11:59:27  17763s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:59:27  17763s] End delay calculation. (MEM=6624.61 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 11:59:27  17763s] End delay calculation (fullDC). (MEM=6624.61 CPU=0:00:00.6 REAL=0:00:01.0)
[05/28 11:59:27  17763s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 11:59:27  17763s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 7820.1M) ***
[05/28 11:59:27  17764s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7828.1M)
[05/28 11:59:27  17764s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 11:59:27  17764s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7828.1M)
[05/28 11:59:27  17764s] 
[05/28 11:59:27  17764s] Executing IPO callback for view pruning ..
[05/28 11:59:27  17764s] Starting SI iteration 2
[05/28 11:59:27  17764s] Calculate early delays in OCV mode...
[05/28 11:59:27  17764s] Calculate late delays in OCV mode...
[05/28 11:59:27  17764s] Start delay calculation (fullDC) (1 T). (MEM=6620.11)
[05/28 11:59:27  17764s] End AAE Lib Interpolated Model. (MEM=7757.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 11:59:27  17764s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 11:59:27  17764s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1150. 
[05/28 11:59:27  17764s] Total number of fetched objects 1150
[05/28 11:59:27  17764s] AAE_INFO-618: Total number of nets in the design is 1153,  0.1 percent of the nets selected for SI analysis
[05/28 11:59:27  17764s] End delay calculation. (MEM=6622.13 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 11:59:27  17764s] End delay calculation (fullDC). (MEM=6622.13 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 11:59:27  17764s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 7808.4M) ***
[05/28 11:59:28  17764s] 
[05/28 11:59:28  17764s] Creating Lib Analyzer ...
[05/28 11:59:28  17764s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 11:59:28  17764s] 
[05/28 11:59:28  17764s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 11:59:28  17764s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 11:59:28  17764s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 11:59:28  17764s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 11:59:28  17764s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 11:59:28  17764s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 11:59:28  17764s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 11:59:28  17764s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 11:59:28  17764s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 11:59:28  17764s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 11:59:28  17764s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 11:59:28  17764s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 11:59:28  17764s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 11:59:28  17764s] Summary for sequential cells identification: 
[05/28 11:59:28  17764s]   Identified SBFF number: 299
[05/28 11:59:28  17764s]   Identified MBFF number: 75
[05/28 11:59:28  17764s]   Identified SB Latch number: 22
[05/28 11:59:28  17764s]   Identified MB Latch number: 0
[05/28 11:59:28  17764s]   Not identified SBFF number: 15
[05/28 11:59:28  17764s]   Not identified MBFF number: 0
[05/28 11:59:28  17764s]   Not identified SB Latch number: 0
[05/28 11:59:28  17764s]   Not identified MB Latch number: 0
[05/28 11:59:28  17764s]   Number of sequential cells which are not FFs: 45
[05/28 11:59:28  17764s]  Visiting view : view_slow_mission
[05/28 11:59:28  17764s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 11:59:28  17764s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 11:59:28  17764s]  Visiting view : view_fast_mission
[05/28 11:59:28  17764s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 11:59:28  17764s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 11:59:28  17764s] TLC MultiMap info (StdDelay):
[05/28 11:59:28  17764s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 11:59:28  17764s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 11:59:28  17764s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 11:59:28  17764s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 11:59:28  17764s]  Setting StdDelay to: 6.1ps
[05/28 11:59:28  17764s] 
[05/28 11:59:28  17764s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 11:59:28  17765s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 11:59:28  17765s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 11:59:28  17765s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 11:59:28  17765s] 
[05/28 11:59:28  17765s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 11:59:30  17767s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:56:07 mem=7832.4M
[05/28 11:59:30  17767s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:56:07 mem=7832.4M
[05/28 11:59:30  17767s] Creating Lib Analyzer, finished. 
[05/28 11:59:30  17767s] *** Done Building Timing Graph (cpu=0:00:05.8 real=0:00:07.0 totSessionCpu=4:56:08 mem=7832.4M)
[05/28 11:59:30  17767s] Done building cte setup timing graph (fixHold) cpu=0:00:12.5 real=0:00:19.0 totSessionCpu=4:56:08 mem=7832.4M ***
[05/28 11:59:31  17767s] *info: category slack lower bound [L 0.0] default
[05/28 11:59:31  17767s] *info: category slack lower bound [H 0.0] reg2reg 
[05/28 11:59:31  17767s] --------------------------------------------------- 
[05/28 11:59:31  17767s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/28 11:59:31  17767s] --------------------------------------------------- 
[05/28 11:59:31  17767s]          WNS    reg2regWNS
[05/28 11:59:31  17767s]    49.529 ns     49.721 ns
[05/28 11:59:31  17767s] --------------------------------------------------- 
[05/28 11:59:31  17767s] ** INFO: Initializing Glitch Interface
[05/28 11:59:31  17767s]   Timing/DRV Snapshot: (REF)
[05/28 11:59:31  17767s]      Weighted WNS: 0.000
[05/28 11:59:31  17767s]       All  PG WNS: 0.000
[05/28 11:59:31  17767s]       High PG WNS: 0.000
[05/28 11:59:31  17767s]       All  PG TNS: 0.000
[05/28 11:59:31  17767s]       High PG TNS: 0.000
[05/28 11:59:31  17767s]       Low  PG TNS: 0.000
[05/28 11:59:31  17767s]          Tran DRV: 0 (0)
[05/28 11:59:31  17767s]           Cap DRV: 0 (0)
[05/28 11:59:31  17767s]        Fanout DRV: 0 (0)
[05/28 11:59:31  17767s]            Glitch: 0 (0)
[05/28 11:59:31  17767s]    Category Slack: { [L, 49.529] [H, 49.721] }
[05/28 11:59:31  17767s] 
[05/28 11:59:31  17767s] OPTC: m4 20.0 50.0
[05/28 11:59:31  17767s] OPTC: view 50.0
[05/28 11:59:31  17767s] Setting latch borrow mode to budget during optimization.
[05/28 11:59:31  17768s] 
[05/28 11:59:31  17768s] TimeStamp Deleting Cell Server Begin ...
[05/28 11:59:31  17768s] Deleting Lib Analyzer.
[05/28 11:59:31  17768s] 
[05/28 11:59:31  17768s] TimeStamp Deleting Cell Server End ...
[05/28 11:59:31  17768s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 11:59:31  17768s] 
[05/28 11:59:31  17768s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 11:59:31  17768s] Summary for sequential cells identification: 
[05/28 11:59:31  17768s]   Identified SBFF number: 299
[05/28 11:59:31  17768s]   Identified MBFF number: 75
[05/28 11:59:31  17768s]   Identified SB Latch number: 22
[05/28 11:59:31  17768s]   Identified MB Latch number: 0
[05/28 11:59:31  17768s]   Not identified SBFF number: 15
[05/28 11:59:31  17768s]   Not identified MBFF number: 0
[05/28 11:59:31  17768s]   Not identified SB Latch number: 0
[05/28 11:59:31  17768s]   Not identified MB Latch number: 0
[05/28 11:59:31  17768s]   Number of sequential cells which are not FFs: 45
[05/28 11:59:31  17768s]  Visiting view : view_slow_mission
[05/28 11:59:31  17768s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 11:59:31  17768s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 11:59:31  17768s]  Visiting view : view_fast_mission
[05/28 11:59:31  17768s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 11:59:31  17768s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 11:59:31  17768s] TLC MultiMap info (StdDelay):
[05/28 11:59:31  17768s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 11:59:31  17768s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 11:59:31  17768s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 11:59:31  17768s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 11:59:31  17768s]  Setting StdDelay to: 6.1ps
[05/28 11:59:31  17768s] 
[05/28 11:59:31  17768s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 11:59:31  17768s] 
[05/28 11:59:31  17768s] TimeStamp Deleting Cell Server Begin ...
[05/28 11:59:31  17768s] 
[05/28 11:59:31  17768s] TimeStamp Deleting Cell Server End ...
[05/28 11:59:31  17768s] 
[05/28 11:59:31  17768s] Creating Lib Analyzer ...
[05/28 11:59:31  17768s] 
[05/28 11:59:31  17768s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 11:59:31  17768s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 11:59:31  17768s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 11:59:31  17768s] Summary for sequential cells identification: 
[05/28 11:59:31  17768s]   Identified SBFF number: 299
[05/28 11:59:31  17768s]   Identified MBFF number: 75
[05/28 11:59:31  17768s]   Identified SB Latch number: 22
[05/28 11:59:31  17768s]   Identified MB Latch number: 0
[05/28 11:59:31  17768s]   Not identified SBFF number: 15
[05/28 11:59:31  17768s]   Not identified MBFF number: 0
[05/28 11:59:31  17768s]   Not identified SB Latch number: 0
[05/28 11:59:31  17768s]   Not identified MB Latch number: 0
[05/28 11:59:31  17768s]   Number of sequential cells which are not FFs: 45
[05/28 11:59:31  17768s]  Visiting view : view_slow_mission
[05/28 11:59:31  17768s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 11:59:31  17768s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 11:59:31  17768s]  Visiting view : view_fast_mission
[05/28 11:59:31  17768s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 11:59:31  17768s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 11:59:31  17768s] TLC MultiMap info (StdDelay):
[05/28 11:59:31  17768s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 11:59:31  17768s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 11:59:31  17768s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 11:59:31  17768s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 11:59:31  17768s]  Setting StdDelay to: 6.1ps
[05/28 11:59:31  17768s] 
[05/28 11:59:31  17768s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 11:59:32  17769s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 11:59:32  17769s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 11:59:32  17769s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 11:59:32  17769s] 
[05/28 11:59:32  17769s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 11:59:34  17770s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:56:11 mem=7861.5M
[05/28 11:59:34  17770s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:56:11 mem=7861.5M
[05/28 11:59:34  17770s] Creating Lib Analyzer, finished. 
[05/28 11:59:34  17770s] 
[05/28 11:59:34  17770s] *Info: minBufDelay = 13.9 ps, libStdDelay = 6.1 ps, minBufSize = 187920 (3.0)
[05/28 11:59:34  17770s] *Info: worst delay setup view: view_slow_mission
[05/28 11:59:34  17770s] Footprint list for hold buffering (delay unit: ps)
[05/28 11:59:34  17770s] =================================================================
[05/28 11:59:34  17770s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/28 11:59:34  17770s] ------------------------------------------------------------------
[05/28 11:59:34  17770s] *Info:       10.9       1.72     45.63    3.0  44.80 UDB116SVT24_BUF_1 (A,X)
[05/28 11:59:34  17770s] *Info:        9.3       1.71     23.34    4.0  22.21 UDB116SVT24_BUF_2 (A,X)
[05/28 11:59:34  17770s] *Info:        9.7       1.64     23.34    4.0  22.88 UDB116SVT24_BUF_1P75 (A,X)
[05/28 11:59:34  17770s] *Info:       10.8       1.60     28.65    4.0  27.11 UDB116SVT24_BUF_1P5 (A,X)
[05/28 11:59:34  17770s] *Info:       11.0       1.65     44.57    4.0  45.22 UDB116SVT24_BUF_L_1 (A,X)
[05/28 11:59:34  17770s] *Info:       10.3       1.69     14.86    5.0  14.87 UDB116SVT24_BUF_M_3 (A,X)
[05/28 11:59:34  17770s] *Info:       10.6       1.60     16.98    5.0  15.26 UDB116SVT24_BUF_2P75 (A,X)
[05/28 11:59:34  17770s] *Info:       10.1       1.55     23.34    5.0  22.53 UDB116SVT24_BUF_M_2 (A,X)
[05/28 11:59:34  17770s] *Info:       11.0       1.67     10.61    6.0  10.90 UDB116SVT24_BUF_D_4 (A,X)
[05/28 11:59:34  17770s] *Info:        8.7       1.66     14.86    6.0  14.59 UDB116SVT24_BUF_3 (A,X)
[05/28 11:59:34  17770s] *Info:       10.7       1.60     25.47    6.0  25.12 UDB116SVT24_BUF_S_2 (A,X)
[05/28 11:59:34  17770s] *Info:       11.1       1.51     25.47    6.0  25.16 UDB116SVT24_BUF_S_1P5 (A,X)
[05/28 11:59:34  17770s] *Info:        8.5       1.64     11.67    7.0  10.70 UDB116SVT24_BUF_4 (A,X)
[05/28 11:59:34  17770s] *Info:        8.9       1.56     12.73    7.0  11.02 UDB116SVT24_BUF_3P75 (A,X)
[05/28 11:59:34  17770s] *Info:        9.2       1.54     11.67    7.0  11.67 UDB116SVT24_BUF_3P5 (A,X)
[05/28 11:59:34  17770s] *Info:        9.4       1.53     11.67    8.0  11.12 UDB116SVT24_BUF_M_4 (A,X)
[05/28 11:59:34  17770s] *Info:        9.3       1.60     15.92    8.0  15.63 UDB116SVT24_BUF_S_3 (A,X)
[05/28 11:59:34  17770s] *Info:       10.9       1.62     15.92    8.0  16.19 UDB116SVT24_BUF_S_2P5 (A,X)
[05/28 11:59:34  17770s] *Info:        9.2       1.64      7.43    9.0   7.25 UDB116SVT24_BUF_M_6 (A,X)
[05/28 11:59:34  17770s] *Info:        9.6       1.56      7.43    9.0   7.47 UDB116SVT24_BUF_5P5 (A,X)
[05/28 11:59:34  17770s] *Info:        8.8       1.65      9.55    9.0   8.74 UDB116SVT24_BUF_5 (A,X)
[05/28 11:59:34  17770s] *Info:        9.1       1.62     12.73    9.0  12.14 UDB116SVT24_BUF_S_4 (A,X)
[05/28 11:59:34  17770s] *Info:        8.7       1.66      7.43   10.0   7.29 UDB116SVT24_BUF_6 (A,X)
[05/28 11:59:34  17770s] *Info:        9.4       1.59      9.55   10.0   9.54 UDB116SVT24_BUF_S_5 (A,X)
[05/28 11:59:34  17770s] *Info:       10.3       1.65      8.49   11.0   5.51 UDB116SVT24_BUF_D_8 (A,X)
[05/28 11:59:34  17770s] *Info:        9.2       1.64      8.49   12.0   5.53 UDB116SVT24_BUF_MN_8 (A,X)
[05/28 11:59:34  17770s] *Info:        9.0       1.61      7.43   12.0   6.56 UDB116SVT24_BUF_6P5 (A,X)
[05/28 11:59:34  17770s] *Info:        9.6       1.64      9.55   12.0   8.24 UDB116SVT24_BUF_S_6 (A,X)
[05/28 11:59:34  17770s] *Info:        8.6       1.65      8.49   13.0   5.54 UDB116SVT24_BUF_8 (A,X)
[05/28 11:59:34  17770s] *Info:        9.2       1.67      6.37   16.0   4.49 UDB116SVT24_BUF_10 (A,X)
[05/28 11:59:34  17770s] *Info:        9.1       1.67      5.31   19.0   3.81 UDB116SVT24_BUF_12 (A,X)
[05/28 11:59:34  17770s] *Info:       10.4       1.67      4.24   21.0   2.90 UDB116SVT24_BUF_D_16 (A,X)
[05/28 11:59:34  17770s] *Info:        9.4       1.64      5.31   21.0   3.59 UDB116SVT24_BUF_12P5 (A,X)
[05/28 11:59:34  17770s] *Info:        9.2       1.75      6.37   21.0   4.20 UDB116SVT24_BUF_S_12 (A,X)
[05/28 11:59:34  17770s] *Info:        9.5       1.66      4.24   27.0   3.13 UDB116SVT24_BUF_S_16 (A,X)
[05/28 11:59:34  17770s] *Info:        9.7       1.66      3.18   37.0   2.11 UDB116SVT24_BUF_24 (A,X)
[05/28 11:59:34  17770s] *Info:        9.8       1.69      2.12   39.0   2.23 UDB116SVT24_BUF_S_24 (A,X)
[05/28 11:59:34  17770s] *Info:       11.1       1.68      2.12   41.0   1.62 UDB116SVT24_BUF_D_32 (A,X)
[05/28 11:59:34  17770s] *Info:       10.3       1.64      3.18   49.0   1.71 UDB116SVT24_BUF_32 (A,X)
[05/28 11:59:34  17770s] *Info:       10.5       1.65      3.18   51.0   1.80 UDB116SVT24_BUF_S_32 (A,X)
[05/28 11:59:34  17770s] =================================================================
[05/28 11:59:34  17771s] 
[05/28 11:59:34  17771s] TimeStamp Deleting Cell Server Begin ...
[05/28 11:59:34  17771s] Deleting Lib Analyzer.
[05/28 11:59:34  17771s] 
[05/28 11:59:34  17771s] TimeStamp Deleting Cell Server End ...
[05/28 11:59:34  17771s] 
[05/28 11:59:34  17771s] Creating Lib Analyzer ...
[05/28 11:59:34  17771s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 11:59:34  17771s] 
[05/28 11:59:34  17771s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 11:59:34  17771s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 11:59:34  17771s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 11:59:34  17771s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 11:59:34  17771s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 11:59:34  17771s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 11:59:34  17771s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 11:59:34  17771s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 11:59:34  17771s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 11:59:34  17771s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 11:59:34  17771s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 11:59:34  17771s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 11:59:34  17771s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 11:59:34  17771s] Summary for sequential cells identification: 
[05/28 11:59:34  17771s]   Identified SBFF number: 299
[05/28 11:59:34  17771s]   Identified MBFF number: 75
[05/28 11:59:34  17771s]   Identified SB Latch number: 22
[05/28 11:59:34  17771s]   Identified MB Latch number: 0
[05/28 11:59:34  17771s]   Not identified SBFF number: 15
[05/28 11:59:34  17771s]   Not identified MBFF number: 0
[05/28 11:59:34  17771s]   Not identified SB Latch number: 0
[05/28 11:59:34  17771s]   Not identified MB Latch number: 0
[05/28 11:59:34  17771s]   Number of sequential cells which are not FFs: 45
[05/28 11:59:34  17771s]  Visiting view : view_slow_mission
[05/28 11:59:34  17771s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 11:59:34  17771s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 11:59:34  17771s]  Visiting view : view_fast_mission
[05/28 11:59:34  17771s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 11:59:34  17771s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 11:59:34  17771s] TLC MultiMap info (StdDelay):
[05/28 11:59:34  17771s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 11:59:34  17771s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 11:59:34  17771s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 11:59:34  17771s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 11:59:34  17771s]  Setting StdDelay to: 6.1ps
[05/28 11:59:34  17771s] 
[05/28 11:59:34  17771s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 11:59:35  17771s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 11:59:35  17771s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 11:59:35  17771s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 11:59:35  17771s] 
[05/28 11:59:35  17771s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 11:59:36  17773s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:56:14 mem=7861.5M
[05/28 11:59:37  17773s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:56:14 mem=7861.5M
[05/28 11:59:37  17773s] Creating Lib Analyzer, finished. 
[05/28 11:59:37  17773s] Hold Timer stdDelay =  3.8ps
[05/28 11:59:37  17773s]  Visiting view : view_fast_mission
[05/28 11:59:37  17773s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 11:59:37  17773s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 11:59:37  17773s] Hold Timer stdDelay =  3.8ps (view_fast_mission)
[05/28 11:59:37  17773s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7861.5M, EPOCH TIME: 1748447977.210620
[05/28 11:59:37  17773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:37  17773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:37  17774s] 
[05/28 11:59:37  17774s] 
[05/28 11:59:37  17774s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:59:37  17774s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.264, MEM:7861.5M, EPOCH TIME: 1748447977.474722
[05/28 11:59:37  17774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:37  17774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:37  17774s] ** INFO: Initializing Glitch Interface
[05/28 11:59:37  17774s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.529  | 49.722  | 49.529  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.095  | -0.071  | -0.095  |
|           TNS (ns):| -10.903 | -10.375 | -0.966  |
|    Violating Paths:|   229   |   221   |   29    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -68     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
       (36.146% with Fillers)
------------------------------------------------------------------

[05/28 11:59:37  17774s] **optDesign ... cpu = 0:00:34, real = 0:00:44, mem = 7179.7M, totSessionCpu=4:56:14 **
[05/28 11:59:37  17774s] Begin: Collecting metrics
[05/28 11:59:37  17774s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.529 | 49.529 |   0 |       14.36 | 0:00:26  |        7789 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[05/28 11:59:37  17774s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=7185.5M, current mem=7179.7M)

[05/28 11:59:37  17774s] End: Collecting metrics
[05/28 11:59:37  17774s] *** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:19.3/0:00:26.7 (0.7), totSession cpu/real = 4:56:14.5/18:16:44.7 (0.3), mem = 7789.5M
[05/28 11:59:37  17774s] 
[05/28 11:59:37  17774s] =============================================================================================
[05/28 11:59:37  17774s]  Step TAT Report : BuildHoldData #1 / optDesign #5                              23.10-p003_1
[05/28 11:59:37  17774s] =============================================================================================
[05/28 11:59:37  17774s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 11:59:37  17774s] ---------------------------------------------------------------------------------------------
[05/28 11:59:37  17774s] [ ViewPruning            ]      3   0:00:02.7  (  10.2 % )     0:00:02.8 /  0:00:02.8    1.0
[05/28 11:59:37  17774s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 11:59:37  17774s] [ MetricReport           ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 11:59:37  17774s] [ DrvReport              ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 11:59:37  17774s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 11:59:37  17774s] [ CellServerInit         ]      3   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 11:59:37  17774s] [ LibAnalyzerInit        ]      2   0:00:05.3  (  19.8 % )     0:00:05.3 /  0:00:05.4    1.0
[05/28 11:59:37  17774s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 11:59:37  17774s] [ HoldTimerInit          ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 11:59:37  17774s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 11:59:37  17774s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 11:59:37  17774s] [ UpdateTimingGraph      ]      4   0:00:09.4  (  35.4 % )     0:00:18.0 /  0:00:11.3    0.6
[05/28 11:59:37  17774s] [ FullDelayCalc          ]      4   0:00:05.6  (  21.0 % )     0:00:05.6 /  0:00:03.4    0.6
[05/28 11:59:37  17774s] [ TimingUpdate           ]      9   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 11:59:37  17774s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.1
[05/28 11:59:37  17774s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/28 11:59:37  17774s] [ MISC                   ]          0:00:02.1  (   7.8 % )     0:00:02.1 /  0:00:01.3    0.6
[05/28 11:59:37  17774s] ---------------------------------------------------------------------------------------------
[05/28 11:59:37  17774s]  BuildHoldData #1 TOTAL             0:00:26.7  ( 100.0 % )     0:00:26.7 /  0:00:19.3    0.7
[05/28 11:59:37  17774s] ---------------------------------------------------------------------------------------------
[05/28 11:59:37  17774s] 
[05/28 11:59:37  17774s] *** HoldOpt #1 [begin] (optDesign #5) : totSession cpu/real = 4:56:14.5/18:16:44.7 (0.3), mem = 7789.5M
[05/28 11:59:37  17774s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.75591.9
[05/28 11:59:37  17774s] #optDebug: Start CG creation (mem=7789.5M)
[05/28 11:59:37  17774s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 11:59:38  17774s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 11:59:38  17774s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 11:59:38  17775s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 11:59:38  17775s] ToF 82.9880um
[05/28 11:59:39  17775s] (cpu=0:00:01.1, mem=7994.3M)
[05/28 11:59:39  17775s]  ...processing cgPrt (cpu=0:00:01.1, mem=7994.3M)
[05/28 11:59:39  17775s]  ...processing cgEgp (cpu=0:00:01.1, mem=7994.3M)
[05/28 11:59:39  17775s]  ...processing cgPbk (cpu=0:00:01.1, mem=7994.3M)
[05/28 11:59:39  17775s]  ...processing cgNrb(cpu=0:00:01.1, mem=7994.3M)
[05/28 11:59:39  17775s]  ...processing cgObs (cpu=0:00:01.1, mem=7994.3M)
[05/28 11:59:39  17775s]  ...processing cgCon (cpu=0:00:01.1, mem=7994.3M)
[05/28 11:59:39  17775s]  ...processing cgPdm (cpu=0:00:01.1, mem=7994.3M)
[05/28 11:59:39  17775s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=7994.3M)
[05/28 11:59:39  17776s] 
[05/28 11:59:39  17776s] Active Setup views: view_slow_mission 
[05/28 11:59:39  17776s] HoldSingleBuffer minRootGain=2
[05/28 11:59:39  17776s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 540 dbu)
[05/28 11:59:39  17776s] HoldSingleBuffer minRootGain=2
[05/28 11:59:39  17776s] HoldSingleBuffer minRootGain=2
[05/28 11:59:39  17776s] HoldSingleBuffer minRootGain=2
[05/28 11:59:39  17776s] *info: Run optDesign holdfix with 1 thread.
[05/28 11:59:39  17776s] Info: 1 ideal net excluded from IPO operation.
[05/28 11:59:39  17776s] Info: 1 clock net  excluded from IPO operation.
[05/28 11:59:39  17776s] --------------------------------------------------- 
[05/28 11:59:39  17776s]    Hold Timing Summary  - Initial 
[05/28 11:59:39  17776s] --------------------------------------------------- 
[05/28 11:59:39  17776s]  Target slack:       0.0000 ns
[05/28 11:59:39  17776s]  View: view_fast_mission 
[05/28 11:59:39  17776s]    WNS:      -0.0954
[05/28 11:59:39  17776s]    TNS:     -10.9021
[05/28 11:59:39  17776s]    VP :          229
[05/28 11:59:39  17776s]    Worst hold path end point: pkt_reg_inst/dout_reg[2]/RD 
[05/28 11:59:39  17776s] --------------------------------------------------- 
[05/28 11:59:39  17776s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7994.3M, EPOCH TIME: 1748447979.626663
[05/28 11:59:39  17776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:39  17776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:39  17776s] 
[05/28 11:59:39  17776s] 
[05/28 11:59:39  17776s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:59:39  17776s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.243, MEM:7994.3M, EPOCH TIME: 1748447979.869349
[05/28 11:59:39  17776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:39  17776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:39  17776s] [oiPhyDebug] optDemand 1299341520.00, spDemand 516341520.00.
[05/28 11:59:39  17776s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1491
[05/28 11:59:39  17776s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 11:59:39  17776s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=4:56:16 mem=7994.3M
[05/28 11:59:39  17776s] OPERPROF: Starting DPlace-Init at level 1, MEM:7994.3M, EPOCH TIME: 1748447979.892822
[05/28 11:59:39  17776s] Processing tracks to init pin-track alignment.
[05/28 11:59:39  17776s] z: 1, totalTracks: 1
[05/28 11:59:39  17776s] z: 3, totalTracks: 1
[05/28 11:59:39  17776s] z: 5, totalTracks: 1
[05/28 11:59:39  17776s] z: 7, totalTracks: 1
[05/28 11:59:39  17776s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 11:59:39  17776s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 11:59:39  17776s] Initializing Route Infrastructure for color support ...
[05/28 11:59:39  17776s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7994.3M, EPOCH TIME: 1748447979.893267
[05/28 11:59:39  17776s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:7994.3M, EPOCH TIME: 1748447979.899180
[05/28 11:59:39  17776s] Route Infrastructure Initialized for color support successfully.
[05/28 11:59:39  17776s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 11:59:39  17776s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7994.3M, EPOCH TIME: 1748447979.906308
[05/28 11:59:39  17776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:39  17776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 11:59:40  17776s] 
[05/28 11:59:40  17776s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 11:59:40  17776s] 
[05/28 11:59:40  17776s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 11:59:40  17776s] 
[05/28 11:59:40  17776s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 11:59:40  17776s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.237, MEM:7994.3M, EPOCH TIME: 1748447980.143060
[05/28 11:59:40  17776s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7994.3M, EPOCH TIME: 1748447980.143176
[05/28 11:59:40  17776s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7994.3M, EPOCH TIME: 1748447980.143577
[05/28 11:59:40  17776s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=7994.3MB).
[05/28 11:59:40  17776s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.251, MEM:7994.3M, EPOCH TIME: 1748447980.144193
[05/28 11:59:40  17776s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/28 11:59:40  17776s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1491
[05/28 11:59:40  17776s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=4:56:17 mem=7994.3M
[05/28 11:59:40  17776s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:7994.3M, EPOCH TIME: 1748447980.153913
[05/28 11:59:40  17776s] Found 0 hard placement blockage before merging.
[05/28 11:59:40  17776s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:7994.3M, EPOCH TIME: 1748447980.154162
[05/28 11:59:40  17776s] 
[05/28 11:59:40  17776s] *** Starting Core Fixing (fixHold) cpu=0:00:21.6 real=0:00:29.0 totSessionCpu=4:56:17 mem=7994.3M density=36.146% ***
[05/28 11:59:40  17776s] Optimizer Target Slack 0.000 StdDelay is 0.00380  
[05/28 11:59:40  17776s] ### Creating RouteCongInterface, started
[05/28 11:59:40  17776s] {MMLU 0 0 1150}
[05/28 11:59:40  17776s] [oiLAM] Zs 11, 12
[05/28 11:59:40  17776s] ### Creating LA Mngr. totSessionCpu=4:56:17 mem=8010.3M
[05/28 11:59:40  17776s] ### Creating LA Mngr, finished. totSessionCpu=4:56:17 mem=8010.3M
[05/28 11:59:40  17776s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.529  | 49.722  | 49.529  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 14.364%
       (36.146% with Fillers)
------------------------------------------------------------------
[05/28 11:59:40  17776s] *info: Hold Batch Commit is enabled
[05/28 11:59:40  17776s] *info: Levelized Batch Commit is enabled
[05/28 11:59:40  17776s] 
[05/28 11:59:40  17776s] Phase I ......
[05/28 11:59:40  17776s] Executing transform: ECO Safe Resize
[05/28 11:59:40  17776s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 11:59:40  17776s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 11:59:40  17776s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 11:59:40  17776s] Worst hold path end point:
[05/28 11:59:40  17776s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 11:59:40  17776s]     net: rst (nrTerm=4)
[05/28 11:59:40  17776s] |   0|  -0.095|   -10.90|     229|          0|       0(     0)|   36.15%|   0:00:00.0|  8010.3M|
[05/28 11:59:40  17776s] Worst hold path end point:
[05/28 11:59:40  17776s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 11:59:40  17776s]     net: rst (nrTerm=4)
[05/28 11:59:40  17776s] |   1|  -0.095|   -10.90|     229|          0|       0(     0)|   36.15%|   0:00:00.0|  8010.3M|
[05/28 11:59:40  17776s] 
[05/28 11:59:40  17776s] Capturing REF for hold ...
[05/28 11:59:40  17776s]    Hold Timing Snapshot: (REF)
[05/28 11:59:40  17776s]              All PG WNS: -0.095
[05/28 11:59:40  17776s]              All PG TNS: -10.902
[05/28 11:59:40  17776s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 11:59:40  17776s] Executing transform: AddBuffer + LegalResize
[05/28 11:59:40  17776s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 11:59:40  17776s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 11:59:40  17776s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 11:59:40  17776s] Worst hold path end point:
[05/28 11:59:40  17776s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 11:59:40  17776s]     net: rst (nrTerm=4)
[05/28 11:59:40  17776s] |   0|  -0.095|   -10.90|     229|          0|       0(     0)|   36.15%|   0:00:00.0|  8010.3M|
[05/28 12:00:56  17846s] Worst hold path end point:
[05/28 12:00:56  17846s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:00:56  17846s]     net: rst (nrTerm=4)
[05/28 12:00:56  17846s] |   1|  -0.095|    -8.01|     226|        262|       0(     0)|   38.39%|     0:01:16|  9217.4M|
[05/28 12:01:58  17903s] Worst hold path end point:
[05/28 12:01:58  17903s]   pkt_reg_inst/dout_reg[2]/RD
[05/28 12:01:58  17903s]     net: FE_PHN175_rst (nrTerm=2)
[05/28 12:01:58  17903s] |   2|  -0.084|    -5.28|     223|        243|       0(     0)|   40.53%|     0:01:02| 10223.9M|
[05/28 12:02:53  17954s] Traverse HInst (TOP)
[05/28 12:02:55  17956s] Worst hold path end point:
[05/28 12:02:55  17956s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:02:55  17956s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:02:55  17956s] |   3|  -0.084|    -2.56|     193|        231|       1(     0)|   42.40%|   0:00:57.0| 11111.4M|
[05/28 12:04:00  18016s] Traverse HInst (TOP)
[05/28 12:04:00  18016s] Traverse HInst (TOP)
[05/28 12:04:01  18016s] Worst hold path end point:
[05/28 12:04:01  18016s]   pkt_reg_inst/dout_reg[2]/RD
[05/28 12:04:01  18016s]     net: FE_PHN175_rst (nrTerm=2)
[05/28 12:04:01  18016s] |   4|  -0.073|    -0.84|      87|        189|       2(     0)|   43.60%|     0:01:06| 12157.9M|
[05/28 12:04:31  18044s] Traverse HInst (TOP)
[05/28 12:04:31  18045s] Worst hold path end point:
[05/28 12:04:31  18045s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:04:31  18045s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:04:31  18045s] |   5|  -0.072|    -0.27|      22|         80|       1(     0)|   44.07%|   0:00:30.0| 12640.9M|
[05/28 12:04:38  18052s] Worst hold path end point:
[05/28 12:04:38  18052s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:04:38  18052s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:04:38  18052s] |   6|  -0.072|    -0.14|       6|         20|       0(     0)|   44.18%|   0:00:07.0| 12756.9M|
[05/28 12:04:39  18052s] Worst hold path end point:
[05/28 12:04:39  18052s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:04:39  18052s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:04:39  18052s] |   7|  -0.072|    -0.11|       4|          3|       0(     0)|   44.20%|   0:00:01.0| 12769.4M|
[05/28 12:04:40  18053s] Worst hold path end point:
[05/28 12:04:40  18053s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:04:40  18053s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:04:40  18053s] |   8|  -0.072|    -0.10|       2|          3|       0(     0)|   44.22%|   0:00:01.0| 12778.9M|
[05/28 12:04:40  18053s] Worst hold path end point:
[05/28 12:04:40  18053s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:04:40  18053s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:04:40  18053s] |   9|  -0.072|    -0.08|       2|          1|       0(     0)|   44.23%|   0:00:00.0| 12782.4M|
[05/28 12:04:40  18053s] Worst hold path end point:
[05/28 12:04:40  18053s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:04:40  18053s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:04:40  18053s] |  10|  -0.072|    -0.07|       1|          1|       0(     0)|   44.24%|   0:00:00.0| 12785.9M|
[05/28 12:04:41  18054s] Worst hold path end point:
[05/28 12:04:41  18054s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:04:41  18054s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:04:41  18054s] |  11|  -0.060|    -0.06|       1|          1|       0(     0)|   44.25%|   0:00:01.0| 12790.4M|
[05/28 12:04:41  18054s] Worst hold path end point:
[05/28 12:04:41  18054s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:04:41  18054s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:04:41  18054s] |  12|  -0.046|    -0.05|       1|          1|       0(     0)|   44.25%|   0:00:00.0| 12793.9M|
[05/28 12:04:41  18054s] Worst hold path end point:
[05/28 12:04:41  18054s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:04:41  18054s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:04:41  18054s] |  13|  -0.031|    -0.03|       1|          1|       0(     0)|   44.26%|   0:00:00.0| 12797.4M|
[05/28 12:04:42  18054s] Worst hold path end point:
[05/28 12:04:42  18054s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:04:42  18054s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:04:42  18054s] |  14|  -0.015|    -0.02|       1|          1|       0(     0)|   44.27%|   0:00:01.0| 12800.9M|
[05/28 12:04:42  18055s] Worst hold path end point:
[05/28 12:04:42  18055s]   pkt_reg_inst/dout_reg[1]/RD
[05/28 12:04:42  18055s]     net: FE_PHN482_rst (nrTerm=2)
[05/28 12:04:42  18055s] |  15|  -0.001|    -0.00|       1|          1|       0(     0)|   44.28%|   0:00:00.0| 12803.4M|
[05/28 12:04:42  18055s] |  16|   0.000|     0.00|       0|          1|       0(     0)|   44.28%|   0:00:00.0| 12806.9M|
[05/28 12:04:42  18055s] 
[05/28 12:04:42  18055s] Capturing REF for hold ...
[05/28 12:04:42  18055s]    Hold Timing Snapshot: (REF)
[05/28 12:04:42  18055s]              All PG WNS: 0.000
[05/28 12:04:42  18055s]              All PG TNS: 0.000
[05/28 12:04:42  18055s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 12:04:42  18055s] 
[05/28 12:04:42  18055s] *info:    Total 1039 cells added for Phase I
[05/28 12:04:42  18055s] *info:        in which 0 is ripple commits (0.000%)
[05/28 12:04:42  18055s] *info:    Total 4 instances resized for Phase I
[05/28 12:04:42  18055s] *info:        in which 0 FF resizing 
[05/28 12:04:42  18055s] *info:        in which 0 ripple resizing (0.000%)
[05/28 12:04:42  18055s] --------------------------------------------------- 
[05/28 12:04:42  18055s]    Hold Timing Summary  - Phase I 
[05/28 12:04:42  18055s] --------------------------------------------------- 
[05/28 12:04:42  18055s]  Target slack:       0.0000 ns
[05/28 12:04:42  18055s]  View: view_fast_mission 
[05/28 12:04:42  18055s]    WNS:       0.0000
[05/28 12:04:42  18055s]    TNS:       0.0000
[05/28 12:04:42  18055s]    VP :            0
[05/28 12:04:42  18055s]    Worst hold path end point: tx_buf_inst/buffer_reg[2]/D 
[05/28 12:04:42  18055s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.529  | 49.548  | 49.529  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 22.500%
       (44.282% with Fillers)
------------------------------------------------------------------
[05/28 12:04:42  18055s] Bottom Preferred Layer:
[05/28 12:04:42  18055s]     None
[05/28 12:04:42  18055s] Via Pillar Rule:
[05/28 12:04:42  18055s]     None
[05/28 12:04:42  18055s] Finished writing unified metrics of routing constraints.
[05/28 12:04:42  18055s] 
[05/28 12:04:42  18055s] *** Finished Core Fixing (fixHold) cpu=0:05:00 real=0:05:31 totSessionCpu=5:00:56 mem=12816.9M density=44.282% ***
[05/28 12:04:42  18055s] 
[05/28 12:04:42  18055s] *info:
[05/28 12:04:42  18055s] *info: Added a total of 1039 cells to fix/reduce hold violation
[05/28 12:04:42  18055s] *info:          in which 794 termBuffering
[05/28 12:04:42  18055s] *info:          in which 0 dummyBuffering
[05/28 12:04:42  18055s] *info:
[05/28 12:04:42  18055s] *info: Summary: 
[05/28 12:04:42  18055s] *info:          294 cells of type 'UDB116SVT24_BUF_1' (3.0, 	44.796) used
[05/28 12:04:42  18055s] *info:            1 cell  of type 'UDB116SVT24_BUF_16' (25.0, 	2.945) used
[05/28 12:04:42  18055s] *info:            2 cells of type 'UDB116SVT24_BUF_2P75' (5.0, 	15.264) used
[05/28 12:04:42  18055s] *info:           15 cells of type 'UDB116SVT24_BUF_3' (6.0, 	14.589) used
[05/28 12:04:42  18055s] *info:            1 cell  of type 'UDB116SVT24_BUF_6P5' (12.0, 	6.557) used
[05/28 12:04:42  18055s] *info:            5 cells of type 'UDB116SVT24_BUF_D_4' (6.0, 	10.895) used
[05/28 12:04:42  18055s] *info:          720 cells of type 'UDB116SVT24_BUF_S_1' (5.0, 	51.426) used
[05/28 12:04:42  18055s] *info:            1 cell  of type 'UDB116SVT24_BUF_S_20' (33.0, 	2.578) used
[05/28 12:04:42  18055s] *info:
[05/28 12:04:42  18055s] *info: Total 4 instances resized
[05/28 12:04:42  18055s] *info:       in which 0 FF resizing
[05/28 12:04:42  18055s] *info:
[05/28 12:04:42  18055s] 
[05/28 12:04:42  18055s] *** Finish Post Route Hold Fixing (cpu=0:05:00 real=0:05:31 totSessionCpu=5:00:56 mem=12816.9M density=44.282%) ***
[05/28 12:04:42  18055s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.75591.9
[05/28 12:04:42  18055s] **INFO: total 1039 insts, 0 nets marked don't touch
[05/28 12:04:42  18055s] **INFO: total 1039 insts, 0 nets marked don't touch DB property
[05/28 12:04:42  18055s] **INFO: total 1039 insts, 0 nets unmarked don't touch
[05/28 12:04:42  18055s] Deleting 0 temporary hard placement blockage(s).
[05/28 12:04:42  18055s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2530
[05/28 12:04:42  18055s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:12816.9M, EPOCH TIME: 1748448282.663372
[05/28 12:04:42  18055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2530).
[05/28 12:04:42  18055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:42  18055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:42  18055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:42  18055s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:12718.9M, EPOCH TIME: 1748448282.731718
[05/28 12:04:42  18055s] Begin: Collecting metrics
[05/28 12:04:43  18056s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.529 | 49.529 |   0 |       14.36 | 0:00:26  |        7789 |    0 |   0 |
| hold_fixing     |           | 49.529 |   0 |       44.28 | 0:05:06  |       12719 |      |     |
 ------------------------------------------------------------------------------------------------ 
[05/28 12:04:43  18056s] Ending "collect_metrics" (total cpu=0:00:00.6, real=0:00:01.0, peak res=12074.6M, current mem=12041.4M)

[05/28 12:04:43  18056s] End: Collecting metrics
[05/28 12:04:43  18056s] *** HoldOpt #1 [finish] (optDesign #5) : cpu/real = 0:04:41.7/0:05:05.4 (0.9), totSession cpu/real = 5:00:56.2/18:21:50.1 (0.3), mem = 12718.9M
[05/28 12:04:43  18056s] 
[05/28 12:04:43  18056s] =============================================================================================
[05/28 12:04:43  18056s]  Step TAT Report : HoldOpt #1 / optDesign #5                                    23.10-p003_1
[05/28 12:04:43  18056s] =============================================================================================
[05/28 12:04:43  18056s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:04:43  18056s] ---------------------------------------------------------------------------------------------
[05/28 12:04:43  18056s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.9
[05/28 12:04:43  18056s] [ MetricReport           ]      1   0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 12:04:43  18056s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:04:43  18056s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 12:04:43  18056s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ OptimizationStep       ]      2   0:00:00.0  (   0.0 % )     0:05:02.4 /  0:04:38.6    0.9
[05/28 12:04:43  18056s] [ OptSingleIteration     ]     19   0:00:00.1  (   0.0 % )     0:05:02.3 /  0:04:38.6    0.9
[05/28 12:04:43  18056s] [ OptGetWeight           ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ OptEval                ]     17   0:00:08.1  (   2.6 % )     0:00:08.1 /  0:00:08.1    1.0
[05/28 12:04:43  18056s] [ OptCommit              ]     17   0:00:00.4  (   0.1 % )     0:04:53.8 /  0:04:30.1    0.9
[05/28 12:04:43  18056s] [ PostCommitDelayUpdate  ]     28   0:00:00.2  (   0.1 % )     0:00:02.0 /  0:00:02.0    1.0
[05/28 12:04:43  18056s] [ IncrDelayCalc          ]    138   0:00:01.8  (   0.6 % )     0:00:01.8 /  0:00:01.9    1.0
[05/28 12:04:43  18056s] [ HoldReEval             ]     25   0:00:03.4  (   1.1 % )     0:00:03.4 /  0:00:03.4    1.0
[05/28 12:04:43  18056s] [ HoldDelayCalc          ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[05/28 12:04:43  18056s] [ HoldRefreshTiming      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ HoldValidateSetup      ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ HoldValidateHold       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ HoldCollectNode        ]     20   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:04:43  18056s] [ HoldSortNodeList       ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ HoldBottleneckCount    ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 12:04:43  18056s] [ HoldCacheNodeWeight    ]     17   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:04:43  18056s] [ HoldBuildSlackGraph    ]     17   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 12:04:43  18056s] [ HoldDBCommit           ]     37   0:04:47.7  (  94.2 % )     0:04:47.7 /  0:04:24.0    0.9
[05/28 12:04:43  18056s] [ HoldTimerCalcSummary   ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:04:43  18056s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:04:43  18056s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 12:04:43  18056s] [ IncrTimingUpdate       ]     46   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:04:43  18056s] [ MISC                   ]          0:00:02.1  (   0.7 % )     0:00:02.1 /  0:00:02.1    1.0
[05/28 12:04:43  18056s] ---------------------------------------------------------------------------------------------
[05/28 12:04:43  18056s]  HoldOpt #1 TOTAL                   0:05:05.4  ( 100.0 % )     0:05:05.4 /  0:04:41.7    0.9
[05/28 12:04:43  18056s] ---------------------------------------------------------------------------------------------
[05/28 12:04:43  18056s] 
[05/28 12:04:43  18056s] **INFO: Skipping refine place as no non-legal commits were detected
[05/28 12:04:43  18056s] OPERPROF: Starting SiteArray-Init at level 1, MEM:12718.9M, EPOCH TIME: 1748448283.340440
[05/28 12:04:43  18056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:43  18056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:43  18056s] 
[05/28 12:04:43  18056s] 
[05/28 12:04:43  18056s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:04:43  18056s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.257, MEM:12718.9M, EPOCH TIME: 1748448283.597327
[05/28 12:04:43  18056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:43  18056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:43  18056s] Running postRoute recovery in preEcoRoute mode
[05/28 12:04:43  18056s] **optDesign ... cpu = 0:05:17, real = 0:05:50, mem = 12041.1M, totSessionCpu=5:00:56 **
[05/28 12:04:43  18056s] ** INFO: Initializing Glitch Interface
[05/28 12:04:43  18056s]   DRV Snapshot: (TGT)
[05/28 12:04:43  18056s]          Tran DRV: 0 (0)
[05/28 12:04:43  18056s]           Cap DRV: 0 (0)
[05/28 12:04:43  18056s]        Fanout DRV: 0 (0)
[05/28 12:04:43  18056s]            Glitch: 0 (0)
[05/28 12:04:43  18056s] Checking DRV degradation...
[05/28 12:04:43  18056s] 
[05/28 12:04:43  18056s] Recovery Manager:
[05/28 12:04:43  18056s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 12:04:43  18056s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 12:04:43  18056s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 12:04:43  18056s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 12:04:43  18056s] 
[05/28 12:04:43  18056s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 12:04:43  18056s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=12719.02M, totSessionCpu=5:00:57).
[05/28 12:04:43  18056s] **optDesign ... cpu = 0:05:17, real = 0:05:50, mem = 12041.1M, totSessionCpu=5:00:57 **
[05/28 12:04:43  18056s] 
[05/28 12:04:43  18056s] ** INFO: Initializing Glitch Interface
[05/28 12:04:43  18056s]   DRV Snapshot: (REF)
[05/28 12:04:43  18056s]          Tran DRV: 0 (0)
[05/28 12:04:43  18056s]           Cap DRV: 0 (0)
[05/28 12:04:43  18056s]        Fanout DRV: 0 (0)
[05/28 12:04:43  18056s]            Glitch: 0 (0)
[05/28 12:04:43  18056s] Running refinePlace -preserveRouting true -hardFence false
[05/28 12:04:43  18056s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:12777.2M, EPOCH TIME: 1748448283.721976
[05/28 12:04:43  18056s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:12777.2M, EPOCH TIME: 1748448283.722367
[05/28 12:04:43  18056s] OPERPROF:     Starting DPlace-Init at level 3, MEM:12777.2M, EPOCH TIME: 1748448283.722848
[05/28 12:04:43  18056s] Processing tracks to init pin-track alignment.
[05/28 12:04:43  18056s] z: 1, totalTracks: 1
[05/28 12:04:43  18056s] z: 3, totalTracks: 1
[05/28 12:04:43  18056s] z: 5, totalTracks: 1
[05/28 12:04:43  18056s] z: 7, totalTracks: 1
[05/28 12:04:43  18056s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 12:04:43  18056s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 12:04:43  18056s] Initializing Route Infrastructure for color support ...
[05/28 12:04:43  18056s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:12777.2M, EPOCH TIME: 1748448283.723849
[05/28 12:04:43  18056s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.013, MEM:12777.2M, EPOCH TIME: 1748448283.737324
[05/28 12:04:43  18056s] Route Infrastructure Initialized for color support successfully.
[05/28 12:04:43  18056s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 12:04:43  18056s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:12777.2M, EPOCH TIME: 1748448283.747782
[05/28 12:04:43  18056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:43  18056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:43  18056s] Processing tracks to init pin-track alignment.
[05/28 12:04:43  18056s] z: 1, totalTracks: 1
[05/28 12:04:43  18056s] z: 3, totalTracks: 1
[05/28 12:04:43  18056s] z: 5, totalTracks: 1
[05/28 12:04:43  18056s] z: 7, totalTracks: 1
[05/28 12:04:44  18056s] 
[05/28 12:04:44  18056s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 12:04:44  18056s] 
[05/28 12:04:44  18056s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:04:44  18056s] 
[05/28 12:04:44  18056s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 12:04:44  18056s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.260, REAL:0.257, MEM:12777.2M, EPOCH TIME: 1748448284.004809
[05/28 12:04:44  18056s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:12777.2M, EPOCH TIME: 1748448284.004929
[05/28 12:04:44  18056s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:12777.2M, EPOCH TIME: 1748448284.005365
[05/28 12:04:44  18056s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=12777.2MB).
[05/28 12:04:44  18056s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.280, REAL:0.283, MEM:12777.2M, EPOCH TIME: 1748448284.006287
[05/28 12:04:44  18056s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.280, REAL:0.284, MEM:12777.2M, EPOCH TIME: 1748448284.006378
[05/28 12:04:44  18056s] TDRefine: refinePlace mode is spiral
[05/28 12:04:44  18056s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.75591.4
[05/28 12:04:44  18056s] OPERPROF:   Starting Refine-Place at level 2, MEM:12777.2M, EPOCH TIME: 1748448284.006612
[05/28 12:04:44  18056s] *** Starting refinePlace (5:00:57 mem=12777.2M) ***
[05/28 12:04:44  18056s] Total net bbox length = 6.253e+03 (3.127e+03 3.126e+03) (ext = 1.195e+02)
[05/28 12:04:44  18056s] 
[05/28 12:04:44  18056s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 12:04:44  18056s] 
[05/28 12:04:44  18056s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:04:44  18056s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:12777.2M, EPOCH TIME: 1748448284.008332
[05/28 12:04:44  18056s] # Found 0 legal fixed insts to color.
[05/28 12:04:44  18056s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:12777.2M, EPOCH TIME: 1748448284.008520
[05/28 12:04:44  18056s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:12777.2M, EPOCH TIME: 1748448284.009355
[05/28 12:04:44  18056s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 12:04:44  18056s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.003, MEM:12777.2M, EPOCH TIME: 1748448284.012852
[05/28 12:04:44  18056s] Set min layer with default ( 2 )
[05/28 12:04:44  18056s] Set max layer with default ( 127 )
[05/28 12:04:44  18056s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 12:04:44  18056s] Min route layer (adjusted) = 2
[05/28 12:04:44  18056s] Max route layer (adjusted) = 11
[05/28 12:04:44  18056s] Set min layer with default ( 2 )
[05/28 12:04:44  18056s] Set max layer with default ( 127 )
[05/28 12:04:44  18056s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 12:04:44  18056s] Min route layer (adjusted) = 2
[05/28 12:04:44  18056s] Max route layer (adjusted) = 11
[05/28 12:04:44  18056s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:12777.2M, EPOCH TIME: 1748448284.022268
[05/28 12:04:44  18056s] Starting refinePlace ...
[05/28 12:04:44  18056s] Set min layer with default ( 2 )
[05/28 12:04:44  18056s] Set max layer with default ( 127 )
[05/28 12:04:44  18056s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 12:04:44  18056s] Min route layer (adjusted) = 2
[05/28 12:04:44  18056s] Max route layer (adjusted) = 11
[05/28 12:04:44  18056s] One DDP V2 for no tweak run.
[05/28 12:04:44  18056s] Set min layer with default ( 2 )
[05/28 12:04:44  18056s] Set max layer with default ( 127 )
[05/28 12:04:44  18056s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 12:04:44  18056s] Min route layer (adjusted) = 2
[05/28 12:04:44  18056s] Max route layer (adjusted) = 11
[05/28 12:04:44  18056s] DDP initSite1 nrRow 111 nrJob 111
[05/28 12:04:44  18056s] DDP markSite nrRow 111 nrJob 111
[05/28 12:04:44  18056s]   Spread Effort: high, post-route mode, useDDP on.
[05/28 12:04:44  18056s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=12777.2MB) @(5:00:57 - 5:00:57).
[05/28 12:04:44  18056s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 12:04:44  18056s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 12:04:44  18056s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 12:04:44  18056s] 
[05/28 12:04:44  18056s]   === Spiral for Logical II: (movable: 2168) ===
[05/28 12:04:44  18056s] 
[05/28 12:04:44  18056s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/28 12:04:44  18057s] 
[05/28 12:04:44  18057s]   === Spiral for Physical II: (movable: 362) ===
[05/28 12:04:44  18057s] 
[05/28 12:04:44  18057s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/28 12:04:44  18057s] 
[05/28 12:04:44  18057s]  Info: 0 filler has been deleted!
[05/28 12:04:44  18057s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/28 12:04:44  18057s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/28 12:04:44  18057s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 12:04:44  18057s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=12745.2MB) @(5:00:57 - 5:00:57).
[05/28 12:04:44  18057s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 12:04:44  18057s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 12745.2MB
[05/28 12:04:44  18057s] Statistics of distance of Instance movement in refine placement:
[05/28 12:04:44  18057s]   maximum (X+Y) =         0.00 um
[05/28 12:04:44  18057s]   mean    (X+Y) =         0.00 um
[05/28 12:04:44  18057s] Summary Report:
[05/28 12:04:44  18057s] Instances move: 0 (out of 2168 movable)
[05/28 12:04:44  18057s] Instances flipped: 0
[05/28 12:04:44  18057s] Mean displacement: 0.00 um
[05/28 12:04:44  18057s] Max displacement: 0.00 um 
[05/28 12:04:44  18057s] Physical-only instances move: 0 (out of 362 movable physical-only)
[05/28 12:04:44  18057s] Total instances moved : 0
[05/28 12:04:44  18057s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.380, REAL:0.370, MEM:12745.2M, EPOCH TIME: 1748448284.392416
[05/28 12:04:44  18057s] Total net bbox length = 6.253e+03 (3.127e+03 3.126e+03) (ext = 1.195e+02)
[05/28 12:04:44  18057s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 12745.2MB
[05/28 12:04:44  18057s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=12745.2MB) @(5:00:57 - 5:00:57).
[05/28 12:04:44  18057s] *** Finished refinePlace (5:00:57 mem=12745.2M) ***
[05/28 12:04:44  18057s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.75591.4
[05/28 12:04:44  18057s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.410, REAL:0.388, MEM:12745.2M, EPOCH TIME: 1748448284.394457
[05/28 12:04:44  18057s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:12745.2M, EPOCH TIME: 1748448284.394596
[05/28 12:04:44  18057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2530).
[05/28 12:04:44  18057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:44  18057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:44  18057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:44  18057s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.030, REAL:0.034, MEM:12687.2M, EPOCH TIME: 1748448284.428417
[05/28 12:04:44  18057s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.720, REAL:0.707, MEM:12687.2M, EPOCH TIME: 1748448284.428525
[05/28 12:04:44  18057s] OPERPROF: Starting SiteArray-Init at level 1, MEM:12687.2M, EPOCH TIME: 1748448284.447202
[05/28 12:04:44  18057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:44  18057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:44  18057s] 
[05/28 12:04:44  18057s] 
[05/28 12:04:44  18057s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:04:44  18057s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.230, REAL:0.236, MEM:12687.2M, EPOCH TIME: 1748448284.682990
[05/28 12:04:44  18057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:44  18057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:44  18057s] ** INFO: Initializing Glitch Interface
[05/28 12:04:44  18057s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.529  | 49.548  | 49.529  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     96 (96)      |    -68     |     97 (97)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 22.500%
       (44.282% with Fillers)
------------------------------------------------------------------

[05/28 12:04:44  18057s] **optDesign ... cpu = 0:05:18, real = 0:05:51, mem = 12039.8M, totSessionCpu=5:00:58 **
[05/28 12:04:44  18057s] Begin: Collecting metrics
[05/28 12:04:45  18058s] 
 -------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary   |    49.529 | 49.529 |   0 |       14.36 | 0:00:26  |        7789 |    0 |   0 |
| hold_fixing       |           | 49.529 |   0 |       44.28 | 0:05:06  |       12719 |      |     |
| pre_route_summary |    49.529 | 49.529 |   0 |       22.50 | 0:00:01  |       12702 |    0 |   0 |
 -------------------------------------------------------------------------------------------------- 
[05/28 12:04:45  18058s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=12041.4M, current mem=12039.8M)

[05/28 12:04:45  18058s] End: Collecting metrics
[05/28 12:04:45  18058s] **INFO: flowCheckPoint #11 GlobalDetailRoute
[05/28 12:04:45  18058s] ** INFO Cleaning up Glitch Interface
[05/28 12:04:45  18058s] **Info: (IMPSP-2055): Transparent Filler Flow is ON !
[05/28 12:04:45  18058s] 
[05/28 12:04:45  18058s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:12702.3M, EPOCH TIME: 1748448285.342636
[05/28 12:04:45  18058s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:12702.3M, EPOCH TIME: 1748448285.343250
[05/28 12:04:45  18058s] OPERPROF:     Starting DPlace-Init at level 3, MEM:12702.3M, EPOCH TIME: 1748448285.343405
[05/28 12:04:45  18058s] Processing tracks to init pin-track alignment.
[05/28 12:04:45  18058s] z: 1, totalTracks: 1
[05/28 12:04:45  18058s] z: 3, totalTracks: 1
[05/28 12:04:45  18058s] z: 5, totalTracks: 1
[05/28 12:04:45  18058s] z: 7, totalTracks: 1
[05/28 12:04:45  18058s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 12:04:45  18058s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 12:04:45  18058s] Initializing Route Infrastructure for color support ...
[05/28 12:04:45  18058s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:12702.3M, EPOCH TIME: 1748448285.343790
[05/28 12:04:45  18058s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.004, MEM:12702.3M, EPOCH TIME: 1748448285.348269
[05/28 12:04:45  18058s] Route Infrastructure Initialized for color support successfully.
[05/28 12:04:45  18058s] Cell TOP LLGs are deleted
[05/28 12:04:45  18058s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:45  18058s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:45  18058s] # Building TOP llgBox search-tree.
[05/28 12:04:45  18058s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 12:04:45  18058s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:12702.3M, EPOCH TIME: 1748448285.358466
[05/28 12:04:45  18058s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:45  18058s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:04:45  18058s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:12702.3M, EPOCH TIME: 1748448285.359026
[05/28 12:04:45  18058s] Max number of tech site patterns supported in site array is 256.
[05/28 12:04:45  18058s] Core basic site is GF22_DST
[05/28 12:04:45  18058s] Processing tracks to init pin-track alignment.
[05/28 12:04:45  18058s] z: 1, totalTracks: 1
[05/28 12:04:45  18058s] z: 3, totalTracks: 1
[05/28 12:04:45  18058s] z: 5, totalTracks: 1
[05/28 12:04:45  18058s] z: 7, totalTracks: 1
[05/28 12:04:45  18058s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 12:04:45  18058s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 12:04:45  18058s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 12:04:45  18058s] SiteArray: use 430,080 bytes
[05/28 12:04:45  18058s] SiteArray: current memory after site array memory allocation 12702.3M
[05/28 12:04:45  18058s] SiteArray: FP blocked sites are writable
[05/28 12:04:45  18058s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 12:04:45  18058s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:12702.3M, EPOCH TIME: 1748448285.539451
[05/28 12:04:45  18058s] Process 28269 wires and vias for routing blockage analysis
[05/28 12:04:45  18058s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.007, MEM:12702.3M, EPOCH TIME: 1748448285.546086
[05/28 12:04:45  18058s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 12:04:45  18058s] Atter site array init, number of instance map data is 0.
[05/28 12:04:45  18058s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.260, REAL:0.257, MEM:12702.3M, EPOCH TIME: 1748448285.615600
[05/28 12:04:45  18058s] 
[05/28 12:04:45  18058s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 12:04:45  18058s] 
[05/28 12:04:45  18058s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:04:45  18058s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.260, REAL:0.259, MEM:12702.3M, EPOCH TIME: 1748448285.617511
[05/28 12:04:45  18058s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:12702.3M, EPOCH TIME: 1748448285.617629
[05/28 12:04:45  18058s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:12702.3M, EPOCH TIME: 1748448285.617911
[05/28 12:04:45  18058s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=12702.3MB).
[05/28 12:04:45  18058s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.270, REAL:0.275, MEM:12702.3M, EPOCH TIME: 1748448285.618884
[05/28 12:04:45  18058s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.270, REAL:0.276, MEM:12702.3M, EPOCH TIME: 1748448285.618948
[05/28 12:04:45  18058s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:12702.3M, EPOCH TIME: 1748448285.619011
[05/28 12:04:45  18058s]   Signal wire search tree: 28002 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 12:04:45  18058s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.010, REAL:0.007, MEM:12702.3M, EPOCH TIME: 1748448285.626474
[05/28 12:04:49  18062s] 
[05/28 12:04:49  18062s] Running CheckPlace using 1 thread in normal mode...
[05/28 12:04:49  18062s] 
[05/28 12:04:49  18062s] ...checkPlace normal is done!
[05/28 12:06:44  18169s] 
[05/28 12:06:44  18169s] Total 1387 restored filler insts, overlapped: 604, violated: 0,  604 are deleted!
[05/28 12:06:44  18169s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:14655.3M, EPOCH TIME: 1748448404.872389
[05/28 12:06:44  18169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3313).
[05/28 12:06:44  18169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:06:44  18169s] Cell TOP LLGs are deleted
[05/28 12:06:44  18169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:06:44  18169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:06:44  18169s] # Resetting pin-track-align track data.
[05/28 12:06:44  18169s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.050, REAL:0.055, MEM:14654.9M, EPOCH TIME: 1748448404.927208
[05/28 12:06:44  18169s] 
[05/28 12:06:44  18169s] TransFiller Info: Number of restored fillers: 1387
[05/28 12:06:44  18169s]                   Number of being kept:       783
[05/28 12:06:44  18169s]                   Keeping Rate:               56.453%
[05/28 12:06:44  18169s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:14654.9M, EPOCH TIME: 1748448404.927893
[05/28 12:06:44  18169s] OPERPROF:     Starting DPlace-Init at level 3, MEM:14654.9M, EPOCH TIME: 1748448404.928041
[05/28 12:06:44  18169s] Processing tracks to init pin-track alignment.
[05/28 12:06:44  18169s] z: 1, totalTracks: 1
[05/28 12:06:44  18169s] z: 3, totalTracks: 1
[05/28 12:06:44  18169s] z: 5, totalTracks: 1
[05/28 12:06:44  18169s] z: 7, totalTracks: 1
[05/28 12:06:44  18169s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 12:06:44  18169s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 12:06:44  18169s] Initializing Route Infrastructure for color support ...
[05/28 12:06:44  18169s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:14654.9M, EPOCH TIME: 1748448404.928602
[05/28 12:06:44  18169s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.009, MEM:14654.9M, EPOCH TIME: 1748448404.938030
[05/28 12:06:44  18169s] Route Infrastructure Initialized for color support successfully.
[05/28 12:06:44  18169s] Cell TOP LLGs are deleted
[05/28 12:06:44  18169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:06:44  18169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:06:44  18169s] # Building TOP llgBox search-tree.
[05/28 12:06:44  18169s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 12:06:44  18169s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:14654.9M, EPOCH TIME: 1748448404.948259
[05/28 12:06:44  18169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:06:44  18169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:06:44  18169s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:14654.9M, EPOCH TIME: 1748448404.949098
[05/28 12:06:44  18169s] Max number of tech site patterns supported in site array is 256.
[05/28 12:06:44  18169s] Core basic site is GF22_DST
[05/28 12:06:45  18170s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 12:06:45  18170s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 12:06:45  18170s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 12:06:45  18170s] SiteArray: use 430,080 bytes
[05/28 12:06:45  18170s] SiteArray: current memory after site array memory allocation 14655.3M
[05/28 12:06:45  18170s] SiteArray: FP blocked sites are writable
[05/28 12:06:45  18170s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 12:06:45  18170s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:14655.3M, EPOCH TIME: 1748448405.139886
[05/28 12:06:45  18170s] Process 28269 wires and vias for routing blockage analysis
[05/28 12:06:45  18170s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.007, MEM:14655.3M, EPOCH TIME: 1748448405.146786
[05/28 12:06:45  18170s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 12:06:45  18170s] Atter site array init, number of instance map data is 0.
[05/28 12:06:45  18170s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.260, REAL:0.268, MEM:14655.3M, EPOCH TIME: 1748448405.217486
[05/28 12:06:45  18170s] 
[05/28 12:06:45  18170s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 12:06:45  18170s] 
[05/28 12:06:45  18170s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:06:45  18170s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.270, REAL:0.271, MEM:14655.3M, EPOCH TIME: 1748448405.219499
[05/28 12:06:45  18170s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:14655.3M, EPOCH TIME: 1748448405.219607
[05/28 12:06:45  18170s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:14655.3M, EPOCH TIME: 1748448405.219997
[05/28 12:06:45  18170s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=14655.3MB).
[05/28 12:06:45  18170s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.290, REAL:0.293, MEM:14655.3M, EPOCH TIME: 1748448405.220875
[05/28 12:06:45  18170s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.290, REAL:0.293, MEM:14655.3M, EPOCH TIME: 1748448405.220941
[05/28 12:06:45  18170s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:14655.3M, EPOCH TIME: 1748448405.221004
[05/28 12:06:45  18170s]   Signal wire search tree: 28002 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 12:06:45  18170s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.010, REAL:0.008, MEM:14655.3M, EPOCH TIME: 1748448405.228629
[05/28 12:06:48  18173s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:14718.3M, EPOCH TIME: 1748448408.967271
[05/28 12:06:48  18173s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:14718.3M, EPOCH TIME: 1748448408.967585
[05/28 12:06:48  18173s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:14718.3M, EPOCH TIME: 1748448408.969505
[05/28 12:06:48  18173s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:14718.3M, EPOCH TIME: 1748448408.969749
[05/28 12:06:48  18173s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:14718.3M, EPOCH TIME: 1748448408.969823
[05/28 12:06:48  18173s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:14718.3M, EPOCH TIME: 1748448408.969941
[05/28 12:06:48  18173s] AddFiller init all instances time CPU:0.000, REAL:0.000
[05/28 12:06:49  18173s] AddFiller main function time CPU:0.024, REAL:0.041
[05/28 12:06:49  18173s] Filler instance commit time CPU:0.000, REAL:0.000
[05/28 12:06:49  18173s] *INFO: Adding fillers to top-module.
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 2 filler insts (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 2 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 9 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 19 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
[05/28 12:06:49  18173s] *INFO:   Added 54 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
[05/28 12:06:49  18173s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.060, REAL:0.042, MEM:14702.3M, EPOCH TIME: 1748448409.011610
[05/28 12:06:49  18173s] *INFO: Total 94 filler insts added - prefix FILLER (CPU: 0:01:56).
[05/28 12:06:49  18173s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.060, REAL:0.042, MEM:14702.3M, EPOCH TIME: 1748448409.011776
[05/28 12:06:49  18173s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:14702.3M, EPOCH TIME: 1748448409.011862
[05/28 12:06:49  18173s] For 94 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:14702.3M, EPOCH TIME: 1748448409.012239
[05/28 12:06:49  18173s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.070, REAL:0.045, MEM:14702.3M, EPOCH TIME: 1748448409.012328
[05/28 12:06:49  18173s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.070, REAL:0.045, MEM:14702.3M, EPOCH TIME: 1748448409.012401
[05/28 12:06:49  18173s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/28 12:06:49  18173s] *INFO: Second pass addFiller without DRC checking.
[05/28 12:06:49  18173s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:14702.3M, EPOCH TIME: 1748448409.012501
[05/28 12:06:49  18173s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:14702.3M, EPOCH TIME: 1748448409.012606
[05/28 12:06:49  18173s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:14702.3M, EPOCH TIME: 1748448409.012701
[05/28 12:06:49  18173s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:14702.3M, EPOCH TIME: 1748448409.012836
[05/28 12:06:49  18173s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:14702.3M, EPOCH TIME: 1748448409.012912
[05/28 12:06:49  18173s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:14702.3M, EPOCH TIME: 1748448409.013001
[05/28 12:06:49  18173s] AddFiller init all instances time CPU:0.000, REAL:0.000
[05/28 12:06:49  18173s] AddFiller main function time CPU:0.012, REAL:0.018
[05/28 12:06:49  18173s] Filler instance commit time CPU:0.000, REAL:0.000
[05/28 12:06:49  18173s] *INFO: Adding fillers to top-module.
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
[05/28 12:06:49  18173s] *INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
[05/28 12:06:49  18173s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.030, REAL:0.019, MEM:14702.3M, EPOCH TIME: 1748448409.032294
[05/28 12:06:49  18173s] *INFO: Total 6 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[05/28 12:06:49  18173s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.030, REAL:0.020, MEM:14702.3M, EPOCH TIME: 1748448409.032469
[05/28 12:06:49  18173s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:14702.3M, EPOCH TIME: 1748448409.032592
[05/28 12:06:49  18173s] For 6 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:14702.3M, EPOCH TIME: 1748448409.032795
[05/28 12:06:49  18173s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.030, REAL:0.020, MEM:14702.3M, EPOCH TIME: 1748448409.032883
[05/28 12:06:49  18173s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.030, REAL:0.020, MEM:14702.3M, EPOCH TIME: 1748448409.032955
[05/28 12:06:49  18173s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:14702.3M, EPOCH TIME: 1748448409.033141
[05/28 12:06:49  18173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3413).
[05/28 12:06:49  18173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:06:49  18173s] Cell TOP LLGs are deleted
[05/28 12:06:49  18173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:06:49  18173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:06:49  18173s] # Resetting pin-track-align track data.
[05/28 12:06:49  18173s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.033, MEM:14701.9M, EPOCH TIME: 1748448409.066287
[05/28 12:06:49  18173s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:115.600, REAL:123.724, MEM:14701.9M, EPOCH TIME: 1748448409.066419
[05/28 12:06:49  18173s] -route_with_eco false                     # bool, default=false
[05/28 12:06:49  18173s] -route_selected_net_only false            # bool, default=false
[05/28 12:06:49  18173s] -route_with_timing_driven true            # bool, default=false, user setting
[05/28 12:06:49  18173s] -route_with_si_driven true                # bool, default=false, user setting
[05/28 12:06:49  18173s] Existing Dirty Nets : 1474
[05/28 12:06:49  18173s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/28 12:06:49  18173s] Reset Dirty Nets : 1474
[05/28 12:06:49  18173s] *** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 5:02:53.8/18:23:55.9 (0.3), mem = 14701.9M
[05/28 12:06:49  18173s] 
[05/28 12:06:49  18173s] globalDetailRoute
[05/28 12:06:49  18173s] 
[05/28 12:06:49  18173s] #Start globalDetailRoute on Wed May 28 12:06:49 2025
[05/28 12:06:49  18173s] #
[05/28 12:06:49  18173s] ### Time Record (globalDetailRoute) is installed.
[05/28 12:06:49  18173s] ### Time Record (Pre Callback) is installed.
[05/28 12:06:49  18173s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_32nVqL.rcdb.d/TOP.rcdb.d': 3400 access done (mem: 14717.922M)
[05/28 12:06:49  18173s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 12:06:49  18173s] ### Time Record (Pre Callback) is uninstalled.
[05/28 12:06:49  18173s] ### Time Record (DB Import) is installed.
[05/28 12:06:49  18173s] ### Time Record (Timing Data Generation) is installed.
[05/28 12:06:49  18173s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1058_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1058_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1057_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1057_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1056_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1056_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1055_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1055_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1054_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1054_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1053_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1053_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1052_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1052_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1051_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1051_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1050_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1050_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1049_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1049_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:06:49  18173s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 12:06:49  18173s] #To increase the message display limit, refer to the product command reference manual.
[05/28 12:06:49  18173s] ### Net info: total nets: 2192
[05/28 12:06:49  18173s] ### Net info: dirty nets: 0
[05/28 12:06:49  18173s] ### Net info: marked as disconnected nets: 0
[05/28 12:06:49  18173s] ### Net info: fully routed nets: 1385
[05/28 12:06:49  18173s] ### Net info: trivial (< 2 pins) nets: 3
[05/28 12:06:49  18173s] ### Net info: unrouted nets: 804
[05/28 12:06:49  18173s] ### Net info: re-extraction nets: 0
[05/28 12:06:49  18173s] ### Net info: ignored nets: 0
[05/28 12:06:49  18173s] ### Net info: skip routing nets: 0
[05/28 12:06:49  18173s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:49  18173s] ### import design signature (1218): route=1261353544 fixed_route=735683048 flt_obj=0 vio=830127062 swire=1905142130 shield_wire=1 net_attr=1577860470 dirty_area=0 del_dirty_area=0 cell=143782212 placement=1262553107 pin_access=1973829662 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=735683048 sns=735683048
[05/28 12:06:49  18173s] ### Time Record (DB Import) is uninstalled.
[05/28 12:06:49  18173s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 12:06:49  18173s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:49  18173s] #Skip comparing routing design signature in db-snapshot flow
[05/28 12:06:49  18173s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:49  18173s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:49  18173s] ### Time Record (Data Preparation) is installed.
[05/28 12:06:49  18173s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:49  18173s] ### Time Record (Data Preparation) is uninstalled.
[05/28 12:06:49  18173s] #Start connecting MustJoinAllPort pins ...
[05/28 12:06:49  18173s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:49  18173s] ### Time Record (Data Preparation) is installed.
[05/28 12:06:49  18173s] #Start routing data preparation on Wed May 28 12:06:49 2025
[05/28 12:06:49  18173s] #
[05/28 12:06:49  18173s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:49  18173s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:49  18174s] ### Time Record (Cell Pin Access) is installed.
[05/28 12:06:49  18174s] #Initial pin access analysis.
[05/28 12:06:49  18174s] #Detail pin access analysis.
[05/28 12:06:50  18175s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 12:06:50  18175s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 12:06:50  18175s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 12:06:50  18175s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:06:50  18175s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:06:50  18175s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:06:50  18175s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:06:50  18175s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:06:50  18175s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 12:06:50  18175s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 12:06:50  18175s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 12:06:50  18175s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 12:06:50  18175s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 12:06:50  18175s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 12:06:50  18175s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 12:06:50  18175s] #pin_access_rlayer=3(C1)
[05/28 12:06:50  18175s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 12:06:50  18175s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 12:06:50  18175s] #enable_dpt_layer_shield=F
[05/28 12:06:50  18175s] #has_line_end_grid=F
[05/28 12:06:50  18175s] #Processed 1743/0 dirty instances, 2353/183 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1139 insts marked dirty, reset pre-exisiting dirty flag on 1039 insts, 0 nets marked need extraction)
[05/28 12:06:50  18175s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14075.82 (MB), peak = 14109.10 (MB)
[05/28 12:06:51  18175s] #Regenerating Ggrids automatically.
[05/28 12:06:51  18175s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 12:06:51  18175s] #Using automatically generated G-grids.
[05/28 12:06:52  18177s] #Done routing data preparation.
[05/28 12:06:52  18177s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 14100.01 (MB), peak = 14109.10 (MB)
[05/28 12:06:52  18177s] ### Time Record (Data Preparation) is uninstalled.
[05/28 12:06:52  18177s] ### Time Record (Data Preparation) is installed.
[05/28 12:06:52  18177s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:52  18177s] ### Time Record (Data Preparation) is uninstalled.
[05/28 12:06:52  18177s] #Start instance access analysis using 1 thread...
[05/28 12:06:52  18177s] #Set layer M1 to be advanced pin access layer.
[05/28 12:06:52  18177s] ### Time Record (Instance Pin Access) is installed.
[05/28 12:06:52  18177s] #100 out of 3414 (2.93%) instances are not legally placed.
[05/28 12:06:52  18177s] #749 out of 3414(21.94%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 12:06:52  18177s] #171 instance pins are hard to access
[05/28 12:06:52  18177s] #Instance access analysis statistics:
[05/28 12:06:52  18177s] #Cpu time = 00:00:00
[05/28 12:06:52  18177s] #Elapsed time = 00:00:00
[05/28 12:06:52  18177s] #Increased memory = 1.15 (MB)
[05/28 12:06:52  18177s] #Total memory = 14101.17 (MB)
[05/28 12:06:52  18177s] #Peak memory = 14305.07 (MB)
[05/28 12:06:52  18177s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 12:06:52  18177s] #start initial via pillar insertion iteration ...
[05/28 12:06:52  18177s] #WARNING (NRDB-2321) The must join all ports pin FE_PHC671_sh_sync_inst_interval_sum_6/X doesn't have enough resource.
[05/28 12:06:52  18177s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14120.13 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] #start 1st via pillar insertion iteration ...
[05/28 12:06:52  18177s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:52  18177s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:52  18177s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14120.13 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #    Via Pillar Insert Failed Statistics
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/28 12:06:52  18177s] #| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
[05/28 12:06:52  18177s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/28 12:06:52  18177s] #|  No Resource on Pin Access Layer |       1 |            | 
[05/28 12:06:52  18177s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/28 12:06:52  18177s] ###  
[05/28 12:06:52  18177s] ### +-------- Unconnected Pin ------ Instance -------------------
[05/28 12:06:52  18177s] ###           X           FE_PHC671_sh_sync_inst_interval_sum_6 
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      1 =     0%
[05/28 12:06:52  18177s] ### +------------------------------------------------------------------------
[05/28 12:06:52  18177s] ### Time Record (Global Routing) is installed.
[05/28 12:06:52  18177s] ### Time Record (Global Routing) is uninstalled.
[05/28 12:06:52  18177s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[05/28 12:06:52  18177s] #Total number of routable nets = 2189.
[05/28 12:06:52  18177s] #Total number of nets in the design = 2192.
[05/28 12:06:52  18177s] #1474 routable nets do not have any wires.
[05/28 12:06:52  18177s] #715 routable nets have routed wires.
[05/28 12:06:52  18177s] #1474 nets will be global routed.
[05/28 12:06:52  18177s] ### Time Record (Data Preparation) is installed.
[05/28 12:06:52  18177s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:52  18177s] #Start routing data preparation on Wed May 28 12:06:52 2025
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:52  18177s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:52  18177s] ### Time Record (Cell Pin Access) is installed.
[05/28 12:06:52  18177s] #Initial pin access analysis.
[05/28 12:06:52  18177s] #Detail pin access analysis.
[05/28 12:06:52  18177s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 12:06:52  18177s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 12:06:52  18177s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 12:06:52  18177s] #pin_access_rlayer=3(C1)
[05/28 12:06:52  18177s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 12:06:52  18177s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 12:06:52  18177s] #enable_dpt_layer_shield=F
[05/28 12:06:52  18177s] #has_line_end_grid=F
[05/28 12:06:52  18177s] #Regenerating Ggrids automatically.
[05/28 12:06:52  18177s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 12:06:52  18177s] #Using automatically generated G-grids.
[05/28 12:06:52  18177s] #Done routing data preparation.
[05/28 12:06:52  18177s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14102.42 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:52  18177s] #Found 0 nets for post-route si or timing fixing.
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #Finished routing data preparation on Wed May 28 12:06:52 2025
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #Cpu time = 00:00:00
[05/28 12:06:52  18177s] #Elapsed time = 00:00:00
[05/28 12:06:52  18177s] #Increased memory = -18.00 (MB)
[05/28 12:06:52  18177s] #Total memory = 14102.42 (MB)
[05/28 12:06:52  18177s] #Peak memory = 14305.07 (MB)
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] ### Time Record (Data Preparation) is uninstalled.
[05/28 12:06:52  18177s] ### Time Record (Global Routing) is installed.
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #Start global routing on Wed May 28 12:06:52 2025
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #Start global routing initialization on Wed May 28 12:06:52 2025
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #Number of eco nets is 670
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #Start global routing data preparation on Wed May 28 12:06:52 2025
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] ### build_merged_routing_blockage_rect_list starts on Wed May 28 12:06:52 2025 with memory = 14102.42 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] #Start routing resource analysis on Wed May 28 12:06:52 2025
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] ### init_is_bin_blocked starts on Wed May 28 12:06:52 2025 with memory = 14102.42 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### adjust_flow_cap starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### set_via_blocked starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### copy_flow starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] #Routing resource analysis is done on Wed May 28 12:06:52 2025
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] ### report_flow_cap starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] #  Resource Analysis:
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 12:06:52  18177s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 12:06:52  18177s] #  --------------------------------------------------------------
[05/28 12:06:52  18177s] #  M1             V          18         567        2500    95.92%
[05/28 12:06:52  18177s] #  M2             H         486         363        2500    12.56%
[05/28 12:06:52  18177s] #  C1             V         622         132        2500     3.64%
[05/28 12:06:52  18177s] #  C2             H         684          70        2500     0.00%
[05/28 12:06:52  18177s] #  C3             V         725          29        2500     0.00%
[05/28 12:06:52  18177s] #  C4             H         753           1        2500     0.00%
[05/28 12:06:52  18177s] #  C5             V         753           1        2500     0.00%
[05/28 12:06:52  18177s] #  JA             H          75           0        2500     0.00%
[05/28 12:06:52  18177s] #  QA             V          28           0        2500    44.00%
[05/28 12:06:52  18177s] #  QB             H          28           0        2500    44.00%
[05/28 12:06:52  18177s] #  LB             V          18           0        2500    64.00%
[05/28 12:06:52  18177s] #  --------------------------------------------------------------
[05/28 12:06:52  18177s] #  Total                   4192      15.48%       27500    24.01%
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### analyze_m2_tracks starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### report_initial_resource starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### mark_pg_pins_accessibility starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### set_net_region starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #Global routing data preparation is done on Wed May 28 12:06:52 2025
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] ### prepare_level starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### init level 1 starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### Level 1 hgrid = 50 X 50
[05/28 12:06:52  18177s] ### prepare_level_flow starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #Global routing initialization is done on Wed May 28 12:06:52 2025
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] #
[05/28 12:06:52  18177s] #start global routing iteration 1...
[05/28 12:06:52  18177s] ### init_flow_edge starts on Wed May 28 12:06:52 2025 with memory = 14102.98 (MB), peak = 14305.07 (MB)
[05/28 12:06:52  18177s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:52  18177s] ### routing at level 1 (topmost level) iter 0
[05/28 12:06:53  18178s] ### measure_qor starts on Wed May 28 12:06:53 2025 with memory = 14110.79 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### measure_congestion starts on Wed May 28 12:06:53 2025 with memory = 14110.79 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14110.79 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] #start global routing iteration 2...
[05/28 12:06:53  18178s] ### routing at level 1 (topmost level) iter 1
[05/28 12:06:53  18178s] ### measure_qor starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### measure_congestion starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] ### route_end starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[05/28 12:06:53  18178s] #Total number of routable nets = 2189.
[05/28 12:06:53  18178s] #Total number of nets in the design = 2192.
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] #2189 routable nets have routed wires.
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] #Routed nets constraints summary:
[05/28 12:06:53  18178s] #-----------------------------
[05/28 12:06:53  18178s] #        Rules   Unconstrained  
[05/28 12:06:53  18178s] #-----------------------------
[05/28 12:06:53  18178s] #      Default            1474  
[05/28 12:06:53  18178s] #-----------------------------
[05/28 12:06:53  18178s] #        Total            1474  
[05/28 12:06:53  18178s] #-----------------------------
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] #Routing constraints summary of the whole design:
[05/28 12:06:53  18178s] #-----------------------------
[05/28 12:06:53  18178s] #        Rules   Unconstrained  
[05/28 12:06:53  18178s] #-----------------------------
[05/28 12:06:53  18178s] #      Default            2189  
[05/28 12:06:53  18178s] #-----------------------------
[05/28 12:06:53  18178s] #        Total            2189  
[05/28 12:06:53  18178s] #-----------------------------
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### cal_base_flow starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### init_flow_edge starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### cal_flow starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### report_overcon starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] #                 OverCon       OverCon       OverCon          
[05/28 12:06:53  18178s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/28 12:06:53  18178s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[05/28 12:06:53  18178s] #  --------------------------------------------------------------------------
[05/28 12:06:53  18178s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.72  
[05/28 12:06:53  18178s] #  M2          242(10.3%)     65(2.76%)      3(0.13%)   (13.2%)     0.42  
[05/28 12:06:53  18178s] #  C1           99(3.98%)      5(0.20%)      0(0.00%)   (4.18%)     0.20  
[05/28 12:06:53  18178s] #  C2            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.12  
[05/28 12:06:53  18178s] #  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.05  
[05/28 12:06:53  18178s] #  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 12:06:53  18178s] #  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 12:06:53  18178s] #  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 12:06:53  18178s] #  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 12:06:53  18178s] #  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 12:06:53  18178s] #  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 12:06:53  18178s] #  --------------------------------------------------------------------------
[05/28 12:06:53  18178s] #     Total    341(1.60%)     70(0.33%)      3(0.01%)   (1.94%)
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[05/28 12:06:53  18178s] #  Overflow after GR: 1.45% H + 0.49% V
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### cal_base_flow starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### init_flow_edge starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### cal_flow starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### generate_cong_map_content starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### update starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] #Complete Global Routing.
[05/28 12:06:53  18178s] #Total wire length = 8197 um.
[05/28 12:06:53  18178s] #Total half perimeter of net bounding box = 7080 um.
[05/28 12:06:53  18178s] #Total wire length on LAYER M1 = 89 um.
[05/28 12:06:53  18178s] #Total wire length on LAYER M2 = 1746 um.
[05/28 12:06:53  18178s] #Total wire length on LAYER C1 = 2296 um.
[05/28 12:06:53  18178s] #Total wire length on LAYER C2 = 2567 um.
[05/28 12:06:53  18178s] #Total wire length on LAYER C3 = 1457 um.
[05/28 12:06:53  18178s] #Total wire length on LAYER C4 = 40 um.
[05/28 12:06:53  18178s] #Total wire length on LAYER C5 = 1 um.
[05/28 12:06:53  18178s] #Total wire length on LAYER JA = 0 um.
[05/28 12:06:53  18178s] #Total wire length on LAYER QA = 0 um.
[05/28 12:06:53  18178s] #Total wire length on LAYER QB = 0 um.
[05/28 12:06:53  18178s] #Total wire length on LAYER LB = 0 um.
[05/28 12:06:53  18178s] #Total number of vias = 13313
[05/28 12:06:53  18178s] #Total number of multi-cut vias = 6079 ( 45.7%)
[05/28 12:06:53  18178s] #Total number of single cut vias = 7234 ( 54.3%)
[05/28 12:06:53  18178s] #Up-Via Summary (total 13313):
[05/28 12:06:53  18178s] #                   single-cut          multi-cut      Total
[05/28 12:06:53  18178s] #-----------------------------------------------------------
[05/28 12:06:53  18178s] # M1              2346 ( 82.2%)       507 ( 17.8%)       2853
[05/28 12:06:53  18178s] # M2              2755 ( 53.1%)      2435 ( 46.9%)       5190
[05/28 12:06:53  18178s] # C1              1544 ( 42.9%)      2058 ( 57.1%)       3602
[05/28 12:06:53  18178s] # C2               556 ( 34.1%)      1074 ( 65.9%)       1630
[05/28 12:06:53  18178s] # C3                31 ( 86.1%)         5 ( 13.9%)         36
[05/28 12:06:53  18178s] # C4                 2 (100.0%)         0 (  0.0%)          2
[05/28 12:06:53  18178s] #-----------------------------------------------------------
[05/28 12:06:53  18178s] #                 7234 ( 54.3%)      6079 ( 45.7%)      13313 
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] ### update cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### report_overcon starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### report_overcon starts on Wed May 28 12:06:53 2025 with memory = 14110.80 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:53  18178s] #Max overcon = 5 tracks.
[05/28 12:06:53  18178s] #Total overcon = 1.94%.
[05/28 12:06:53  18178s] #Worst layer Gcell overcon rate = 0.00%.
[05/28 12:06:53  18178s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### route_end cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### global_route design signature (1225): route=330689557 net_attr=662664612
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] #Global routing statistics:
[05/28 12:06:53  18178s] #Cpu time = 00:00:01
[05/28 12:06:53  18178s] #Elapsed time = 00:00:01
[05/28 12:06:53  18178s] #Increased memory = 8.38 (MB)
[05/28 12:06:53  18178s] #Total memory = 14110.80 (MB)
[05/28 12:06:53  18178s] #Peak memory = 14305.07 (MB)
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] #Finished global routing on Wed May 28 12:06:53 2025
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] #
[05/28 12:06:53  18178s] ### Time Record (Global Routing) is uninstalled.
[05/28 12:06:53  18178s] ### Time Record (Data Preparation) is installed.
[05/28 12:06:53  18178s] ### Time Record (Data Preparation) is uninstalled.
[05/28 12:06:53  18178s] ### track-assign external-init starts on Wed May 28 12:06:53 2025 with memory = 14110.74 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### Time Record (Track Assignment) is installed.
[05/28 12:06:53  18178s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:53  18178s] ### Time Record (Data Preparation) is installed.
[05/28 12:06:53  18178s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:53  18178s] ### Time Record (Data Preparation) is uninstalled.
[05/28 12:06:53  18178s] ### Time Record (Track Assignment) is uninstalled.
[05/28 12:06:53  18178s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14110.74 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### track-assign engine-init starts on Wed May 28 12:06:53 2025 with memory = 14110.74 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] ### Time Record (Track Assignment) is installed.
[05/28 12:06:53  18178s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:06:53  18178s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:53  18178s] ### track-assign core-engine starts on Wed May 28 12:06:53 2025 with memory = 14110.74 (MB), peak = 14305.07 (MB)
[05/28 12:06:53  18178s] #Start Track Assignment.
[05/28 12:06:53  18178s] #Done with 842 horizontal wires in 2 hboxes and 627 vertical wires in 2 hboxes.
[05/28 12:06:54  18178s] #Done with 153 horizontal wires in 2 hboxes and 127 vertical wires in 2 hboxes.
[05/28 12:06:54  18178s] #Complete Track Assignment.
[05/28 12:06:54  18178s] #Total wire length = 8064 um.
[05/28 12:06:54  18178s] #Total half perimeter of net bounding box = 7080 um.
[05/28 12:06:54  18178s] #Total wire length on LAYER M1 = 89 um.
[05/28 12:06:54  18178s] #Total wire length on LAYER M2 = 1725 um.
[05/28 12:06:54  18178s] #Total wire length on LAYER C1 = 2252 um.
[05/28 12:06:54  18178s] #Total wire length on LAYER C2 = 2528 um.
[05/28 12:06:54  18178s] #Total wire length on LAYER C3 = 1429 um.
[05/28 12:06:54  18178s] #Total wire length on LAYER C4 = 40 um.
[05/28 12:06:54  18178s] #Total wire length on LAYER C5 = 1 um.
[05/28 12:06:54  18178s] #Total wire length on LAYER JA = 0 um.
[05/28 12:06:54  18178s] #Total wire length on LAYER QA = 0 um.
[05/28 12:06:54  18178s] #Total wire length on LAYER QB = 0 um.
[05/28 12:06:54  18178s] #Total wire length on LAYER LB = 0 um.
[05/28 12:06:54  18178s] #Total number of vias = 13313
[05/28 12:06:54  18178s] #Total number of multi-cut vias = 6079 ( 45.7%)
[05/28 12:06:54  18178s] #Total number of single cut vias = 7234 ( 54.3%)
[05/28 12:06:54  18178s] #Up-Via Summary (total 13313):
[05/28 12:06:54  18178s] #                   single-cut          multi-cut      Total
[05/28 12:06:54  18178s] #-----------------------------------------------------------
[05/28 12:06:54  18178s] # M1              2346 ( 82.2%)       507 ( 17.8%)       2853
[05/28 12:06:54  18178s] # M2              2755 ( 53.1%)      2435 ( 46.9%)       5190
[05/28 12:06:54  18178s] # C1              1544 ( 42.9%)      2058 ( 57.1%)       3602
[05/28 12:06:54  18178s] # C2               556 ( 34.1%)      1074 ( 65.9%)       1630
[05/28 12:06:54  18178s] # C3                31 ( 86.1%)         5 ( 13.9%)         36
[05/28 12:06:54  18178s] # C4                 2 (100.0%)         0 (  0.0%)          2
[05/28 12:06:54  18178s] #-----------------------------------------------------------
[05/28 12:06:54  18178s] #                 7234 ( 54.3%)      6079 ( 45.7%)      13313 
[05/28 12:06:54  18178s] #
[05/28 12:06:54  18178s] ### track_assign design signature (1228): route=1334980729
[05/28 12:06:54  18178s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:13.8 GB, peak:14.0 GB
[05/28 12:06:54  18178s] ### Time Record (Track Assignment) is uninstalled.
[05/28 12:06:54  18178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14116.31 (MB), peak = 14305.07 (MB)
[05/28 12:06:54  18178s] #
[05/28 12:06:54  18178s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 12:06:54  18178s] #Cpu time = 00:00:05
[05/28 12:06:54  18178s] #Elapsed time = 00:00:05
[05/28 12:06:54  18178s] #Increased memory = 44.55 (MB)
[05/28 12:06:54  18178s] #Total memory = 14116.31 (MB)
[05/28 12:06:54  18178s] #Peak memory = 14305.07 (MB)
[05/28 12:06:54  18178s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/28 12:06:54  18178s] #To increase the message display limit, refer to the product command reference manual.
[05/28 12:06:54  18178s] ### Time Record (Detail Routing) is installed.
[05/28 12:06:54  18178s] ### Time Record (Data Preparation) is installed.
[05/28 12:06:54  18178s] ### Time Record (Data Preparation) is uninstalled.
[05/28 12:06:54  18178s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 12:06:54  18178s] #
[05/28 12:06:54  18178s] #Start Detail Routing..
[05/28 12:06:54  18178s] #start initial detail routing ...
[05/28 12:06:54  18178s] ### Design has 0 dirty nets, 2627 dirty-areas)
[05/28 12:07:15  18200s] # ECO: 0.00% of the total area was rechecked for DRC, and 40.62% required routing.
[05/28 12:07:15  18200s] #   number of violations = 2137
[05/28 12:07:15  18200s] #
[05/28 12:07:15  18200s] #  By Layer and Type:
[05/28 12:07:15  18200s] #
[05/28 12:07:15  18200s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 12:07:15  18200s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| Others| Totals|
[05/28 12:07:15  18200s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 12:07:15  18200s] #  M1     |    104|     16|   259|   214|     35|     94|    130|    852|
[05/28 12:07:15  18200s] #  M2     |    156|     65|   494|   235|    114|     31|     96|   1191|
[05/28 12:07:15  18200s] #  C1     |     29|     37|    20|     0|      0|      0|      5|     91|
[05/28 12:07:15  18200s] #  C2     |      0|      0|     1|     0|      0|      0|      1|      2|
[05/28 12:07:15  18200s] #  C3     |      0|      0|     0|     0|      0|      0|      1|      1|
[05/28 12:07:15  18200s] #  Totals |    289|    118|   774|   449|    149|    125|    233|   2137|
[05/28 12:07:15  18200s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 12:07:15  18200s] #
[05/28 12:07:15  18200s] #1 out of 3413 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.1%.
[05/28 12:07:15  18200s] #0.00% of the total area is being checked for drcs
[05/28 12:07:15  18200s] #0.0% of the total area was checked
[05/28 12:07:15  18200s] ### Gcell dirty-map stats: routing = 40.36%, dirty-area = 20.56%
[05/28 12:07:15  18200s] #   number of violations = 2138
[05/28 12:07:15  18200s] #
[05/28 12:07:15  18200s] #  By Layer and Type:
[05/28 12:07:15  18200s] #
[05/28 12:07:15  18200s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 12:07:15  18200s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| Others| Totals|
[05/28 12:07:15  18200s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 12:07:15  18200s] #  M1     |    104|     16|   259|   214|     35|     94|    130|    852|
[05/28 12:07:15  18200s] #  M2     |    156|     65|   494|   235|    114|     31|     97|   1192|
[05/28 12:07:15  18200s] #  C1     |     29|     37|    20|     0|      0|      0|      5|     91|
[05/28 12:07:15  18200s] #  C2     |      0|      0|     1|     0|      0|      0|      1|      2|
[05/28 12:07:15  18200s] #  C3     |      0|      0|     0|     0|      0|      0|      1|      1|
[05/28 12:07:15  18200s] #  Totals |    289|    118|   774|   449|    149|    125|    234|   2138|
[05/28 12:07:15  18200s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 12:07:15  18200s] #
[05/28 12:07:15  18200s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 14142.14 (MB), peak = 14305.07 (MB)
[05/28 12:07:15  18200s] #start 1st optimization iteration ...
[05/28 12:08:15  18261s] ### Gcell dirty-map stats: routing = 42.92%, dirty-area = 20.56%
[05/28 12:08:15  18261s] #   number of violations = 228
[05/28 12:08:15  18261s] #
[05/28 12:08:15  18261s] #  By Layer and Type:
[05/28 12:08:15  18261s] #
[05/28 12:08:15  18261s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 12:08:15  18261s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:08:15  18261s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 12:08:15  18261s] #  M1     |      1|    16|    23|     15|     27|  14|     15|    111|
[05/28 12:08:15  18261s] #  M2     |     10|     9|    30|     19|      0|  14|     30|    112|
[05/28 12:08:15  18261s] #  C1     |      2|     0|     0|      0|      0|   0|      3|      5|
[05/28 12:08:15  18261s] #  Totals |     13|    25|    53|     34|     27|  28|     48|    228|
[05/28 12:08:15  18261s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 12:08:15  18261s] #
[05/28 12:08:15  18261s] #cpu time = 00:01:00, elapsed time = 00:01:00, memory = 14162.30 (MB), peak = 14391.38 (MB)
[05/28 12:08:15  18261s] #start 2nd optimization iteration ...
[05/28 12:08:33  18278s] ### Gcell dirty-map stats: routing = 42.92%, dirty-area = 20.56%
[05/28 12:08:33  18278s] #   number of violations = 198
[05/28 12:08:33  18278s] #
[05/28 12:08:33  18278s] #  By Layer and Type:
[05/28 12:08:33  18278s] #
[05/28 12:08:33  18278s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:08:33  18278s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:08:33  18278s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:08:33  18278s] #  M1     |    17|      1|    20|     14|     28|  16|     10|    106|
[05/28 12:08:33  18278s] #  M2     |     4|     17|    28|     16|      0|   3|     24|     92|
[05/28 12:08:33  18278s] #  Totals |    21|     18|    48|     30|     28|  19|     34|    198|
[05/28 12:08:33  18278s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:08:33  18278s] #
[05/28 12:08:33  18278s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 14163.26 (MB), peak = 14391.38 (MB)
[05/28 12:08:33  18278s] #start 3rd optimization iteration ...
[05/28 12:08:45  18291s] ### Gcell dirty-map stats: routing = 42.92%, dirty-area = 20.56%
[05/28 12:08:45  18291s] #   number of violations = 145
[05/28 12:08:45  18291s] #
[05/28 12:08:45  18291s] #  By Layer and Type:
[05/28 12:08:45  18291s] #
[05/28 12:08:45  18291s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 12:08:45  18291s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:08:45  18291s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 12:08:45  18291s] #  M1     |      0|    17|    20|     14|     13|   9|      8|     81|
[05/28 12:08:45  18291s] #  M2     |      9|     8|    12|      8|      0|   4|     20|     61|
[05/28 12:08:45  18291s] #  C1     |      0|     0|     0|      0|      0|   0|      3|      3|
[05/28 12:08:45  18291s] #  Totals |      9|    25|    32|     22|     13|  13|     31|    145|
[05/28 12:08:45  18291s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 12:08:45  18291s] #
[05/28 12:08:45  18291s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 14163.86 (MB), peak = 14391.38 (MB)
[05/28 12:08:45  18291s] #start 4th optimization iteration ...
[05/28 12:09:01  18307s] ### Gcell dirty-map stats: routing = 43.00%, dirty-area = 20.56%
[05/28 12:09:01  18307s] #   number of violations = 143
[05/28 12:09:01  18307s] #
[05/28 12:09:01  18307s] #  By Layer and Type:
[05/28 12:09:01  18307s] #
[05/28 12:09:01  18307s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:09:01  18307s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:09:01  18307s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:09:01  18307s] #  M1     |    16|      0|    19|     12|     15|  13|      5|     80|
[05/28 12:09:01  18307s] #  M2     |     6|     11|    19|      6|      0|   3|     13|     58|
[05/28 12:09:01  18307s] #  C1     |     0|      0|     0|      0|      0|   0|      5|      5|
[05/28 12:09:01  18307s] #  Totals |    22|     11|    38|     18|     15|  16|     23|    143|
[05/28 12:09:01  18307s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:09:01  18307s] #
[05/28 12:09:01  18307s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 14163.15 (MB), peak = 14391.38 (MB)
[05/28 12:09:01  18307s] #start 5th optimization iteration ...
[05/28 12:09:23  18329s] ### Gcell dirty-map stats: routing = 43.00%, dirty-area = 20.56%
[05/28 12:09:23  18329s] #   number of violations = 133
[05/28 12:09:23  18329s] #
[05/28 12:09:23  18329s] #  By Layer and Type:
[05/28 12:09:23  18329s] #
[05/28 12:09:23  18329s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:09:23  18329s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:09:23  18329s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:09:23  18329s] #  M1     |    17|      1|    23|     16|     13|   8|      8|     86|
[05/28 12:09:23  18329s] #  M2     |     5|      9|    13|      4|      0|   3|     12|     46|
[05/28 12:09:23  18329s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/28 12:09:23  18329s] #  Totals |    22|     10|    36|     20|     13|  11|     21|    133|
[05/28 12:09:23  18329s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:09:23  18329s] #
[05/28 12:09:24  18329s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 14161.75 (MB), peak = 14391.38 (MB)
[05/28 12:09:24  18329s] #start 6th optimization iteration ...
[05/28 12:09:54  18360s] ### Gcell dirty-map stats: routing = 43.16%, dirty-area = 20.56%
[05/28 12:09:54  18360s] #   number of violations = 113
[05/28 12:09:54  18360s] #
[05/28 12:09:54  18360s] #  By Layer and Type:
[05/28 12:09:54  18360s] #
[05/28 12:09:54  18360s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:09:54  18360s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:09:54  18360s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:09:54  18360s] #  M1     |    22|      2|    17|     12|      7|   6|      8|     74|
[05/28 12:09:54  18360s] #  M2     |     8|      4|    11|      3|      0|   4|      8|     38|
[05/28 12:09:54  18360s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/28 12:09:54  18360s] #  Totals |    30|      6|    28|     15|      7|  10|     17|    113|
[05/28 12:09:54  18360s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:09:54  18360s] #
[05/28 12:09:54  18360s] #cpu time = 00:00:31, elapsed time = 00:00:30, memory = 14251.18 (MB), peak = 14450.21 (MB)
[05/28 12:09:54  18360s] #start 7th optimization iteration ...
[05/28 12:10:29  18395s] ### Gcell dirty-map stats: routing = 43.40%, dirty-area = 20.56%
[05/28 12:10:29  18395s] #   number of violations = 128
[05/28 12:10:29  18395s] #
[05/28 12:10:29  18395s] #  By Layer and Type:
[05/28 12:10:29  18395s] #
[05/28 12:10:29  18395s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:10:29  18395s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:10:29  18395s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:10:29  18395s] #  M1     |    21|      3|    21|     15|      9|   7|      8|     84|
[05/28 12:10:29  18395s] #  M2     |     5|      6|    10|      3|      0|   3|     17|     44|
[05/28 12:10:29  18395s] #  Totals |    26|      9|    31|     18|      9|  10|     25|    128|
[05/28 12:10:29  18395s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:10:29  18395s] #
[05/28 12:10:29  18395s] #cpu time = 00:00:35, elapsed time = 00:00:35, memory = 14244.19 (MB), peak = 14558.50 (MB)
[05/28 12:10:29  18395s] #start 8th optimization iteration ...
[05/28 12:10:39  18405s] ### Gcell dirty-map stats: routing = 43.48%, dirty-area = 20.56%
[05/28 12:10:39  18405s] #   number of violations = 98
[05/28 12:10:39  18405s] #
[05/28 12:10:39  18405s] #  By Layer and Type:
[05/28 12:10:39  18405s] #
[05/28 12:10:39  18405s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:10:39  18405s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:10:39  18405s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:10:39  18405s] #  M1     |    16|      0|    15|     11|      8|   6|      5|     61|
[05/28 12:10:39  18405s] #  M2     |     2|      6|    13|      4|      0|   1|     11|     37|
[05/28 12:10:39  18405s] #  Totals |    18|      6|    28|     15|      8|   7|     16|     98|
[05/28 12:10:39  18405s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:10:39  18405s] #
[05/28 12:10:39  18405s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 14230.27 (MB), peak = 14558.50 (MB)
[05/28 12:10:39  18405s] #start 9th optimization iteration ...
[05/28 12:10:49  18416s] ### Gcell dirty-map stats: routing = 43.48%, dirty-area = 20.56%
[05/28 12:10:49  18416s] #   number of violations = 103
[05/28 12:10:49  18416s] #
[05/28 12:10:49  18416s] #  By Layer and Type:
[05/28 12:10:49  18416s] #
[05/28 12:10:49  18416s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 12:10:49  18416s] #  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/28 12:10:49  18416s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 12:10:49  18416s] #  M1     |      2|    15|      1|    15|     15|   7|      9|     64|
[05/28 12:10:49  18416s] #  M2     |      4|     2|      4|    16|      3|   2|      6|     37|
[05/28 12:10:49  18416s] #  C1     |      1|     0|      0|     0|      0|   0|      1|      2|
[05/28 12:10:49  18416s] #  Totals |      7|    17|      5|    31|     18|   9|     16|    103|
[05/28 12:10:49  18416s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 12:10:49  18416s] #
[05/28 12:10:49  18416s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 14220.77 (MB), peak = 14558.50 (MB)
[05/28 12:10:49  18416s] #start 10th optimization iteration ...
[05/28 12:11:02  18428s] ### Gcell dirty-map stats: routing = 43.48%, dirty-area = 20.56%
[05/28 12:11:02  18428s] #   number of violations = 101
[05/28 12:11:02  18428s] #
[05/28 12:11:02  18428s] #  By Layer and Type:
[05/28 12:11:02  18428s] #
[05/28 12:11:02  18428s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:11:02  18428s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| C2MCon| Others| Totals|
[05/28 12:11:02  18428s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:11:02  18428s] #  M1     |    21|      0|    15|     12|      6|      7|     10|     71|
[05/28 12:11:02  18428s] #  M2     |     6|      6|    10|      2|      0|      0|      6|     30|
[05/28 12:11:02  18428s] #  Totals |    27|      6|    25|     14|      6|      7|     16|    101|
[05/28 12:11:02  18428s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:11:02  18428s] #
[05/28 12:11:02  18428s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 14220.08 (MB), peak = 14558.50 (MB)
[05/28 12:11:02  18428s] #start 11th optimization iteration ...
[05/28 12:11:20  18447s] ### Gcell dirty-map stats: routing = 43.48%, dirty-area = 20.56%
[05/28 12:11:20  18447s] #   number of violations = 97
[05/28 12:11:20  18447s] #
[05/28 12:11:20  18447s] #  By Layer and Type:
[05/28 12:11:20  18447s] #
[05/28 12:11:20  18447s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:11:20  18447s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:11:20  18447s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:11:20  18447s] #  M1     |    17|      0|    16|     12|      7|   5|      7|     64|
[05/28 12:11:20  18447s] #  M2     |     6|      5|    12|      2|      0|   1|      7|     33|
[05/28 12:11:20  18447s] #  Totals |    23|      5|    28|     14|      7|   6|     14|     97|
[05/28 12:11:20  18447s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:11:20  18447s] #
[05/28 12:11:20  18447s] #cpu time = 00:00:19, elapsed time = 00:00:18, memory = 14229.53 (MB), peak = 14558.50 (MB)
[05/28 12:11:20  18447s] #start 12th optimization iteration ...
[05/28 12:11:45  18472s] ### Gcell dirty-map stats: routing = 43.48%, dirty-area = 20.56%
[05/28 12:11:45  18472s] #   number of violations = 123
[05/28 12:11:45  18472s] #
[05/28 12:11:45  18472s] #  By Layer and Type:
[05/28 12:11:45  18472s] #
[05/28 12:11:45  18472s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:11:45  18472s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:11:45  18472s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:11:45  18472s] #  M1     |    17|      0|    17|     14|     12|   5|      9|     74|
[05/28 12:11:45  18472s] #  M2     |     5|     11|    16|      6|      0|   1|     10|     49|
[05/28 12:11:45  18472s] #  Totals |    22|     11|    33|     20|     12|   6|     19|    123|
[05/28 12:11:45  18472s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:11:45  18472s] #
[05/28 12:11:45  18472s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 14218.82 (MB), peak = 14558.50 (MB)
[05/28 12:11:45  18472s] #start 13th optimization iteration ...
[05/28 12:12:15  18502s] ### Gcell dirty-map stats: routing = 43.48%, dirty-area = 20.56%
[05/28 12:12:15  18502s] #   number of violations = 83
[05/28 12:12:15  18502s] #
[05/28 12:12:15  18502s] #  By Layer and Type:
[05/28 12:12:15  18502s] #
[05/28 12:12:15  18502s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:12:15  18502s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/28 12:12:15  18502s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:12:15  18502s] #  M1     |    20|    17|     12|      5|      5|   4|      5|     68|
[05/28 12:12:15  18502s] #  M2     |     6|     6|      0|      0|      0|   0|      3|     15|
[05/28 12:12:15  18502s] #  Totals |    26|    23|     12|      5|      5|   4|      8|     83|
[05/28 12:12:15  18502s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:12:15  18502s] #
[05/28 12:12:15  18502s] #cpu time = 00:00:30, elapsed time = 00:00:30, memory = 14222.30 (MB), peak = 14558.50 (MB)
[05/28 12:12:15  18502s] #start 14th optimization iteration ...
[05/28 12:12:23  18510s] ### Gcell dirty-map stats: routing = 43.56%, dirty-area = 20.56%
[05/28 12:12:23  18510s] #   number of violations = 103
[05/28 12:12:23  18510s] #
[05/28 12:12:23  18510s] #  By Layer and Type:
[05/28 12:12:23  18510s] #
[05/28 12:12:23  18510s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:12:23  18510s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/28 12:12:23  18510s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:12:23  18510s] #  M1     |    16|    18|     14|      5|     10|   5|      4|     72|
[05/28 12:12:23  18510s] #  M2     |     3|     9|      1|      0|      0|   2|     15|     30|
[05/28 12:12:23  18510s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/28 12:12:23  18510s] #  Totals |    19|    27|     15|      5|     10|   7|     20|    103|
[05/28 12:12:23  18510s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:12:23  18510s] #
[05/28 12:12:23  18510s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 14210.06 (MB), peak = 14558.50 (MB)
[05/28 12:12:23  18510s] #start 15th optimization iteration ...
[05/28 12:12:31  18519s] ### Gcell dirty-map stats: routing = 43.56%, dirty-area = 20.56%
[05/28 12:12:31  18519s] #   number of violations = 103
[05/28 12:12:31  18519s] #
[05/28 12:12:31  18519s] #  By Layer and Type:
[05/28 12:12:31  18519s] #
[05/28 12:12:31  18519s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:12:31  18519s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:12:31  18519s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:12:31  18519s] #  M1     |    16|      0|    19|     15|      8|   4|      9|     71|
[05/28 12:12:31  18519s] #  M2     |     4|      6|    11|      1|      0|   0|      7|     29|
[05/28 12:12:31  18519s] #  C1     |     0|      0|     0|      0|      0|   0|      3|      3|
[05/28 12:12:31  18519s] #  Totals |    20|      6|    30|     16|      8|   4|     19|    103|
[05/28 12:12:31  18519s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:12:31  18519s] #
[05/28 12:12:31  18519s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 14203.21 (MB), peak = 14558.50 (MB)
[05/28 12:12:31  18519s] #start 16th optimization iteration ...
[05/28 12:12:46  18534s] ### Gcell dirty-map stats: routing = 43.60%, dirty-area = 20.56%
[05/28 12:12:46  18534s] #   number of violations = 100
[05/28 12:12:46  18534s] #
[05/28 12:12:46  18534s] #  By Layer and Type:
[05/28 12:12:46  18534s] #
[05/28 12:12:46  18534s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:12:46  18534s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:12:46  18534s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:12:46  18534s] #  M1     |    15|      0|    16|     15|      9|   5|      6|     66|
[05/28 12:12:46  18534s] #  M2     |     5|      9|     8|      2|      0|   0|     10|     34|
[05/28 12:12:46  18534s] #  Totals |    20|      9|    24|     17|      9|   5|     16|    100|
[05/28 12:12:46  18534s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:12:46  18534s] #
[05/28 12:12:46  18534s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 14207.85 (MB), peak = 14558.50 (MB)
[05/28 12:12:46  18534s] #start 17th optimization iteration ...
[05/28 12:13:03  18551s] ### Gcell dirty-map stats: routing = 43.60%, dirty-area = 20.56%
[05/28 12:13:03  18551s] #   number of violations = 101
[05/28 12:13:03  18551s] #
[05/28 12:13:03  18551s] #  By Layer and Type:
[05/28 12:13:03  18551s] #
[05/28 12:13:03  18551s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:13:03  18551s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/28 12:13:03  18551s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:13:03  18551s] #  M1     |    17|    15|     15|      5|      9|   4|      6|     71|
[05/28 12:13:03  18551s] #  M2     |     6|    10|      1|      0|      0|   2|     10|     29|
[05/28 12:13:03  18551s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/28 12:13:03  18551s] #  Totals |    23|    25|     16|      5|      9|   6|     17|    101|
[05/28 12:13:03  18551s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:13:03  18551s] #
[05/28 12:13:03  18551s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 14207.91 (MB), peak = 14558.50 (MB)
[05/28 12:13:03  18551s] #start 18th optimization iteration ...
[05/28 12:13:24  18571s] ### Gcell dirty-map stats: routing = 43.60%, dirty-area = 20.56%
[05/28 12:13:24  18571s] #   number of violations = 80
[05/28 12:13:24  18571s] #
[05/28 12:13:24  18571s] #  By Layer and Type:
[05/28 12:13:24  18571s] #
[05/28 12:13:24  18571s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:13:24  18571s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/28 12:13:24  18571s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:13:24  18571s] #  M1     |    16|      0|    17|     17|      6|      2|      3|     61|
[05/28 12:13:24  18571s] #  M2     |     6|      4|     6|      0|      0|      0|      3|     19|
[05/28 12:13:24  18571s] #  Totals |    22|      4|    23|     17|      6|      2|      6|     80|
[05/28 12:13:24  18571s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:13:24  18571s] #
[05/28 12:13:24  18571s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 14201.86 (MB), peak = 14558.50 (MB)
[05/28 12:13:24  18571s] #start 19th optimization iteration ...
[05/28 12:13:50  18598s] ### Gcell dirty-map stats: routing = 43.60%, dirty-area = 20.56%
[05/28 12:13:50  18598s] #   number of violations = 111
[05/28 12:13:50  18598s] #
[05/28 12:13:50  18598s] #  By Layer and Type:
[05/28 12:13:50  18598s] #
[05/28 12:13:50  18598s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:13:50  18598s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:13:50  18598s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:13:50  18598s] #  M1     |    16|      0|    16|     14|     14|   6|      7|     73|
[05/28 12:13:50  18598s] #  M2     |     5|      7|    13|      5|      0|   1|      7|     38|
[05/28 12:13:50  18598s] #  Totals |    21|      7|    29|     19|     14|   7|     14|    111|
[05/28 12:13:50  18598s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:13:50  18598s] #
[05/28 12:13:50  18598s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 14200.22 (MB), peak = 14558.50 (MB)
[05/28 12:13:50  18598s] #start 20th optimization iteration ...
[05/28 12:13:58  18606s] ### Gcell dirty-map stats: routing = 43.60%, dirty-area = 20.56%
[05/28 12:13:58  18606s] #   number of violations = 84
[05/28 12:13:58  18606s] #
[05/28 12:13:58  18606s] #  By Layer and Type:
[05/28 12:13:58  18606s] #
[05/28 12:13:58  18606s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:13:58  18606s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/28 12:13:58  18606s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:13:58  18606s] #  M1     |    16|    18|     13|      3|      6|   4|      3|     63|
[05/28 12:13:58  18606s] #  M2     |     3|     9|      1|      0|      0|   0|      8|     21|
[05/28 12:13:58  18606s] #  Totals |    19|    27|     14|      3|      6|   4|     11|     84|
[05/28 12:13:58  18606s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:13:58  18606s] #
[05/28 12:13:58  18606s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 14199.42 (MB), peak = 14558.50 (MB)
[05/28 12:13:58  18606s] #start 21th optimization iteration ...
[05/28 12:14:10  18618s] ### Gcell dirty-map stats: routing = 43.76%, dirty-area = 20.56%
[05/28 12:14:10  18618s] #   number of violations = 97
[05/28 12:14:10  18618s] #
[05/28 12:14:10  18618s] #  By Layer and Type:
[05/28 12:14:10  18618s] #
[05/28 12:14:10  18618s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:14:10  18618s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/28 12:14:10  18618s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:14:10  18618s] #  M1     |    16|      0|    17|     17|      5|      9|      7|     71|
[05/28 12:14:10  18618s] #  M2     |     6|      5|     5|      2|      0|      0|      5|     23|
[05/28 12:14:10  18618s] #  C1     |     0|      0|     0|      0|      0|      0|      3|      3|
[05/28 12:14:10  18618s] #  Totals |    22|      5|    22|     19|      5|      9|     15|     97|
[05/28 12:14:10  18618s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:14:10  18618s] #
[05/28 12:14:10  18618s] #cpu time = 00:00:12, elapsed time = 00:00:11, memory = 14223.64 (MB), peak = 14558.50 (MB)
[05/28 12:14:10  18618s] #start 22th optimization iteration ...
[05/28 12:14:20  18628s] ### Gcell dirty-map stats: routing = 43.76%, dirty-area = 20.56%
[05/28 12:14:20  18628s] #   number of violations = 89
[05/28 12:14:20  18628s] #
[05/28 12:14:20  18628s] #  By Layer and Type:
[05/28 12:14:20  18628s] #
[05/28 12:14:20  18628s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:14:20  18628s] #  -      | Short| Color| EOLCol| CShort| C2MCon| Enc| Others| Totals|
[05/28 12:14:20  18628s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:14:20  18628s] #  M1     |    15|    17|     15|      5|      7|   4|      2|     65|
[05/28 12:14:20  18628s] #  M2     |     5|     5|      1|      0|      0|   1|     11|     23|
[05/28 12:14:20  18628s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/28 12:14:20  18628s] #  Totals |    20|    22|     16|      5|      7|   5|     14|     89|
[05/28 12:14:20  18628s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 12:14:20  18628s] #
[05/28 12:14:20  18628s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 14214.43 (MB), peak = 14558.50 (MB)
[05/28 12:14:20  18628s] #start 23th optimization iteration ...
[05/28 12:14:36  18644s] ### Gcell dirty-map stats: routing = 43.76%, dirty-area = 20.56%
[05/28 12:14:36  18644s] #   number of violations = 93
[05/28 12:14:36  18644s] #
[05/28 12:14:36  18644s] #  By Layer and Type:
[05/28 12:14:36  18644s] #
[05/28 12:14:36  18644s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:14:36  18644s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/28 12:14:36  18644s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:14:36  18644s] #  M1     |    18|      0|    16|     16|      5|      4|      6|     65|
[05/28 12:14:36  18644s] #  M2     |     6|      5|     7|      3|      0|      0|      7|     28|
[05/28 12:14:36  18644s] #  Totals |    24|      5|    23|     19|      5|      4|     13|     93|
[05/28 12:14:36  18644s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:14:36  18644s] #
[05/28 12:14:36  18644s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 14212.55 (MB), peak = 14558.50 (MB)
[05/28 12:14:36  18644s] #start 24th optimization iteration ...
[05/28 12:14:57  18665s] ### Gcell dirty-map stats: routing = 43.80%, dirty-area = 20.56%
[05/28 12:14:57  18665s] #   number of violations = 89
[05/28 12:14:57  18665s] #
[05/28 12:14:57  18665s] #  By Layer and Type:
[05/28 12:14:57  18665s] #
[05/28 12:14:57  18665s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:14:57  18665s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/28 12:14:57  18665s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:14:57  18665s] #  M1     |    18|      0|    17|     15|      4|      6|      7|     67|
[05/28 12:14:57  18665s] #  M2     |     5|      5|     6|      2|      0|      0|      4|     22|
[05/28 12:14:57  18665s] #  Totals |    23|      5|    23|     17|      4|      6|     11|     89|
[05/28 12:14:57  18665s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:14:57  18665s] #
[05/28 12:14:57  18665s] #cpu time = 00:00:21, elapsed time = 00:00:20, memory = 14212.05 (MB), peak = 14558.50 (MB)
[05/28 12:14:57  18665s] #start 25th optimization iteration ...
[05/28 12:15:23  18691s] ### Gcell dirty-map stats: routing = 43.80%, dirty-area = 20.56%
[05/28 12:15:23  18691s] #   number of violations = 100
[05/28 12:15:23  18691s] #
[05/28 12:15:23  18691s] #  By Layer and Type:
[05/28 12:15:23  18691s] #
[05/28 12:15:23  18691s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:15:23  18691s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/28 12:15:23  18691s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:15:23  18691s] #  M1     |    19|      1|    17|     14|      4|      9|      7|     71|
[05/28 12:15:23  18691s] #  M2     |     4|      7|     8|      3|      0|      0|      6|     28|
[05/28 12:15:23  18691s] #  C1     |     0|      0|     0|      0|      0|      0|      1|      1|
[05/28 12:15:23  18691s] #  Totals |    23|      8|    25|     17|      4|      9|     14|    100|
[05/28 12:15:23  18691s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:15:23  18691s] #
[05/28 12:15:23  18691s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 14214.76 (MB), peak = 14558.50 (MB)
[05/28 12:15:23  18691s] #start 26th optimization iteration ...
[05/28 12:15:33  18701s] ### Gcell dirty-map stats: routing = 43.80%, dirty-area = 20.56%
[05/28 12:15:33  18701s] #   number of violations = 106
[05/28 12:15:33  18701s] #
[05/28 12:15:33  18701s] #  By Layer and Type:
[05/28 12:15:33  18701s] #
[05/28 12:15:33  18701s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:15:33  18701s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:15:33  18701s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:15:33  18701s] #  M1     |    19|      0|    14|     14|     13|   4|      8|     72|
[05/28 12:15:33  18701s] #  M2     |     5|     12|     4|      2|      0|   0|     10|     33|
[05/28 12:15:33  18701s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/28 12:15:33  18701s] #  Totals |    24|     12|    18|     16|     13|   4|     19|    106|
[05/28 12:15:33  18701s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:15:33  18701s] #
[05/28 12:15:33  18701s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 14205.72 (MB), peak = 14558.50 (MB)
[05/28 12:15:33  18701s] #start 27th optimization iteration ...
[05/28 12:15:47  18716s] ### Gcell dirty-map stats: routing = 43.80%, dirty-area = 20.56%
[05/28 12:15:47  18716s] #   number of violations = 110
[05/28 12:15:47  18716s] #
[05/28 12:15:47  18716s] #  By Layer and Type:
[05/28 12:15:47  18716s] #
[05/28 12:15:47  18716s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:15:47  18716s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:15:47  18716s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:15:47  18716s] #  M1     |    17|      0|    16|     14|     10|   5|      7|     69|
[05/28 12:15:47  18716s] #  M2     |     5|      9|    13|      4|      2|   2|      6|     41|
[05/28 12:15:47  18716s] #  Totals |    22|      9|    29|     18|     12|   7|     13|    110|
[05/28 12:15:47  18716s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:15:47  18716s] #
[05/28 12:15:47  18716s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 14196.32 (MB), peak = 14558.50 (MB)
[05/28 12:15:47  18716s] #start 28th optimization iteration ...
[05/28 12:16:02  18731s] ### Gcell dirty-map stats: routing = 43.80%, dirty-area = 20.56%
[05/28 12:16:02  18731s] #   number of violations = 108
[05/28 12:16:02  18731s] #
[05/28 12:16:02  18731s] #  By Layer and Type:
[05/28 12:16:02  18731s] #
[05/28 12:16:02  18731s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:16:02  18731s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:16:02  18731s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:16:02  18731s] #  M1     |    18|      0|    16|     16|      9|   4|      7|     70|
[05/28 12:16:02  18731s] #  M2     |     5|      7|     5|      2|      0|   3|     14|     36|
[05/28 12:16:02  18731s] #  C1     |     0|      0|     0|      0|      0|   0|      2|      2|
[05/28 12:16:02  18731s] #  Totals |    23|      7|    21|     18|      9|   7|     23|    108|
[05/28 12:16:02  18731s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 12:16:02  18731s] #
[05/28 12:16:02  18731s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 14191.22 (MB), peak = 14558.50 (MB)
[05/28 12:16:02  18731s] #start 29th optimization iteration ...
[05/28 12:16:18  18747s] ### Gcell dirty-map stats: routing = 43.80%, dirty-area = 20.56%
[05/28 12:16:18  18747s] #   number of violations = 90
[05/28 12:16:18  18747s] #
[05/28 12:16:18  18747s] #  By Layer and Type:
[05/28 12:16:18  18747s] #
[05/28 12:16:18  18747s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:16:18  18747s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/28 12:16:18  18747s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:16:18  18747s] #  M1     |    18|      0|    15|     15|      5|      6|      6|     65|
[05/28 12:16:18  18747s] #  M2     |     5|      8|     5|      0|      0|      0|      6|     24|
[05/28 12:16:18  18747s] #  C1     |     0|      0|     0|      0|      0|      0|      1|      1|
[05/28 12:16:18  18747s] #  Totals |    23|      8|    20|     15|      5|      6|     13|     90|
[05/28 12:16:18  18747s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:16:18  18747s] #
[05/28 12:16:18  18747s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 14206.87 (MB), peak = 14558.50 (MB)
[05/28 12:16:18  18747s] #start 30th optimization iteration ...
[05/28 12:16:42  18771s] ### Gcell dirty-map stats: routing = 43.80%, dirty-area = 20.56%
[05/28 12:16:42  18771s] #   number of violations = 98
[05/28 12:16:42  18771s] #
[05/28 12:16:42  18771s] #  By Layer and Type:
[05/28 12:16:42  18771s] #
[05/28 12:16:42  18771s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:16:42  18771s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/28 12:16:42  18771s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:16:42  18771s] #  M1     |    18|      0|    15|     15|      5|      8|      7|     68|
[05/28 12:16:42  18771s] #  M2     |     5|      6|     7|      2|      0|      0|     10|     30|
[05/28 12:16:42  18771s] #  Totals |    23|      6|    22|     17|      5|      8|     17|     98|
[05/28 12:16:42  18771s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:16:42  18771s] #
[05/28 12:16:42  18771s] #cpu time = 00:00:24, elapsed time = 00:00:23, memory = 14206.35 (MB), peak = 14558.50 (MB)
[05/28 12:16:42  18771s] #Complete Detail Routing.
[05/28 12:16:42  18771s] #Total wire length = 8264 um.
[05/28 12:16:42  18771s] #Total half perimeter of net bounding box = 7080 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER M1 = 58 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER M2 = 1542 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER C1 = 2335 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER C2 = 2550 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER C3 = 1556 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER C4 = 213 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER C5 = 10 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER JA = 0 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER QA = 0 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER QB = 0 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER LB = 0 um.
[05/28 12:16:42  18771s] #Total number of vias = 16101
[05/28 12:16:42  18771s] #Total number of multi-cut vias = 4549 ( 28.3%)
[05/28 12:16:42  18771s] #Total number of single cut vias = 11552 ( 71.7%)
[05/28 12:16:42  18771s] #Up-Via Summary (total 16101):
[05/28 12:16:42  18771s] #                   single-cut          multi-cut      Total
[05/28 12:16:42  18771s] #-----------------------------------------------------------
[05/28 12:16:42  18771s] # M1              2548 ( 86.8%)       389 ( 13.2%)       2937
[05/28 12:16:42  18771s] # M2              4276 ( 69.8%)      1848 ( 30.2%)       6124
[05/28 12:16:42  18771s] # C1              3062 ( 68.1%)      1433 ( 31.9%)       4495
[05/28 12:16:42  18771s] # C2              1442 ( 63.7%)       821 ( 36.3%)       2263
[05/28 12:16:42  18771s] # C3               204 ( 77.9%)        58 ( 22.1%)        262
[05/28 12:16:42  18771s] # C4                20 (100.0%)         0 (  0.0%)         20
[05/28 12:16:42  18771s] #-----------------------------------------------------------
[05/28 12:16:42  18771s] #                11552 ( 71.7%)      4549 ( 28.3%)      16101 
[05/28 12:16:42  18771s] #
[05/28 12:16:42  18771s] #Total number of DRC violations = 98
[05/28 12:16:42  18771s] ### Time Record (Detail Routing) is uninstalled.
[05/28 12:16:42  18771s] #Cpu time = 00:09:52
[05/28 12:16:42  18771s] #Elapsed time = 00:09:48
[05/28 12:16:42  18771s] #Increased memory = 88.26 (MB)
[05/28 12:16:42  18771s] #Total memory = 14204.57 (MB)
[05/28 12:16:42  18771s] #Peak memory = 14558.50 (MB)
[05/28 12:16:42  18771s] ### Time Record (Antenna Fixing) is installed.
[05/28 12:16:42  18771s] #
[05/28 12:16:42  18771s] #start routing for process antenna violation fix ...
[05/28 12:16:42  18771s] ### Time Record (Data Preparation) is installed.
[05/28 12:16:42  18771s] ### Time Record (Data Preparation) is uninstalled.
[05/28 12:16:42  18771s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 12:16:42  18771s] #
[05/28 12:16:42  18771s] #  By Layer and Type:
[05/28 12:16:42  18771s] #
[05/28 12:16:42  18771s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:16:42  18771s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/28 12:16:42  18771s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:16:42  18771s] #  M1     |    18|      0|    15|     15|      5|      8|      7|     68|
[05/28 12:16:42  18771s] #  M2     |     5|      6|     7|      2|      0|      0|     11|     31|
[05/28 12:16:42  18771s] #  Totals |    23|      6|    22|     17|      5|      8|     18|     99|
[05/28 12:16:42  18771s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:16:42  18771s] #
[05/28 12:16:42  18771s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14204.91 (MB), peak = 14558.50 (MB)
[05/28 12:16:42  18771s] #
[05/28 12:16:42  18771s] #Total wire length = 8264 um.
[05/28 12:16:42  18771s] #Total half perimeter of net bounding box = 7080 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER M1 = 58 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER M2 = 1542 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER C1 = 2335 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER C2 = 2550 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER C3 = 1556 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER C4 = 213 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER C5 = 10 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER JA = 0 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER QA = 0 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER QB = 0 um.
[05/28 12:16:42  18771s] #Total wire length on LAYER LB = 0 um.
[05/28 12:16:42  18771s] #Total number of vias = 16101
[05/28 12:16:42  18771s] #Total number of multi-cut vias = 4549 ( 28.3%)
[05/28 12:16:42  18771s] #Total number of single cut vias = 11552 ( 71.7%)
[05/28 12:16:42  18771s] #Up-Via Summary (total 16101):
[05/28 12:16:42  18771s] #                   single-cut          multi-cut      Total
[05/28 12:16:42  18771s] #-----------------------------------------------------------
[05/28 12:16:42  18771s] # M1              2548 ( 86.8%)       389 ( 13.2%)       2937
[05/28 12:16:42  18771s] # M2              4276 ( 69.8%)      1848 ( 30.2%)       6124
[05/28 12:16:42  18771s] # C1              3062 ( 68.1%)      1433 ( 31.9%)       4495
[05/28 12:16:42  18771s] # C2              1442 ( 63.7%)       821 ( 36.3%)       2263
[05/28 12:16:42  18771s] # C3               204 ( 77.9%)        58 ( 22.1%)        262
[05/28 12:16:42  18771s] # C4                20 (100.0%)         0 (  0.0%)         20
[05/28 12:16:42  18771s] #-----------------------------------------------------------
[05/28 12:16:42  18771s] #                11552 ( 71.7%)      4549 ( 28.3%)      16101 
[05/28 12:16:42  18771s] #
[05/28 12:16:42  18771s] #Total number of DRC violations = 99
[05/28 12:16:42  18771s] #Total number of process antenna violations = 0
[05/28 12:16:42  18771s] #Total number of net violated process antenna rule = 0
[05/28 12:16:42  18771s] #
[05/28 12:16:42  18772s] #
[05/28 12:16:42  18772s] #Total wire length = 8264 um.
[05/28 12:16:42  18772s] #Total half perimeter of net bounding box = 7080 um.
[05/28 12:16:42  18772s] #Total wire length on LAYER M1 = 58 um.
[05/28 12:16:42  18772s] #Total wire length on LAYER M2 = 1542 um.
[05/28 12:16:42  18772s] #Total wire length on LAYER C1 = 2335 um.
[05/28 12:16:42  18772s] #Total wire length on LAYER C2 = 2550 um.
[05/28 12:16:42  18772s] #Total wire length on LAYER C3 = 1556 um.
[05/28 12:16:42  18772s] #Total wire length on LAYER C4 = 213 um.
[05/28 12:16:42  18772s] #Total wire length on LAYER C5 = 10 um.
[05/28 12:16:42  18772s] #Total wire length on LAYER JA = 0 um.
[05/28 12:16:42  18772s] #Total wire length on LAYER QA = 0 um.
[05/28 12:16:42  18772s] #Total wire length on LAYER QB = 0 um.
[05/28 12:16:42  18772s] #Total wire length on LAYER LB = 0 um.
[05/28 12:16:42  18772s] #Total number of vias = 16101
[05/28 12:16:42  18772s] #Total number of multi-cut vias = 4549 ( 28.3%)
[05/28 12:16:42  18772s] #Total number of single cut vias = 11552 ( 71.7%)
[05/28 12:16:42  18772s] #Up-Via Summary (total 16101):
[05/28 12:16:42  18772s] #                   single-cut          multi-cut      Total
[05/28 12:16:42  18772s] #-----------------------------------------------------------
[05/28 12:16:42  18772s] # M1              2548 ( 86.8%)       389 ( 13.2%)       2937
[05/28 12:16:42  18772s] # M2              4276 ( 69.8%)      1848 ( 30.2%)       6124
[05/28 12:16:42  18772s] # C1              3062 ( 68.1%)      1433 ( 31.9%)       4495
[05/28 12:16:42  18772s] # C2              1442 ( 63.7%)       821 ( 36.3%)       2263
[05/28 12:16:42  18772s] # C3               204 ( 77.9%)        58 ( 22.1%)        262
[05/28 12:16:42  18772s] # C4                20 (100.0%)         0 (  0.0%)         20
[05/28 12:16:42  18772s] #-----------------------------------------------------------
[05/28 12:16:42  18772s] #                11552 ( 71.7%)      4549 ( 28.3%)      16101 
[05/28 12:16:42  18772s] #
[05/28 12:16:42  18772s] #Total number of DRC violations = 99
[05/28 12:16:42  18772s] #Total number of process antenna violations = 0
[05/28 12:16:42  18772s] #Total number of net violated process antenna rule = 0
[05/28 12:16:42  18772s] #
[05/28 12:16:42  18772s] ### Gcell dirty-map stats: routing = 43.80%, dirty-area = 20.56%
[05/28 12:16:42  18772s] ### Time Record (Antenna Fixing) is uninstalled.
[05/28 12:16:42  18772s] #detailRoute Statistics:
[05/28 12:16:42  18772s] #Cpu time = 00:09:53
[05/28 12:16:42  18772s] #Elapsed time = 00:09:49
[05/28 12:16:42  18772s] #Increased memory = 88.60 (MB)
[05/28 12:16:42  18772s] #Total memory = 14204.91 (MB)
[05/28 12:16:42  18772s] #Peak memory = 14558.50 (MB)
[05/28 12:16:43  18772s] ### global_detail_route design signature (1297): route=815526772 flt_obj=0 vio=1273261832 shield_wire=1
[05/28 12:16:43  18772s] ### Time Record (DB Export) is installed.
[05/28 12:16:43  18772s] ### export design design signature (1298): route=815526772 fixed_route=735683048 flt_obj=0 vio=1273261832 swire=1905142130 shield_wire=1 net_attr=1894693800 dirty_area=0 del_dirty_area=0 cell=143782212 placement=1262287123 pin_access=812394774 inst_pattern=342937836 inst_orient=142975805 via=1681576828 routing_via=1401398896 timing=735683048 sns=735683048
[05/28 12:16:43  18772s] ### Time Record (DB Export) is uninstalled.
[05/28 12:16:43  18772s] ### Time Record (Post Callback) is installed.
[05/28 12:16:43  18772s] ### Time Record (Post Callback) is uninstalled.
[05/28 12:16:43  18772s] #
[05/28 12:16:43  18772s] #globalDetailRoute statistics:
[05/28 12:16:43  18772s] #Cpu time = 00:09:59
[05/28 12:16:43  18772s] #Elapsed time = 00:09:54
[05/28 12:16:43  18772s] #Increased memory = 39.66 (MB)
[05/28 12:16:43  18772s] #Total memory = 14110.07 (MB)
[05/28 12:16:43  18772s] #Peak memory = 14558.50 (MB)
[05/28 12:16:43  18772s] #Number of warnings = 44
[05/28 12:16:43  18772s] #Total number of warnings = 989
[05/28 12:16:43  18772s] #Number of fails = 0
[05/28 12:16:43  18772s] #Total number of fails = 0
[05/28 12:16:43  18772s] #Complete globalDetailRoute on Wed May 28 12:16:43 2025
[05/28 12:16:43  18772s] #
[05/28 12:16:43  18772s] ### import design signature (1299): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=812394774 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 12:16:43  18772s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 12:16:43  18772s] #
[05/28 12:16:43  18772s] #  Scalability Statistics
[05/28 12:16:43  18772s] #
[05/28 12:16:43  18772s] #-------------------------+---------+-------------+------------+
[05/28 12:16:43  18772s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[05/28 12:16:43  18772s] #-------------------------+---------+-------------+------------+
[05/28 12:16:43  18772s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 12:16:43  18772s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 12:16:43  18772s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 12:16:43  18772s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 12:16:43  18772s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 12:16:43  18772s] #  Cell Pin Access        | 00:00:02|     00:00:02|         1.0|
[05/28 12:16:43  18772s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 12:16:43  18772s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/28 12:16:43  18772s] #  Global Routing         | 00:00:01|     00:00:01|         1.0|
[05/28 12:16:43  18772s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[05/28 12:16:43  18772s] #  Detail Routing         | 00:09:52|     00:09:48|         1.0|
[05/28 12:16:43  18772s] #  Antenna Fixing         | 00:00:01|     00:00:01|         1.0|
[05/28 12:16:43  18772s] #  Entire Command         | 00:09:59|     00:09:54|         1.0|
[05/28 12:16:43  18772s] #-------------------------+---------+-------------+------------+
[05/28 12:16:43  18772s] #
[05/28 12:16:43  18772s] *** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:09:58.7/0:09:54.3 (1.0), totSession cpu/real = 5:12:52.5/18:33:50.1 (0.3), mem = 14819.9M
[05/28 12:16:43  18772s] 
[05/28 12:16:43  18772s] =============================================================================================
[05/28 12:16:43  18772s]  Step TAT Report : EcoRoute #1 / optDesign #5                                   23.10-p003_1
[05/28 12:16:43  18772s] =============================================================================================
[05/28 12:16:43  18772s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:16:43  18772s] ---------------------------------------------------------------------------------------------
[05/28 12:16:43  18772s] [ GlobalRoute            ]      1   0:00:00.9  (   0.2 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 12:16:43  18772s] [ DetailRoute            ]      1   0:09:48.0  (  98.9 % )     0:09:48.0 /  0:09:52.5    1.0
[05/28 12:16:43  18772s] [ MISC                   ]          0:00:05.3  (   0.9 % )     0:00:05.3 /  0:00:05.3    1.0
[05/28 12:16:43  18772s] ---------------------------------------------------------------------------------------------
[05/28 12:16:43  18772s]  EcoRoute #1 TOTAL                  0:09:54.3  ( 100.0 % )     0:09:54.3 /  0:09:58.7    1.0
[05/28 12:16:43  18772s] ---------------------------------------------------------------------------------------------
[05/28 12:16:43  18772s] 
[05/28 12:16:43  18772s] **optDesign ... cpu = 0:17:13, real = 0:17:50, mem = 14105.0M, totSessionCpu=5:12:53 **
[05/28 12:16:43  18772s] New Signature Flow (restoreNanoRouteOptions) ....
[05/28 12:16:43  18772s] Begin: Collecting metrics
[05/28 12:16:43  18773s] 
 -------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary   |    49.529 | 49.529 |   0 |       14.36 | 0:00:26  |        7789 |    0 |   0 |
| hold_fixing       |           | 49.529 |   0 |       44.28 | 0:05:06  |       12719 |      |     |
| pre_route_summary |    49.529 | 49.529 |   0 |       22.50 | 0:00:01  |       12702 |    0 |   0 |
| eco_route         |           |        |     |             | 0:09:54  |       14802 |      |     |
 -------------------------------------------------------------------------------------------------- 
[05/28 12:16:44  18773s] Ending "collect_metrics" (total cpu=0:00:00.6, real=0:00:01.0, peak res=14437.3M, current mem=14105.0M)

[05/28 12:16:44  18773s] End: Collecting metrics
[05/28 12:16:44  18773s] **INFO: flowCheckPoint #12 PostEcoSummary
[05/28 12:16:44  18773s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/28 12:16:44  18773s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 12:16:44  18773s] eee: pegSigSF=1.070000
[05/28 12:16:44  18773s] Initializing multi-corner resistance tables ...
[05/28 12:16:44  18773s] eee: Grid unit RC data computation started
[05/28 12:16:44  18773s] eee: Grid unit RC data computation completed
[05/28 12:16:44  18773s] eee: l=1 avDens=0.005561 usedTrk=42.115741 availTrk=7573.253645 sigTrk=42.115741
[05/28 12:16:44  18773s] eee: l=2 avDens=0.048448 usedTrk=297.592779 availTrk=6142.500000 sigTrk=297.592779
[05/28 12:16:44  18773s] eee: l=3 avDens=0.126459 usedTrk=432.488891 availTrk=3420.000000 sigTrk=432.488891
[05/28 12:16:44  18773s] eee: l=4 avDens=0.143117 usedTrk=472.286853 availTrk=3300.000000 sigTrk=472.286853
[05/28 12:16:44  18773s] eee: l=5 avDens=0.092376 usedTrk=288.211852 availTrk=3120.000000 sigTrk=288.211852
[05/28 12:16:44  18773s] eee: l=6 avDens=0.018272 usedTrk=39.466667 availTrk=2160.000000 sigTrk=39.466667
[05/28 12:16:44  18773s] eee: l=7 avDens=0.002944 usedTrk=1.766667 availTrk=600.000000 sigTrk=1.766667
[05/28 12:16:44  18773s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 12:16:44  18773s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 12:16:44  18773s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 12:16:44  18773s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 12:16:44  18773s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 12:16:44  18773s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.234895 uaWl=1.000000 uaWlH=0.506500 aWlH=0.000000 lMod=0 pMax=0.888400 pMod=79 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 12:16:44  18773s] eee: NetCapCache creation started. (Current Mem: 14817.871M) 
[05/28 12:16:44  18773s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 14817.871M) 
[05/28 12:16:44  18773s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 12:16:44  18773s] eee: Metal Layers Info:
[05/28 12:16:44  18773s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 12:16:44  18773s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 12:16:44  18773s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 12:16:44  18773s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 12:16:44  18773s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 12:16:44  18773s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 12:16:44  18773s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 12:16:44  18773s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 12:16:44  18773s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 12:16:44  18773s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 12:16:44  18773s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 12:16:44  18773s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 12:16:44  18773s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 12:16:44  18773s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 12:16:44  18773s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 12:16:44  18773s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1058_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1058_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1057_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1057_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1056_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1056_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1055_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1055_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1054_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1054_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1053_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1053_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1052_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1052_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1051_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1051_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1050_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1050_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1049_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1049_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:16:44  18773s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 12:16:44  18773s] #To increase the message display limit, refer to the product command reference manual.
[05/28 12:16:44  18773s] ### Net info: total nets: 2192
[05/28 12:16:44  18773s] ### Net info: dirty nets: 0
[05/28 12:16:44  18773s] ### Net info: marked as disconnected nets: 0
[05/28 12:16:44  18773s] ### Net info: fully routed nets: 2189
[05/28 12:16:44  18773s] ### Net info: trivial (< 2 pins) nets: 3
[05/28 12:16:44  18773s] ### Net info: unrouted nets: 0
[05/28 12:16:44  18773s] ### Net info: re-extraction nets: 0
[05/28 12:16:44  18773s] ### Net info: ignored nets: 0
[05/28 12:16:44  18773s] ### Net info: skip routing nets: 0
[05/28 12:16:44  18773s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:44  18773s] ### import design signature (1300): route=325650599 fixed_route=325650599 flt_obj=0 vio=759887915 swire=1905142130 shield_wire=1 net_attr=624746263 dirty_area=0 del_dirty_area=0 cell=143782212 placement=1262287123 pin_access=812394774 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=735683048 sns=735683048
[05/28 12:16:44  18773s] #Extract in post route mode
[05/28 12:16:44  18773s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/28 12:16:44  18773s] #Fast data preparation for tQuantus.
[05/28 12:16:44  18773s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:44  18773s] #Start routing data preparation on Wed May 28 12:16:44 2025
[05/28 12:16:44  18773s] #
[05/28 12:16:44  18773s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:44  18773s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:44  18773s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 12:16:44  18773s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 12:16:44  18773s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:16:44  18773s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:16:44  18773s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:16:44  18773s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:16:44  18773s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:16:44  18773s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 12:16:44  18773s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 12:16:44  18773s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 12:16:44  18773s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 12:16:44  18773s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 12:16:44  18773s] #Regenerating Ggrids automatically.
[05/28 12:16:44  18773s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 12:16:44  18773s] #Using automatically generated G-grids.
[05/28 12:16:44  18773s] #Done routing data preparation.
[05/28 12:16:44  18773s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14107.11 (MB), peak = 14558.50 (MB)
[05/28 12:16:44  18773s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:44  18773s] #Start routing data preparation on Wed May 28 12:16:44 2025
[05/28 12:16:44  18773s] #
[05/28 12:16:44  18773s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:44  18773s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:44  18773s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 12:16:44  18773s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 12:16:44  18773s] #pin_access_rlayer=3(C1)
[05/28 12:16:44  18773s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 12:16:44  18773s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 12:16:44  18773s] #enable_dpt_layer_shield=F
[05/28 12:16:44  18773s] #has_line_end_grid=F
[05/28 12:16:44  18773s] #Regenerating Ggrids automatically.
[05/28 12:16:44  18773s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 12:16:44  18773s] #Using automatically generated G-grids.
[05/28 12:16:45  18774s] #Done routing data preparation.
[05/28 12:16:45  18774s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 14115.44 (MB), peak = 14558.50 (MB)
[05/28 12:16:45  18774s] #
[05/28 12:16:45  18774s] #Start tQuantus RC extraction...
[05/28 12:16:45  18774s] #Start building rc corner(s)...
[05/28 12:16:45  18774s] #Number of RC Corner = 2
[05/28 12:16:45  18774s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 12:16:45  18774s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 12:16:46  18775s] #(i=11, n=11 2000)
[05/28 12:16:46  18775s] #M1 -> M1 (1)
[05/28 12:16:46  18775s] #M2 -> M2 (2)
[05/28 12:16:46  18775s] #C1 -> C1 (3)
[05/28 12:16:46  18775s] #C2 -> C2 (4)
[05/28 12:16:46  18775s] #C3 -> C3 (5)
[05/28 12:16:46  18775s] #C4 -> C4 (6)
[05/28 12:16:46  18775s] #C5 -> C5 (7)
[05/28 12:16:46  18775s] #JA -> JA (8)
[05/28 12:16:46  18775s] #QA -> QA (9)
[05/28 12:16:46  18775s] #QB -> QB (10)
[05/28 12:16:46  18775s] #LB -> LB (11)
[05/28 12:16:48  18776s] #SADV-On
[05/28 12:16:48  18776s] # Corner(s) : 
[05/28 12:16:48  18776s] #rc_fast [25.00] 
[05/28 12:16:48  18776s] #rc_slow [25.00]
[05/28 12:16:50  18778s] # Corner id: 0
[05/28 12:16:50  18778s] # Layout Scale: 1.000000
[05/28 12:16:50  18778s] # Has Metal Fill model: yes
[05/28 12:16:50  18778s] # Temperature was set
[05/28 12:16:50  18778s] # Temperature : 25.000000
[05/28 12:16:50  18778s] # Ref. Temp   : 25.000000
[05/28 12:16:50  18778s] # Corner id: 1
[05/28 12:16:50  18778s] # Layout Scale: 1.000000
[05/28 12:16:50  18778s] # Has Metal Fill model: yes
[05/28 12:16:50  18778s] # Temperature was set
[05/28 12:16:50  18778s] # Temperature : 25.000000
[05/28 12:16:50  18778s] # Ref. Temp   : 25.000000
[05/28 12:16:50  18778s] #total pattern=286 [22, 2124]
[05/28 12:16:50  18778s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/28 12:16:50  18778s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 12:16:50  18778s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 12:16:50  18778s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/28 12:16:50  18778s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/28 12:16:50  18778s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/28 12:16:50  18778s] #number model r/c [2,2] [22,2124] read
[05/28 12:16:52  18779s] #0 rcmodel(s) requires rebuild
[05/28 12:16:52  18779s] #Build RC corners: cpu time = 00:00:05, elapsed time = 00:00:07, memory = 14125.02 (MB), peak = 14558.50 (MB)
[05/28 12:16:52  18779s] #Finish check_net_pin_list step Enter extract
[05/28 12:16:52  18779s] #Start init net ripin tree building
[05/28 12:16:52  18779s] #Finish init net ripin tree building
[05/28 12:16:52  18779s] #Cpu time = 00:00:00
[05/28 12:16:52  18779s] #Elapsed time = 00:00:00
[05/28 12:16:52  18779s] #Increased memory = 0.00 (MB)
[05/28 12:16:52  18779s] #Total memory = 14125.02 (MB)
[05/28 12:16:52  18779s] #Peak memory = 14558.50 (MB)
[05/28 12:16:52  18779s] #begin processing metal fill model file
[05/28 12:16:52  18779s] #end processing metal fill model file
[05/28 12:16:52  18779s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:52  18779s] #Length limit = 200 pitches
[05/28 12:16:52  18779s] #opt mode = 2
[05/28 12:16:52  18779s] #Finish check_net_pin_list step Fix net pin list
[05/28 12:16:52  18779s] #Start generate extraction boxes.
[05/28 12:16:52  18779s] #
[05/28 12:16:52  18779s] #Extract using 30 x 30 Hboxes
[05/28 12:16:52  18779s] #3x3 initial hboxes
[05/28 12:16:52  18779s] #Use area based hbox pruning.
[05/28 12:16:52  18779s] #0/0 hboxes pruned.
[05/28 12:16:52  18779s] #Complete generating extraction boxes.
[05/28 12:16:52  18779s] #Start step Extraction
[05/28 12:16:52  18779s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 12:16:52  18779s] #Process 0 special clock nets for rc extraction
[05/28 12:16:53  18779s] #Total 2189 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 12:16:54  18780s] #Run Statistics for Extraction:
[05/28 12:16:54  18780s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/28 12:16:54  18780s] #   Increased memory =    19.32 (MB), total memory = 14144.37 (MB), peak memory = 14558.50 (MB)
[05/28 12:16:54  18780s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d
[05/28 12:16:54  18780s] #Finish registering nets and terms for rcdb.
[05/28 12:16:54  18780s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14131.43 (MB), peak = 14558.50 (MB)
[05/28 12:16:54  18780s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:54  18780s] #RC Statistics: 7573 Res, 3393 Ground Cap, 1040 XCap (Edge to Edge)
[05/28 12:16:54  18780s] #RC V/H edge ratio: 0.12, Avg V/H Edge Length: 620.79 (2515), Avg L-Edge Length: 2758.95 (4323)
[05/28 12:16:54  18780s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d.
[05/28 12:16:54  18780s] #Start writing RC data.
[05/28 12:16:54  18780s] #Finish writing RC data
[05/28 12:16:54  18780s] #Finish writing rcdb with 9766 nodes, 7577 edges, and 2270 xcaps
[05/28 12:16:54  18780s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14128.00 (MB), peak = 14558.50 (MB)
[05/28 12:16:54  18780s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d' ...
[05/28 12:16:54  18780s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d' for reading (mem: 14857.508M)
[05/28 12:16:54  18780s] Reading RCDB with compressed RC data.
[05/28 12:16:54  18780s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d' for content verification (mem: 14857.508M)
[05/28 12:16:54  18780s] Reading RCDB with compressed RC data.
[05/28 12:16:54  18780s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d': 0 access done (mem: 14857.508M)
[05/28 12:16:54  18780s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d': 0 access done (mem: 14857.508M)
[05/28 12:16:55  18781s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 14857.508M)
[05/28 12:16:55  18781s] Following multi-corner parasitics specified:
[05/28 12:16:55  18781s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d (rcdb)
[05/28 12:16:55  18781s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d' for reading (mem: 14857.508M)
[05/28 12:16:55  18781s] Reading RCDB with compressed RC data.
[05/28 12:16:55  18781s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d specified
[05/28 12:16:55  18781s] Cell TOP, hinst 
[05/28 12:16:55  18781s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d) for hinst (top) of cell (TOP);
[05/28 12:16:55  18781s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_1HgLMi.rcdb.d': 0 access done (mem: 14857.508M)
[05/28 12:16:55  18781s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=14857.508M)
[05/28 12:16:55  18781s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14857.508M)
[05/28 12:16:55  18781s] Reading RCDB with compressed RC data.
[05/28 12:16:55  18781s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 0 access done (mem: 14857.508M)
[05/28 12:16:55  18781s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=14857.508M)
[05/28 12:16:55  18781s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:00.0 mem: 14857.508M)
[05/28 12:16:55  18781s] #
[05/28 12:16:55  18781s] #Restore RCDB.
[05/28 12:16:55  18781s] #
[05/28 12:16:55  18781s] #Complete tQuantus RC extraction.
[05/28 12:16:55  18781s] #Cpu time = 00:00:07
[05/28 12:16:55  18781s] #Elapsed time = 00:00:10
[05/28 12:16:55  18781s] #Increased memory = 12.51 (MB)
[05/28 12:16:55  18781s] #Total memory = 14127.95 (MB)
[05/28 12:16:55  18781s] #Peak memory = 14558.50 (MB)
[05/28 12:16:55  18781s] #
[05/28 12:16:55  18781s] #0 inserted nodes are removed
[05/28 12:16:55  18781s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 12:16:55  18781s] ### export design design signature (1302): route=2127911449 fixed_route=2127911449 flt_obj=0 vio=759887915 swire=1905142130 shield_wire=1 net_attr=2063410387 dirty_area=0 del_dirty_area=0 cell=143782212 placement=1262287123 pin_access=812394774 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=735683048 sns=735683048
[05/28 12:16:56  18781s] ### import design signature (1303): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=812394774 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 12:16:56  18781s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:56  18781s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:56  18782s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:56  18782s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:16:56  18782s] #Start Design Signature (0)
[05/28 12:16:56  18782s] #Finish Inst Signature in MT(46303096)
[05/28 12:16:56  18782s] #Finish Net Signature in MT(105976300)
[05/28 12:16:56  18782s] #Finish SNet Signature in MT (163389142)
[05/28 12:16:56  18782s] #Run time and memory report for RC extraction:
[05/28 12:16:56  18782s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 12:16:56  18782s] #Run Statistics for snet signature:
[05/28 12:16:56  18782s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:16:56  18782s] #   Increased memory =     0.00 (MB), total memory = 14086.65 (MB), peak memory = 14558.50 (MB)
[05/28 12:16:56  18782s] #Run Statistics for Net Final Signature:
[05/28 12:16:56  18782s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:16:56  18782s] #   Increased memory =     0.00 (MB), total memory = 14086.64 (MB), peak memory = 14558.50 (MB)
[05/28 12:16:56  18782s] #Run Statistics for Net launch:
[05/28 12:16:56  18782s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:16:56  18782s] #   Increased memory =     0.00 (MB), total memory = 14086.64 (MB), peak memory = 14558.50 (MB)
[05/28 12:16:56  18782s] #Run Statistics for Net init_dbsNet_slist:
[05/28 12:16:56  18782s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:16:56  18782s] #   Increased memory =     0.00 (MB), total memory = 14086.64 (MB), peak memory = 14558.50 (MB)
[05/28 12:16:56  18782s] #Run Statistics for net signature:
[05/28 12:16:56  18782s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:16:56  18782s] #   Increased memory =     0.00 (MB), total memory = 14086.64 (MB), peak memory = 14558.50 (MB)
[05/28 12:16:56  18782s] #Run Statistics for inst signature:
[05/28 12:16:56  18782s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:16:56  18782s] #   Increased memory =    -1.28 (MB), total memory = 14086.64 (MB), peak memory = 14558.50 (MB)
[05/28 12:16:56  18782s] **optDesign ... cpu = 0:17:22, real = 0:18:03, mem = 14086.6M, totSessionCpu=5:13:02 **
[05/28 12:16:56  18782s] Starting delay calculation for Setup views
[05/28 12:16:56  18782s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 12:16:56  18782s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 12:16:56  18782s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 12:17:00  18783s] #################################################################################
[05/28 12:17:00  18783s] # Design Stage: PostRoute
[05/28 12:17:00  18783s] # Design Name: TOP
[05/28 12:17:00  18783s] # Design Mode: 22nm
[05/28 12:17:00  18783s] # Analysis Mode: MMMC OCV 
[05/28 12:17:00  18783s] # Parasitics Mode: SPEF/RCDB 
[05/28 12:17:00  18783s] # Signoff Settings: SI On 
[05/28 12:17:00  18783s] #################################################################################
[05/28 12:17:01  18784s] AAE_INFO: 1 threads acquired from CTE.
[05/28 12:17:01  18784s] Setting infinite Tws ...
[05/28 12:17:01  18784s] First Iteration Infinite Tw... 
[05/28 12:17:01  18784s] Calculate early delays in OCV mode...
[05/28 12:17:01  18784s] Calculate late delays in OCV mode...
[05/28 12:17:01  18784s] Topological Sorting (REAL = 0:00:00.0, MEM = 14837.7M, InitMEM = 14837.7M)
[05/28 12:17:01  18784s] Start delay calculation (fullDC) (1 T). (MEM=13572.1)
[05/28 12:17:01  18784s] End AAE Lib Interpolated Model. (MEM=14837.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:17:01  18784s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14837.672M)
[05/28 12:17:01  18784s] Reading RCDB with compressed RC data.
[05/28 12:17:01  18784s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14837.7M)
[05/28 12:17:01  18785s] Total number of fetched objects 2189
[05/28 12:17:01  18785s] AAE_INFO-618: Total number of nets in the design is 2192,  100.0 percent of the nets selected for SI analysis
[05/28 12:17:01  18785s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:17:01  18785s] End delay calculation. (MEM=13580.3 CPU=0:00:00.6 REAL=0:00:00.0)
[05/28 12:17:01  18785s] End delay calculation (fullDC). (MEM=13580.3 CPU=0:00:00.8 REAL=0:00:00.0)
[05/28 12:17:01  18785s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 12:17:01  18785s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 14863.4M) ***
[05/28 12:17:02  18785s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14871.4M)
[05/28 12:17:02  18785s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 12:17:02  18785s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14871.4M)
[05/28 12:17:02  18785s] Starting SI iteration 2
[05/28 12:17:02  18785s] Calculate early delays in OCV mode...
[05/28 12:17:02  18785s] Calculate late delays in OCV mode...
[05/28 12:17:02  18785s] Start delay calculation (fullDC) (1 T). (MEM=13581.9)
[05/28 12:17:02  18785s] End AAE Lib Interpolated Model. (MEM=14810.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:17:02  18785s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 12:17:02  18785s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 2189. 
[05/28 12:17:02  18785s] Total number of fetched objects 2189
[05/28 12:17:02  18785s] AAE_INFO-618: Total number of nets in the design is 2192,  0.1 percent of the nets selected for SI analysis
[05/28 12:17:02  18785s] End delay calculation. (MEM=13583.9 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 12:17:02  18785s] End delay calculation (fullDC). (MEM=13583.9 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 12:17:02  18785s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 14865.1M) ***
[05/28 12:17:02  18785s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:06.0 totSessionCpu=5:13:06 mem=14873.1M)
[05/28 12:17:02  18785s] End AAE Lib Interpolated Model. (MEM=14873.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:17:02  18785s] ** INFO: Initializing Glitch Interface
[05/28 12:17:02  18785s] Cell TOP LLGs are deleted
[05/28 12:17:02  18785s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:02  18785s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:02  18785s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14873.1M, EPOCH TIME: 1748449022.621126
[05/28 12:17:02  18785s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:02  18785s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:02  18785s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:14873.1M, EPOCH TIME: 1748449022.622006
[05/28 12:17:02  18785s] Max number of tech site patterns supported in site array is 256.
[05/28 12:17:02  18785s] Core basic site is GF22_DST
[05/28 12:17:02  18786s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 12:17:02  18786s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 12:17:02  18786s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 12:17:02  18786s] SiteArray: use 430,080 bytes
[05/28 12:17:02  18786s] SiteArray: current memory after site array memory allocation 14873.6M
[05/28 12:17:02  18786s] SiteArray: FP blocked sites are writable
[05/28 12:17:02  18786s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:14873.6M, EPOCH TIME: 1748449022.804793
[05/28 12:17:02  18786s] Process 336 wires and vias for routing blockage analysis
[05/28 12:17:02  18786s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:14873.6M, EPOCH TIME: 1748449022.804964
[05/28 12:17:02  18786s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 12:17:02  18786s] Atter site array init, number of instance map data is 0.
[05/28 12:17:02  18786s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.262, MEM:14873.6M, EPOCH TIME: 1748449022.883622
[05/28 12:17:02  18786s] 
[05/28 12:17:02  18786s] 
[05/28 12:17:02  18786s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:17:02  18786s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.264, MEM:14873.6M, EPOCH TIME: 1748449022.885438
[05/28 12:17:02  18786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:02  18786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:02  18786s] ** INFO: Initializing Glitch Interface
[05/28 12:17:02  18786s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.523  | 49.539  | 49.523  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     96 (96)      |    -68     |     97 (97)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 22.500%
       (92.263% with Fillers)
------------------------------------------------------------------

[05/28 12:17:02  18786s] **optDesign ... cpu = 0:17:27, real = 0:18:09, mem = 13584.3M, totSessionCpu=5:13:06 **
[05/28 12:17:02  18786s] Begin: Collecting metrics
[05/28 12:17:03  18786s] 
 --------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary    |    49.529 | 49.529 |   0 |       14.36 | 0:00:26  |        7789 |    0 |   0 |
| hold_fixing        |           | 49.529 |   0 |       44.28 | 0:05:06  |       12719 |      |     |
| pre_route_summary  |    49.529 | 49.529 |   0 |       22.50 | 0:00:01  |       12702 |    0 |   0 |
| eco_route          |           |        |     |             | 0:09:54  |       14802 |      |     |
| post_route_summary |    49.523 | 49.523 |   0 |       22.50 | 0:00:07  |       14835 |    0 |   0 |
 --------------------------------------------------------------------------------------------------- 
[05/28 12:17:03  18786s] Ending "collect_metrics" (total cpu=0:00:00.6, real=0:00:01.0, peak res=14105.0M, current mem=13584.3M)

[05/28 12:17:03  18786s] End: Collecting metrics
[05/28 12:17:03  18786s] Executing marking Critical Nets1
[05/28 12:17:03  18786s] ** INFO: Initializing Glitch Interface
[05/28 12:17:03  18786s] ** INFO: Initializing Glitch Cache
[05/28 12:17:03  18786s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[05/28 12:17:03  18786s] **INFO: flowCheckPoint #13 OptimizationRecovery
[05/28 12:17:03  18786s] Running postRoute recovery in postEcoRoute mode
[05/28 12:17:03  18786s] **optDesign ... cpu = 0:17:27, real = 0:18:10, mem = 13584.3M, totSessionCpu=5:13:07 **
[05/28 12:17:03  18786s] ** INFO: Initializing Glitch Interface
[05/28 12:17:03  18786s]   Timing/DRV Snapshot: (TGT)
[05/28 12:17:03  18786s]      Weighted WNS: 0.000
[05/28 12:17:03  18786s]       All  PG WNS: 0.000
[05/28 12:17:03  18786s]       High PG WNS: 0.000
[05/28 12:17:03  18786s]       All  PG TNS: 0.000
[05/28 12:17:03  18786s]       High PG TNS: 0.000
[05/28 12:17:03  18786s]       Low  PG TNS: 0.000
[05/28 12:17:03  18786s]          Tran DRV: 0 (0)
[05/28 12:17:03  18786s]           Cap DRV: 0 (0)
[05/28 12:17:03  18786s]        Fanout DRV: 0 (0)
[05/28 12:17:03  18786s]            Glitch: 0 (0)
[05/28 12:17:03  18786s]    Category Slack: { [L, 49.523] [H, 49.539] }
[05/28 12:17:03  18786s] 
[05/28 12:17:03  18786s] Checking setup slack degradation ...
[05/28 12:17:03  18786s] 
[05/28 12:17:03  18786s] Recovery Manager:
[05/28 12:17:03  18786s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/28 12:17:03  18786s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/28 12:17:03  18786s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/28 12:17:03  18786s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/28 12:17:03  18786s] 
[05/28 12:17:03  18786s] Checking DRV degradation...
[05/28 12:17:03  18786s] 
[05/28 12:17:03  18786s] Recovery Manager:
[05/28 12:17:03  18786s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 12:17:03  18786s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 12:17:03  18786s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 12:17:03  18786s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 12:17:03  18786s] 
[05/28 12:17:03  18786s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 12:17:03  18786s] ** INFO Cleaning up Glitch Interface
[05/28 12:17:03  18786s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=14834.95M, totSessionCpu=5:13:07).
[05/28 12:17:03  18786s] **optDesign ... cpu = 0:17:27, real = 0:18:10, mem = 13584.3M, totSessionCpu=5:13:07 **
[05/28 12:17:03  18786s] 
[05/28 12:17:03  18786s] Latch borrow mode reset to max_borrow
[05/28 12:17:04  18787s] **INFO: flowCheckPoint #14 FinalSummary
[05/28 12:17:04  18787s] OPTC: user 20.0
[05/28 12:17:04  18787s] Reported timing to dir ./timingReports
[05/28 12:17:04  18787s] **optDesign ... cpu = 0:17:28, real = 0:18:11, mem = 13583.6M, totSessionCpu=5:13:07 **
[05/28 12:17:04  18787s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14827.0M, EPOCH TIME: 1748449024.627688
[05/28 12:17:04  18787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:04  18787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:04  18787s] 
[05/28 12:17:04  18787s] 
[05/28 12:17:04  18787s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:17:04  18787s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.259, MEM:14827.0M, EPOCH TIME: 1748449024.886500
[05/28 12:17:04  18787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:04  18787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:04  18787s] Saving timing graph ...
[05/28 12:17:05  18788s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/opt_timing_graph_4ic7Rm
[05/28 12:17:05  18788s] Disk Usage:
[05/28 12:17:05  18788s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 12:17:05  18788s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35563264 121723136  23% /users/ssokolovskiy
[05/28 12:17:05  18788s] Done save timing graph
[05/28 12:17:05  18788s] Disk Usage:
[05/28 12:17:05  18788s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 12:17:05  18788s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35563264 121723136  23% /users/ssokolovskiy
[05/28 12:17:05  18788s] 
[05/28 12:17:05  18788s] TimeStamp Deleting Cell Server Begin ...
[05/28 12:17:06  18788s] 
[05/28 12:17:06  18788s] TimeStamp Deleting Cell Server End ...
[05/28 12:17:06  18788s] Starting delay calculation for Hold views
[05/28 12:17:07  18789s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 12:17:07  18789s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 12:17:07  18789s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 12:17:10  18791s] #################################################################################
[05/28 12:17:10  18791s] # Design Stage: PostRoute
[05/28 12:17:10  18791s] # Design Name: TOP
[05/28 12:17:10  18791s] # Design Mode: 22nm
[05/28 12:17:10  18791s] # Analysis Mode: MMMC OCV 
[05/28 12:17:10  18791s] # Parasitics Mode: SPEF/RCDB 
[05/28 12:17:10  18791s] # Signoff Settings: SI On 
[05/28 12:17:10  18791s] #################################################################################
[05/28 12:17:10  18791s] AAE_INFO: 1 threads acquired from CTE.
[05/28 12:17:10  18791s] Setting infinite Tws ...
[05/28 12:17:10  18791s] First Iteration Infinite Tw... 
[05/28 12:17:10  18791s] Calculate late delays in OCV mode...
[05/28 12:17:10  18791s] Calculate early delays in OCV mode...
[05/28 12:17:10  18791s] Topological Sorting (REAL = 0:00:00.0, MEM = 14849.4M, InitMEM = 14849.4M)
[05/28 12:17:10  18791s] Start delay calculation (fullDC) (1 T). (MEM=13609)
[05/28 12:17:10  18791s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 12:17:10  18791s] End AAE Lib Interpolated Model. (MEM=14849.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:17:11  18791s] Total number of fetched objects 2189
[05/28 12:17:11  18791s] AAE_INFO-618: Total number of nets in the design is 2192,  100.0 percent of the nets selected for SI analysis
[05/28 12:17:11  18792s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:17:11  18792s] End delay calculation. (MEM=13618.1 CPU=0:00:00.6 REAL=0:00:01.0)
[05/28 12:17:11  18792s] End delay calculation (fullDC). (MEM=13618.1 CPU=0:00:00.9 REAL=0:00:01.0)
[05/28 12:17:11  18792s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 12:17:11  18792s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 14857.0M) ***
[05/28 12:17:11  18792s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14865.0M)
[05/28 12:17:11  18792s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 12:17:11  18792s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14865.0M)
[05/28 12:17:11  18792s] Starting SI iteration 2
[05/28 12:17:12  18792s] Calculate late delays in OCV mode...
[05/28 12:17:12  18792s] Calculate early delays in OCV mode...
[05/28 12:17:12  18792s] Start delay calculation (fullDC) (1 T). (MEM=13581.8)
[05/28 12:17:12  18792s] End AAE Lib Interpolated Model. (MEM=14803.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:17:12  18793s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 12:17:12  18793s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 2189. 
[05/28 12:17:12  18793s] Total number of fetched objects 2189
[05/28 12:17:12  18793s] AAE_INFO-618: Total number of nets in the design is 2192,  32.3 percent of the nets selected for SI analysis
[05/28 12:17:12  18793s] End delay calculation. (MEM=13583.8 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 12:17:12  18793s] End delay calculation (fullDC). (MEM=13583.8 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 12:17:12  18793s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 14857.8M) ***
[05/28 12:17:12  18793s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:06.0 totSessionCpu=5:13:13 mem=14865.8M)
[05/28 12:17:13  18793s] Restoring timing graph ...
[05/28 12:17:15  18795s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/28 12:17:15  18795s] Done restore timing graph
[05/28 12:17:16  18795s] ** INFO: Initializing Glitch Interface
[05/28 12:17:17  18796s] ** INFO: Initializing Glitch Interface
[05/28 12:17:18  18796s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.523  | 49.539  | 49.523  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.004  | -0.006  |
|           TNS (ns):| -0.016  | -0.007  | -0.009  |
|    Violating Paths:|   10    |    7    |    3    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     96 (96)      |    -68     |     97 (97)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 22.500%
       (92.263% with Fillers)
------------------------------------------------------------------

[05/28 12:17:18  18796s] *** Final Summary (holdfix) CPU=0:00:08.6, REAL=0:00:14.0, MEM=14881.2M
[05/28 12:17:18  18796s] Begin: Collecting metrics
[05/28 12:17:18  18796s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 12:17:18  18796s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 12:17:18      0s] *** QThread MetricCollect [begin] (optDesign #5) : mem = 0.2M
[05/28 12:17:19      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.4, real=0:00:01.0, peak res=13593.1M, current mem=13175.8M)
[05/28 12:17:19      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.5, real=0:00:00.0, peak res=13211.8M, current mem=13202.5M)
[05/28 12:17:19      1s] *** QThread MetricCollect [finish] (optDesign #5) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), mem = 0.2M
[05/28 12:17:19      1s] 
[05/28 12:17:19      1s] =============================================================================================
[05/28 12:17:19      1s]  Step TAT Report : QThreadWorker #1 / optDesign #5                              23.10-p003_1
[05/28 12:17:19      1s] =============================================================================================
[05/28 12:17:19      1s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:17:19      1s] ---------------------------------------------------------------------------------------------
[05/28 12:17:19      1s] [ MISC                   ]          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 12:17:19      1s] ---------------------------------------------------------------------------------------------
[05/28 12:17:19      1s]  QThreadWorker #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 12:17:19      1s] ---------------------------------------------------------------------------------------------
[05/28 12:17:19      1s] 

[05/28 12:17:20  18796s]  
_______________________________________________________________________
[05/28 12:17:20  18796s]  --------------------------------------------------------------------------------------------------- 
[05/28 12:17:20  18796s] | Snapshot           | WNS                | TNS | Density (%) | Resource               | DRVs       |
[05/28 12:17:20  18796s] |                    | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
[05/28 12:17:20  18796s] |--------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
[05/28 12:17:20  18796s] | initial_summary    |    49.529 | 49.529 |   0 |       14.36 | 0:00:26  |        7789 |    0 |   0 |
[05/28 12:17:20  18796s] | hold_fixing        |           | 49.529 |   0 |       44.28 | 0:05:06  |       12719 |      |     |
[05/28 12:17:20  18796s] | pre_route_summary  |    49.529 | 49.529 |   0 |       22.50 | 0:00:01  |       12702 |    0 |   0 |
[05/28 12:17:20  18796s] | eco_route          |           |        |     |             | 0:09:54  |       14802 |      |     |
[05/28 12:17:20  18796s] | post_route_summary |    49.523 | 49.523 |   0 |       22.50 | 0:00:07  |       14835 |    0 |   0 |
[05/28 12:17:20  18796s] | final_summary      |    49.539 | 49.523 |   0 |       22.50 | 0:00:16  |       14881 |    0 |   0 |
[05/28 12:17:20  18796s]  --------------------------------------------------------------------------------------------------- 
[05/28 12:17:20  18797s] Ending "collect_metrics" (total cpu=0:00:01.0, real=0:00:02.0, peak res=14178.2M, current mem=14178.2M)

[05/28 12:17:20  18797s] End: Collecting metrics
[05/28 12:17:20  18797s] **optDesign ... cpu = 0:17:37, real = 0:18:27, mem = 14178.2M, totSessionCpu=5:13:17 **
[05/28 12:17:20  18797s]  ReSet Options after AAE Based Opt flow 
[05/28 12:17:20  18797s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 12:17:21  18797s] *** Finished optDesign ***
[05/28 12:17:21  18797s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 12:17:21  18797s] UM:*                                                                   final
[05/28 12:17:21  18797s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 12:17:21  18797s] UM:*                                                                   opt_design_postroute_hold
[05/28 12:17:21  18797s] Info: Summary of CRR changes:
[05/28 12:17:21  18797s]       - Timing transform commits:       0
[05/28 12:17:21  18797s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14881.2M)
[05/28 12:17:21  18798s] Info: Destroy the CCOpt slew target map.
[05/28 12:17:21  18798s] 
[05/28 12:17:21  18798s] *** Summary of all messages that are not suppressed in this session:
[05/28 12:17:21  18798s] Severity  ID               Count  Summary                                  
[05/28 12:17:21  18798s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/28 12:17:21  18798s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[05/28 12:17:21  18798s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/28 12:17:21  18798s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/28 12:17:21  18798s] WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
[05/28 12:17:21  18798s] *** Message Summary: 66 warning(s), 0 error(s)
[05/28 12:17:21  18798s] 
[05/28 12:17:21  18798s] clean pInstBBox. size 0
[05/28 12:17:21  18798s] Cell TOP LLGs are deleted
[05/28 12:17:21  18798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:21  18798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:17:21  18798s] Info: pop threads available for lower-level modules during optimization.
[05/28 12:17:21  18798s] *** optDesign #5 [finish] () : cpu/real = 0:17:38.4/0:18:28.0 (1.0), totSession cpu/real = 5:13:18.1/18:34:28.7 (0.3), mem = 14873.2M
[05/28 12:17:21  18798s] 
[05/28 12:17:21  18798s] =============================================================================================
[05/28 12:17:21  18798s]  Final TAT Report : optDesign #5                                                23.10-p003_1
[05/28 12:17:21  18798s] =============================================================================================
[05/28 12:17:21  18798s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:17:21  18798s] ---------------------------------------------------------------------------------------------
[05/28 12:17:21  18798s] [ InitOpt                ]      1   0:00:04.0  (   0.4 % )     0:00:04.2 /  0:00:04.2    1.0
[05/28 12:17:21  18798s] [ HoldOpt                ]      1   0:05:04.8  (  27.5 % )     0:05:05.4 /  0:04:41.7    0.9
[05/28 12:17:21  18798s] [ ViewPruning            ]      3   0:00:02.7  (   0.2 % )     0:00:02.8 /  0:00:02.8    1.0
[05/28 12:17:21  18798s] [ BuildHoldData          ]      1   0:00:07.8  (   0.7 % )     0:00:26.7 /  0:00:19.3    0.7
[05/28 12:17:21  18798s] [ OptSummaryReport       ]      6   0:00:05.1  (   0.5 % )     0:00:15.1 /  0:00:09.7    0.6
[05/28 12:17:21  18798s] [ MetricReport           ]      6   0:00:05.1  (   0.5 % )     0:00:05.1 /  0:00:03.7    0.7
[05/28 12:17:21  18798s] [ DrvReport              ]      8   0:00:02.7  (   0.2 % )     0:00:02.7 /  0:00:00.5    0.2
[05/28 12:17:21  18798s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:17:21  18798s] [ CellServerInit         ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:17:21  18798s] [ LibAnalyzerInit        ]      1   0:00:02.5  (   0.2 % )     0:00:02.5 /  0:00:02.5    1.0
[05/28 12:17:21  18798s] [ CheckPlace             ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:17:21  18798s] [ RefinePlace            ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 12:17:21  18798s] [ AddFiller              ]      1   0:02:03.7  (  11.2 % )     0:02:03.7 /  0:01:55.6    0.9
[05/28 12:17:21  18798s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:17:21  18798s] [ EcoRoute               ]      1   0:09:54.3  (  53.6 % )     0:09:54.3 /  0:09:58.7    1.0
[05/28 12:17:21  18798s] [ ExtractRC              ]      2   0:00:21.2  (   1.9 % )     0:00:21.2 /  0:00:16.1    0.8
[05/28 12:17:21  18798s] [ UpdateTimingGraph      ]     13   0:00:18.7  (   1.7 % )     0:00:31.3 /  0:00:19.9    0.6
[05/28 12:17:21  18798s] [ FullDelayCalc          ]      8   0:00:08.6  (   0.8 % )     0:00:08.6 /  0:00:06.0    0.7
[05/28 12:17:21  18798s] [ TimingUpdate           ]     24   0:00:02.1  (   0.2 % )     0:00:02.1 /  0:00:01.4    0.7
[05/28 12:17:21  18798s] [ TimingReport           ]      8   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:17:21  18798s] [ GenerateReports        ]      2   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.3    0.9
[05/28 12:17:21  18798s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:17:21  18798s] [ MISC                   ]          0:00:02.6  (   0.2 % )     0:00:02.6 /  0:00:02.5    1.0
[05/28 12:17:21  18798s] ---------------------------------------------------------------------------------------------
[05/28 12:17:21  18798s]  optDesign #5 TOTAL                 0:18:28.0  ( 100.0 % )     0:18:28.0 /  0:17:38.4    1.0
[05/28 12:17:21  18798s] ---------------------------------------------------------------------------------------------
[05/28 12:17:21  18798s] 
[05/28 12:18:03  18807s] invalid command name "optDesgn"
[05/28 12:18:36  18813s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[05/28 12:18:36  18813s] *** timeDesign #9 [begin] () : totSession cpu/real = 5:13:33.7/18:35:43.2 (0.3), mem = 14873.2M
[05/28 12:18:36  18813s]  Reset EOS DB
[05/28 12:18:36  18813s] Ignoring AAE DB Resetting ...
[05/28 12:18:36  18813s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 4376 access done (mem: 14873.164M)
[05/28 12:18:36  18813s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 12:18:36  18813s] #Start Design Signature (0)
[05/28 12:18:36  18813s] #Finish Inst Signature in MT(46303096)
[05/28 12:18:36  18813s] #Finish Net Signature in MT(105976300)
[05/28 12:18:36  18813s] #Finish SNet Signature in MT (163389142)
[05/28 12:18:36  18813s] #Run time and memory report for RC extraction:
[05/28 12:18:36  18813s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 12:18:36  18813s] #Run Statistics for snet signature:
[05/28 12:18:36  18813s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:36  18813s] #   Increased memory =     0.00 (MB), total memory = 14071.20 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:36  18813s] #Run Statistics for Net Final Signature:
[05/28 12:18:36  18813s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:36  18813s] #   Increased memory =     0.00 (MB), total memory = 14071.19 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:36  18813s] #Run Statistics for Net launch:
[05/28 12:18:36  18813s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:36  18813s] #   Increased memory =     0.00 (MB), total memory = 14071.19 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:36  18813s] #Run Statistics for Net init_dbsNet_slist:
[05/28 12:18:36  18813s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:36  18813s] #   Increased memory =     0.00 (MB), total memory = 14071.19 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:36  18813s] #Run Statistics for net signature:
[05/28 12:18:36  18813s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:36  18813s] #   Increased memory =     0.00 (MB), total memory = 14071.19 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:36  18813s] #Run Statistics for inst signature:
[05/28 12:18:36  18813s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:36  18813s] #   Increased memory =  -106.90 (MB), total memory = 14071.19 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:36  18813s] tQuantus: Original signature = 163389142, new signature = 163389142
[05/28 12:18:36  18813s] tQuantus: Design is clean by design signature
[05/28 12:18:36  18813s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14786.164M)
[05/28 12:18:36  18813s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 0 access done (mem: 14786.164M)
[05/28 12:18:36  18813s] The design is extracted. Skipping TQuantus.
[05/28 12:18:36  18813s] Effort level <high> specified for reg2reg path_group
[05/28 12:18:37  18814s] Cell TOP LLGs are deleted
[05/28 12:18:37  18814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:18:37  18814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:18:37  18814s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14764.0M, EPOCH TIME: 1748449117.719233
[05/28 12:18:37  18814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:18:37  18814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:18:37  18814s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:14764.0M, EPOCH TIME: 1748449117.720026
[05/28 12:18:37  18814s] Max number of tech site patterns supported in site array is 256.
[05/28 12:18:37  18814s] Core basic site is GF22_DST
[05/28 12:18:37  18814s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 12:18:37  18814s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 12:18:37  18814s] Fast DP-INIT is on for default
[05/28 12:18:37  18814s] Atter site array init, number of instance map data is 0.
[05/28 12:18:37  18814s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.265, MEM:14764.0M, EPOCH TIME: 1748449117.985128
[05/28 12:18:37  18814s] 
[05/28 12:18:37  18814s] 
[05/28 12:18:37  18814s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:18:37  18814s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.268, MEM:14764.0M, EPOCH TIME: 1748449117.986848
[05/28 12:18:38  18814s] Cell TOP LLGs are deleted
[05/28 12:18:38  18814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:18:38  18814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:18:38  18814s] OPTC: user 20.0
[05/28 12:18:38  18814s] Starting delay calculation for Hold views
[05/28 12:18:38  18815s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 12:18:38  18815s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 12:18:38  18815s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 12:18:42  18816s] #################################################################################
[05/28 12:18:42  18816s] # Design Stage: PostRoute
[05/28 12:18:42  18816s] # Design Name: TOP
[05/28 12:18:42  18816s] # Design Mode: 22nm
[05/28 12:18:42  18816s] # Analysis Mode: MMMC OCV 
[05/28 12:18:42  18816s] # Parasitics Mode: SPEF/RCDB 
[05/28 12:18:42  18816s] # Signoff Settings: SI On 
[05/28 12:18:42  18816s] #################################################################################
[05/28 12:18:42  18816s] AAE_INFO: 1 threads acquired from CTE.
[05/28 12:18:42  18816s] Setting infinite Tws ...
[05/28 12:18:42  18816s] First Iteration Infinite Tw... 
[05/28 12:18:42  18816s] Calculate late delays in OCV mode...
[05/28 12:18:42  18816s] Calculate early delays in OCV mode...
[05/28 12:18:42  18816s] Topological Sorting (REAL = 0:00:00.0, MEM = 14773.6M, InitMEM = 14773.6M)
[05/28 12:18:42  18816s] Start delay calculation (fullDC) (1 T). (MEM=13494.3)
[05/28 12:18:42  18816s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 12:18:42  18816s] End AAE Lib Interpolated Model. (MEM=14773.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:18:42  18816s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14773.586M)
[05/28 12:18:42  18816s] Reading RCDB with compressed RC data.
[05/28 12:18:42  18817s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14789.6M)
[05/28 12:18:43  18817s] Total number of fetched objects 2189
[05/28 12:18:43  18817s] AAE_INFO-618: Total number of nets in the design is 2192,  100.0 percent of the nets selected for SI analysis
[05/28 12:18:43  18817s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:18:43  18817s] End delay calculation. (MEM=13508.2 CPU=0:00:00.6 REAL=0:00:01.0)
[05/28 12:18:43  18817s] End delay calculation (fullDC). (MEM=13508.2 CPU=0:00:00.8 REAL=0:00:01.0)
[05/28 12:18:43  18817s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 12:18:43  18817s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 14795.7M) ***
[05/28 12:18:43  18817s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14803.7M)
[05/28 12:18:43  18817s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 12:18:43  18817s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14803.7M)
[05/28 12:18:43  18817s] Starting SI iteration 2
[05/28 12:18:43  18818s] Calculate late delays in OCV mode...
[05/28 12:18:43  18818s] Calculate early delays in OCV mode...
[05/28 12:18:43  18818s] Start delay calculation (fullDC) (1 T). (MEM=13466.7)
[05/28 12:18:43  18818s] End AAE Lib Interpolated Model. (MEM=14720.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:18:43  18818s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14722.9M)
[05/28 12:18:43  18818s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 12:18:43  18818s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 2189. 
[05/28 12:18:43  18818s] Total number of fetched objects 2189
[05/28 12:18:43  18818s] AAE_INFO-618: Total number of nets in the design is 2192,  32.3 percent of the nets selected for SI analysis
[05/28 12:18:43  18818s] End delay calculation. (MEM=13468.8 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 12:18:43  18818s] End delay calculation (fullDC). (MEM=13468.8 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 12:18:43  18818s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 14777.5M) ***
[05/28 12:18:43  18818s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:05.0 totSessionCpu=5:13:39 mem=14785.5M)
[05/28 12:18:44  18818s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.004  | -0.006  |
|           TNS (ns):| -0.016  | -0.007  | -0.009  |
|    Violating Paths:|   10    |    7    |    3    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 22.500%
       (92.263% with Fillers)
------------------------------------------------------------------

[05/28 12:18:44  18818s] Reported timing to dir timingReports
[05/28 12:18:44  18818s] Total CPU time: 5.15 sec
[05/28 12:18:44  18818s] Total Real time: 8.0 sec
[05/28 12:18:44  18818s] Total Memory Usage: 14689.800781 Mbytes
[05/28 12:18:44  18818s] Reset AAE Options
[05/28 12:18:44  18818s] *** timeDesign #9 [finish] () : cpu/real = 0:00:05.1/0:00:07.7 (0.7), totSession cpu/real = 5:13:38.8/18:35:50.9 (0.3), mem = 14689.8M
[05/28 12:18:44  18818s] 
[05/28 12:18:44  18818s] =============================================================================================
[05/28 12:18:44  18818s]  Final TAT Report : timeDesign #9                                               23.10-p003_1
[05/28 12:18:44  18818s] =============================================================================================
[05/28 12:18:44  18818s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:18:44  18818s] ---------------------------------------------------------------------------------------------
[05/28 12:18:44  18818s] [ OptSummaryReport       ]      1   0:00:00.3  (   4.2 % )     0:00:06.4 /  0:00:04.3    0.7
[05/28 12:18:44  18818s] [ ExtractRC              ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:18:44  18818s] [ UpdateTimingGraph      ]      1   0:00:04.6  (  59.2 % )     0:00:05.9 /  0:00:03.8    0.6
[05/28 12:18:44  18818s] [ FullDelayCalc          ]      2   0:00:01.3  (  16.1 % )     0:00:01.3 /  0:00:01.2    1.0
[05/28 12:18:44  18818s] [ TimingUpdate           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.8
[05/28 12:18:44  18818s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 12:18:44  18818s] [ GenerateReports        ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:18:44  18818s] [ MISC                   ]          0:00:01.1  (  14.6 % )     0:00:01.1 /  0:00:00.6    0.6
[05/28 12:18:44  18818s] ---------------------------------------------------------------------------------------------
[05/28 12:18:44  18818s]  timeDesign #9 TOTAL                0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:05.1    0.7
[05/28 12:18:44  18818s] ---------------------------------------------------------------------------------------------
[05/28 12:18:44  18818s] 
[05/28 12:18:57  18821s] <CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
[05/28 12:18:57  18821s] *** timeDesign #10 [begin] () : totSession cpu/real = 5:13:41.3/18:36:04.1 (0.3), mem = 14689.8M
[05/28 12:18:57  18821s]  Reset EOS DB
[05/28 12:18:57  18821s] Ignoring AAE DB Resetting ...
[05/28 12:18:57  18821s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 2929 access done (mem: 14689.801M)
[05/28 12:18:57  18821s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 12:18:57  18821s] #Start Design Signature (0)
[05/28 12:18:57  18821s] #Finish Inst Signature in MT(46303096)
[05/28 12:18:57  18821s] #Finish Net Signature in MT(105976300)
[05/28 12:18:57  18821s] #Finish SNet Signature in MT (163389142)
[05/28 12:18:57  18821s] #Run time and memory report for RC extraction:
[05/28 12:18:57  18821s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 12:18:57  18821s] #Run Statistics for snet signature:
[05/28 12:18:57  18821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:57  18821s] #   Increased memory =     0.00 (MB), total memory = 13417.82 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:57  18821s] #Run Statistics for Net Final Signature:
[05/28 12:18:57  18821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:57  18821s] #   Increased memory =     0.00 (MB), total memory = 13417.81 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:57  18821s] #Run Statistics for Net launch:
[05/28 12:18:57  18821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:57  18821s] #   Increased memory =     0.00 (MB), total memory = 13417.81 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:57  18821s] #Run Statistics for Net init_dbsNet_slist:
[05/28 12:18:57  18821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:57  18821s] #   Increased memory =     0.00 (MB), total memory = 13417.81 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:57  18821s] #Run Statistics for net signature:
[05/28 12:18:57  18821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:57  18821s] #   Increased memory =     0.00 (MB), total memory = 13417.81 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:57  18821s] #Run Statistics for inst signature:
[05/28 12:18:57  18821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:18:57  18821s] #   Increased memory =    -0.13 (MB), total memory = 13417.81 (MB), peak memory = 14558.50 (MB)
[05/28 12:18:57  18821s] tQuantus: Original signature = 163389142, new signature = 163389142
[05/28 12:18:57  18821s] tQuantus: Design is clean by design signature
[05/28 12:18:57  18821s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14697.805M)
[05/28 12:18:57  18821s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 0 access done (mem: 14697.805M)
[05/28 12:18:57  18821s] The design is extracted. Skipping TQuantus.
[05/28 12:18:57  18821s] Starting delay calculation for Setup views
[05/28 12:18:57  18821s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 12:18:57  18821s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 12:18:57  18821s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 12:19:01  18823s] #################################################################################
[05/28 12:19:01  18823s] # Design Stage: PostRoute
[05/28 12:19:01  18823s] # Design Name: TOP
[05/28 12:19:01  18823s] # Design Mode: 22nm
[05/28 12:19:01  18823s] # Analysis Mode: MMMC OCV 
[05/28 12:19:01  18823s] # Parasitics Mode: SPEF/RCDB 
[05/28 12:19:01  18823s] # Signoff Settings: SI On 
[05/28 12:19:01  18823s] #################################################################################
[05/28 12:19:02  18823s] AAE_INFO: 1 threads acquired from CTE.
[05/28 12:19:02  18823s] Setting infinite Tws ...
[05/28 12:19:02  18823s] First Iteration Infinite Tw... 
[05/28 12:19:02  18823s] Calculate early delays in OCV mode...
[05/28 12:19:02  18823s] Calculate late delays in OCV mode...
[05/28 12:19:02  18823s] Topological Sorting (REAL = 0:00:00.0, MEM = 14725.0M, InitMEM = 14725.0M)
[05/28 12:19:02  18823s] Start delay calculation (fullDC) (1 T). (MEM=13454.7)
[05/28 12:19:02  18823s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 12:19:02  18823s] End AAE Lib Interpolated Model. (MEM=14725 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:19:02  18823s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14724.969M)
[05/28 12:19:02  18823s] Reading RCDB with compressed RC data.
[05/28 12:19:02  18823s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14749.0M)
[05/28 12:19:02  18824s] Total number of fetched objects 2189
[05/28 12:19:02  18824s] AAE_INFO-618: Total number of nets in the design is 2192,  100.0 percent of the nets selected for SI analysis
[05/28 12:19:02  18824s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:19:02  18824s] End delay calculation. (MEM=13465.9 CPU=0:00:00.6 REAL=0:00:00.0)
[05/28 12:19:02  18824s] End delay calculation (fullDC). (MEM=13465.9 CPU=0:00:00.8 REAL=0:00:00.0)
[05/28 12:19:02  18824s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 12:19:02  18824s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 14774.7M) ***
[05/28 12:19:03  18824s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14782.7M)
[05/28 12:19:03  18824s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 12:19:03  18824s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14782.7M)
[05/28 12:19:03  18824s] Starting SI iteration 2
[05/28 12:19:03  18824s] Calculate early delays in OCV mode...
[05/28 12:19:03  18824s] Calculate late delays in OCV mode...
[05/28 12:19:03  18824s] Start delay calculation (fullDC) (1 T). (MEM=13471.3)
[05/28 12:19:03  18824s] End AAE Lib Interpolated Model. (MEM=14724.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:19:03  18825s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 12:19:03  18825s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 2189. 
[05/28 12:19:03  18825s] Total number of fetched objects 2189
[05/28 12:19:03  18825s] AAE_INFO-618: Total number of nets in the design is 2192,  0.1 percent of the nets selected for SI analysis
[05/28 12:19:03  18825s] End delay calculation. (MEM=13473.4 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 12:19:03  18825s] End delay calculation (fullDC). (MEM=13473.4 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 12:19:03  18825s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 14779.5M) ***
[05/28 12:19:03  18825s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:06.0 totSessionCpu=5:13:45 mem=14787.5M)
[05/28 12:19:03  18825s] Effort level <high> specified for reg2reg path_group
[05/28 12:19:04  18825s] Cell TOP LLGs are deleted
[05/28 12:19:04  18825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:04  18825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:04  18825s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14727.5M, EPOCH TIME: 1748449144.378087
[05/28 12:19:04  18825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:04  18825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:04  18825s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:14727.5M, EPOCH TIME: 1748449144.379966
[05/28 12:19:04  18825s] Max number of tech site patterns supported in site array is 256.
[05/28 12:19:04  18825s] Core basic site is GF22_DST
[05/28 12:19:04  18825s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 12:19:04  18825s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 12:19:04  18825s] Fast DP-INIT is on for default
[05/28 12:19:04  18825s] Atter site array init, number of instance map data is 0.
[05/28 12:19:04  18825s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.280, REAL:0.275, MEM:14727.5M, EPOCH TIME: 1748449144.655357
[05/28 12:19:04  18825s] 
[05/28 12:19:04  18825s] 
[05/28 12:19:04  18825s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:19:04  18825s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.279, MEM:14727.5M, EPOCH TIME: 1748449144.657130
[05/28 12:19:04  18825s] Cell TOP LLGs are deleted
[05/28 12:19:04  18825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:04  18825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:05  18826s] ** INFO: Initializing Glitch Interface
[05/28 12:19:06  18826s] ** INFO: Initializing Glitch Interface
[05/28 12:19:07  18826s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.523  | 49.539  | 49.523  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     96 (96)      |    -68     |     97 (97)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 22.500%
       (92.263% with Fillers)
------------------------------------------------------------------

[05/28 12:19:07  18826s] Reported timing to dir timingReports
[05/28 12:19:07  18826s] Total CPU time: 5.16 sec
[05/28 12:19:07  18826s] Total Real time: 10.0 sec
[05/28 12:19:07  18826s] Total Memory Usage: 14741.78125 Mbytes
[05/28 12:19:07  18826s] Reset AAE Options
[05/28 12:19:07  18826s] Info: pop threads available for lower-level modules during optimization.
[05/28 12:19:07  18826s] *** timeDesign #10 [finish] () : cpu/real = 0:00:05.2/0:00:10.2 (0.5), totSession cpu/real = 5:13:46.5/18:36:14.2 (0.3), mem = 14741.8M
[05/28 12:19:07  18826s] 
[05/28 12:19:07  18826s] =============================================================================================
[05/28 12:19:07  18826s]  Final TAT Report : timeDesign #10                                              23.10-p003_1
[05/28 12:19:07  18826s] =============================================================================================
[05/28 12:19:07  18826s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:19:07  18826s] ---------------------------------------------------------------------------------------------
[05/28 12:19:07  18826s] [ OptSummaryReport       ]      1   0:00:00.3  (   3.3 % )     0:00:03.1 /  0:00:00.8    0.3
[05/28 12:19:07  18826s] [ DrvReport              ]      1   0:00:02.4  (  23.3 % )     0:00:02.4 /  0:00:00.1    0.1
[05/28 12:19:07  18826s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 12:19:07  18826s] [ UpdateTimingGraph      ]      2   0:00:04.6  (  45.4 % )     0:00:06.4 /  0:00:04.0    0.6
[05/28 12:19:07  18826s] [ FullDelayCalc          ]      2   0:00:01.6  (  16.2 % )     0:00:01.6 /  0:00:01.3    0.8
[05/28 12:19:07  18826s] [ TimingUpdate           ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 12:19:07  18826s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 12:19:07  18826s] [ GenerateReports        ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 12:19:07  18826s] [ MISC                   ]          0:00:00.7  (   7.2 % )     0:00:00.7 /  0:00:00.4    0.5
[05/28 12:19:07  18826s] ---------------------------------------------------------------------------------------------
[05/28 12:19:07  18826s]  timeDesign #10 TOTAL               0:00:10.2  ( 100.0 % )     0:00:10.2 /  0:00:05.2    0.5
[05/28 12:19:07  18826s] ---------------------------------------------------------------------------------------------
[05/28 12:19:07  18826s] 
[05/28 12:19:29  18831s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[05/28 12:19:29  18831s] *** timeDesign #11 [begin] () : totSession cpu/real = 5:13:51.4/18:36:36.4 (0.3), mem = 14746.6M
[05/28 12:19:29  18831s]  Reset EOS DB
[05/28 12:19:29  18831s] Ignoring AAE DB Resetting ...
[05/28 12:19:29  18831s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 2188 access done (mem: 14746.625M)
[05/28 12:19:29  18831s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 12:19:29  18831s] #Start Design Signature (0)
[05/28 12:19:29  18831s] #Finish Inst Signature in MT(46303096)
[05/28 12:19:29  18831s] #Finish Net Signature in MT(105976300)
[05/28 12:19:29  18831s] #Finish SNet Signature in MT (163389142)
[05/28 12:19:29  18831s] #Run time and memory report for RC extraction:
[05/28 12:19:29  18831s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 12:19:29  18831s] #Run Statistics for snet signature:
[05/28 12:19:29  18831s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:19:29  18831s] #   Increased memory =     0.00 (MB), total memory = 13469.82 (MB), peak memory = 14558.50 (MB)
[05/28 12:19:29  18831s] #Run Statistics for Net Final Signature:
[05/28 12:19:29  18831s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:19:29  18831s] #   Increased memory =     0.00 (MB), total memory = 13469.81 (MB), peak memory = 14558.50 (MB)
[05/28 12:19:29  18831s] #Run Statistics for Net launch:
[05/28 12:19:29  18831s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:19:29  18831s] #   Increased memory =     0.00 (MB), total memory = 13469.81 (MB), peak memory = 14558.50 (MB)
[05/28 12:19:29  18831s] #Run Statistics for Net init_dbsNet_slist:
[05/28 12:19:29  18831s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:19:29  18831s] #   Increased memory =     0.00 (MB), total memory = 13469.81 (MB), peak memory = 14558.50 (MB)
[05/28 12:19:29  18831s] #Run Statistics for net signature:
[05/28 12:19:29  18831s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:19:29  18831s] #   Increased memory =     0.00 (MB), total memory = 13469.81 (MB), peak memory = 14558.50 (MB)
[05/28 12:19:29  18831s] #Run Statistics for inst signature:
[05/28 12:19:29  18831s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:19:29  18831s] #   Increased memory =    -6.84 (MB), total memory = 13469.81 (MB), peak memory = 14558.50 (MB)
[05/28 12:19:29  18831s] tQuantus: Original signature = 163389142, new signature = 163389142
[05/28 12:19:29  18831s] tQuantus: Design is clean by design signature
[05/28 12:19:29  18831s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14740.625M)
[05/28 12:19:29  18831s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 0 access done (mem: 14740.625M)
[05/28 12:19:29  18831s] The design is extracted. Skipping TQuantus.
[05/28 12:19:29  18831s] Effort level <high> specified for reg2reg path_group
[05/28 12:19:30  18831s] Cell TOP LLGs are deleted
[05/28 12:19:30  18831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:30  18831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:30  18831s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14720.4M, EPOCH TIME: 1748449170.488538
[05/28 12:19:30  18831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:30  18831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:30  18831s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:14720.4M, EPOCH TIME: 1748449170.489079
[05/28 12:19:30  18831s] Max number of tech site patterns supported in site array is 256.
[05/28 12:19:30  18831s] Core basic site is GF22_DST
[05/28 12:19:30  18832s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 12:19:30  18832s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 12:19:30  18832s] Fast DP-INIT is on for default
[05/28 12:19:30  18832s] Atter site array init, number of instance map data is 0.
[05/28 12:19:30  18832s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.247, MEM:14720.4M, EPOCH TIME: 1748449170.736474
[05/28 12:19:30  18832s] 
[05/28 12:19:30  18832s] 
[05/28 12:19:30  18832s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:19:30  18832s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.250, MEM:14720.4M, EPOCH TIME: 1748449170.738068
[05/28 12:19:30  18832s] Cell TOP LLGs are deleted
[05/28 12:19:30  18832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:30  18832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:19:30  18832s] OPTC: user 20.0
[05/28 12:19:30  18832s] Starting delay calculation for Hold views
[05/28 12:19:31  18832s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 12:19:31  18832s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 12:19:31  18832s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 12:19:35  18834s] #################################################################################
[05/28 12:19:35  18834s] # Design Stage: PostRoute
[05/28 12:19:35  18834s] # Design Name: TOP
[05/28 12:19:35  18834s] # Design Mode: 22nm
[05/28 12:19:35  18834s] # Analysis Mode: MMMC OCV 
[05/28 12:19:35  18834s] # Parasitics Mode: SPEF/RCDB 
[05/28 12:19:35  18834s] # Signoff Settings: SI On 
[05/28 12:19:35  18834s] #################################################################################
[05/28 12:19:35  18834s] AAE_INFO: 1 threads acquired from CTE.
[05/28 12:19:35  18834s] Setting infinite Tws ...
[05/28 12:19:35  18834s] First Iteration Infinite Tw... 
[05/28 12:19:35  18834s] Calculate late delays in OCV mode...
[05/28 12:19:35  18834s] Calculate early delays in OCV mode...
[05/28 12:19:35  18834s] Topological Sorting (REAL = 0:00:00.0, MEM = 14735.1M, InitMEM = 14735.1M)
[05/28 12:19:35  18834s] Start delay calculation (fullDC) (1 T). (MEM=13452.2)
[05/28 12:19:35  18834s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 12:19:35  18834s] End AAE Lib Interpolated Model. (MEM=14735.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:19:35  18834s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14735.062M)
[05/28 12:19:35  18834s] Reading RCDB with compressed RC data.
[05/28 12:19:35  18834s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14751.1M)
[05/28 12:19:35  18835s] Total number of fetched objects 2189
[05/28 12:19:35  18835s] AAE_INFO-618: Total number of nets in the design is 2192,  100.0 percent of the nets selected for SI analysis
[05/28 12:19:35  18835s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:19:35  18835s] End delay calculation. (MEM=13466.1 CPU=0:00:00.6 REAL=0:00:00.0)
[05/28 12:19:35  18835s] End delay calculation (fullDC). (MEM=13466.1 CPU=0:00:00.8 REAL=0:00:00.0)
[05/28 12:19:35  18835s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 12:19:35  18835s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 14776.8M) ***
[05/28 12:19:36  18835s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14784.8M)
[05/28 12:19:36  18835s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 12:19:36  18835s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14784.8M)
[05/28 12:19:36  18835s] Starting SI iteration 2
[05/28 12:19:36  18835s] Calculate late delays in OCV mode...
[05/28 12:19:36  18835s] Calculate early delays in OCV mode...
[05/28 12:19:36  18835s] Start delay calculation (fullDC) (1 T). (MEM=13467.2)
[05/28 12:19:36  18835s] End AAE Lib Interpolated Model. (MEM=14722.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:19:36  18835s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14724.9M)
[05/28 12:19:36  18835s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 12:19:36  18835s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 2189. 
[05/28 12:19:36  18835s] Total number of fetched objects 2189
[05/28 12:19:36  18835s] AAE_INFO-618: Total number of nets in the design is 2192,  32.3 percent of the nets selected for SI analysis
[05/28 12:19:36  18835s] End delay calculation. (MEM=13469.2 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 12:19:36  18835s] End delay calculation (fullDC). (MEM=13469.2 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 12:19:36  18835s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 14779.6M) ***
[05/28 12:19:36  18835s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:06.0 totSessionCpu=5:13:56 mem=14787.6M)
[05/28 12:19:36  18836s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.004  | -0.006  |
|           TNS (ns):| -0.016  | -0.007  | -0.009  |
|    Violating Paths:|   10    |    7    |    3    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 22.500%
       (92.263% with Fillers)
------------------------------------------------------------------

[05/28 12:19:37  18836s] Reported timing to dir timingReports
[05/28 12:19:37  18836s] Total CPU time: 4.85 sec
[05/28 12:19:37  18836s] Total Real time: 8.0 sec
[05/28 12:19:37  18836s] Total Memory Usage: 14691.816406 Mbytes
[05/28 12:19:37  18836s] Reset AAE Options
[05/28 12:19:37  18836s] *** timeDesign #11 [finish] () : cpu/real = 0:00:04.9/0:00:07.5 (0.6), totSession cpu/real = 5:13:56.2/18:36:43.9 (0.3), mem = 14691.8M
[05/28 12:19:37  18836s] 
[05/28 12:19:37  18836s] =============================================================================================
[05/28 12:19:37  18836s]  Final TAT Report : timeDesign #11                                              23.10-p003_1
[05/28 12:19:37  18836s] =============================================================================================
[05/28 12:19:37  18836s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:19:37  18836s] ---------------------------------------------------------------------------------------------
[05/28 12:19:37  18836s] [ OptSummaryReport       ]      1   0:00:00.3  (   3.9 % )     0:00:06.5 /  0:00:04.2    0.6
[05/28 12:19:37  18836s] [ ExtractRC              ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 12:19:37  18836s] [ UpdateTimingGraph      ]      1   0:00:04.7  (  63.5 % )     0:00:06.1 /  0:00:03.8    0.6
[05/28 12:19:37  18836s] [ FullDelayCalc          ]      2   0:00:01.3  (  17.1 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 12:19:37  18836s] [ TimingUpdate           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 12:19:37  18836s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 12:19:37  18836s] [ GenerateReports        ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 12:19:37  18836s] [ MISC                   ]          0:00:00.8  (  10.9 % )     0:00:00.8 /  0:00:00.5    0.6
[05/28 12:19:37  18836s] ---------------------------------------------------------------------------------------------
[05/28 12:19:37  18836s]  timeDesign #11 TOTAL               0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:04.9    0.6
[05/28 12:19:37  18836s] ---------------------------------------------------------------------------------------------
[05/28 12:19:37  18836s] 
[05/28 12:20:03  18841s] <CMD> verify_drc
[05/28 12:20:03  18841s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 12:20:03  18841s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 12:20:03  18841s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 12:20:03  18841s]  *** Starting Verify DRC (MEM: 14691.8) ***
[05/28 12:20:03  18841s] 
[05/28 12:20:03  18841s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:20:03  18841s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:20:03  18841s]   VERIFY DRC ...... Starting Verification
[05/28 12:20:03  18841s]   VERIFY DRC ...... Initializing
[05/28 12:20:03  18841s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 12:20:03  18841s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 12:20:03  18841s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 12:20:03  18841s]   VERIFY DRC ...... Using new threading
[05/28 12:20:03  18841s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 12:20:04  18842s]   VERIFY DRC ...... Sub-Area : 1 complete 29 Viols.
[05/28 12:20:04  18842s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 12:20:04  18842s]   VERIFY DRC ...... Sub-Area : 2 complete 26 Viols.
[05/28 12:20:04  18842s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 12:20:04  18842s]   VERIFY DRC ...... Sub-Area : 3 complete 34 Viols.
[05/28 12:20:04  18842s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 12:20:04  18843s]   VERIFY DRC ...... Sub-Area : 4 complete 11 Viols.
[05/28 12:20:04  18843s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 12:20:04  18843s]   VERIFY DRC ...... Using new threading
[05/28 12:20:04  18843s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 12:20:04  18843s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 12:20:04  18843s] 
[05/28 12:20:04  18843s]   Verification Complete : 100 Viols.
[05/28 12:20:04  18843s] 
[05/28 12:20:04  18843s]  Violation Summary By Layer and Type:
[05/28 12:20:04  18843s] 
[05/28 12:20:04  18843s] 	          Short    Color   EOLCol   MinStp   C2MCon   CShort      Enc   Others   Totals
[05/28 12:20:04  18843s] 	M1           18       15       15        0        0        0        0        0       48
[05/28 12:20:04  18843s] 	V1            0        0        0        0        8        5        3        4       20
[05/28 12:20:04  18843s] 	M2            5        7        2        9        0        0        0        8       31
[05/28 12:20:04  18843s] 	AY            0        0        0        0        0        0        1        0        1
[05/28 12:20:04  18843s] 	Totals       23       22       17        9        8        5        4       12      100
[05/28 12:20:04  18843s] 
[05/28 12:20:05  18843s]  *** End Verify DRC (CPU TIME: 0:00:01.4  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 12:20:05  18843s] 
[05/28 12:20:25  18847s] <CMD> optDesign -postRoute -hold -drv
[05/28 12:20:25  18847s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 13419.0M, totSessionCpu=5:14:07 **
[05/28 12:20:25  18847s] 
[05/28 12:20:25  18847s] Active Setup views: view_slow_mission 
[05/28 12:20:25  18847s] *** optDesign #6 [begin] () : totSession cpu/real = 5:14:07.3/18:37:32.1 (0.3), mem = 14707.9M
[05/28 12:20:25  18847s] Info: 1 threads available for lower-level modules during optimization.
[05/28 12:20:25  18847s] GigaOpt running with 1 threads.
[05/28 12:20:25  18847s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 5:14:07.3/18:37:32.1 (0.3), mem = 14707.9M
[05/28 12:20:25  18847s] **INFO: User settings:
[05/28 12:20:25  18847s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 12:20:25  18847s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/28 12:20:25  18847s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 12:20:25  18847s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 12:20:25  18847s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 12:20:25  18847s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 12:20:25  18847s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 12:20:25  18847s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 12:20:25  18847s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 12:20:25  18847s] setNanoRouteMode -extract_design_signature                                                163389142
[05/28 12:20:25  18847s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 12:20:25  18847s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 12:20:25  18847s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 12:20:25  18847s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 12:20:25  18847s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 12:20:25  18847s] setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/28 12:20:25  18847s] setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
[05/28 12:20:25  18847s] setNanoRouteMode -route_si_effort                                                         high
[05/28 12:20:25  18847s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 12:20:25  18847s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 12:20:25  18847s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 12:20:25  18847s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 12:20:25  18847s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 12:20:25  18847s] setDesignMode -process                                                                    22
[05/28 12:20:25  18847s] setExtractRCMode -coupled                                                                 true
[05/28 12:20:25  18847s] setExtractRCMode -engine                                                                  postRoute
[05/28 12:20:25  18847s] setExtractRCMode -noCleanRCDB                                                             true
[05/28 12:20:25  18847s] setExtractRCMode -nrNetInMemory                                                           100000
[05/28 12:20:25  18847s] setDelayCalMode -enable_high_fanout                                                       true
[05/28 12:20:25  18847s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/28 12:20:25  18847s] setDelayCalMode -engine                                                                   aae
[05/28 12:20:25  18847s] setDelayCalMode -ignoreNetLoad                                                            false
[05/28 12:20:25  18847s] setDelayCalMode -SIAware                                                                  true
[05/28 12:20:25  18847s] setDelayCalMode -signOff                                                                  true
[05/28 12:20:25  18847s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/28 12:20:25  18847s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/28 12:20:25  18847s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/28 12:20:25  18847s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/28 12:20:25  18847s] setOptMode -opt_auto_view                                                                 false
[05/28 12:20:25  18847s] setOptMode -opt_delete_insts                                                              true
[05/28 12:20:25  18847s] setOptMode -opt_drv_margin                                                                0
[05/28 12:20:25  18847s] setOptMode -opt_drv                                                                       true
[05/28 12:20:25  18847s] setOptMode -opt_resize_flip_flops                                                         true
[05/28 12:20:25  18847s] setOptMode -opt_setup_target_slack                                                        0
[05/28 12:20:25  18847s] setSIMode -analysisType                                                                   aae
[05/28 12:20:25  18847s] setSIMode -enable_glitch_report                                                           false
[05/28 12:20:25  18847s] setSIMode -separate_delta_delay_on_data                                                   true
[05/28 12:20:25  18847s] setPlaceMode -place_detail_check_route                                                    true
[05/28 12:20:25  18847s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/28 12:20:25  18847s] setPlaceMode -place_global_clock_power_driven                                             true
[05/28 12:20:25  18847s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/28 12:20:25  18847s] setPlaceMode -place_global_cong_effort                                                    high
[05/28 12:20:25  18847s] setPlaceMode -place_global_place_io_pins                                                  true
[05/28 12:20:25  18847s] setAnalysisMode -analysisType                                                             onChipVariation
[05/28 12:20:25  18847s] setAnalysisMode -checkType                                                                setup
[05/28 12:20:25  18847s] setAnalysisMode -clkSrcPath                                                               true
[05/28 12:20:25  18847s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/28 12:20:25  18847s] setAnalysisMode -cppr                                                                     both
[05/28 12:20:25  18847s] setAnalysisMode -skew                                                                     true
[05/28 12:20:25  18847s] setAnalysisMode -usefulSkew                                                               true
[05/28 12:20:25  18847s] 
[05/28 12:20:25  18847s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 12:20:25  18847s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/28 12:20:26  18847s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 12:20:26  18847s] 
[05/28 12:20:26  18847s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 12:20:26  18847s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 12:20:26  18847s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 12:20:26  18847s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 12:20:26  18847s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 12:20:26  18847s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 12:20:26  18847s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 12:20:26  18847s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 12:20:26  18847s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 12:20:26  18847s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 12:20:26  18847s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 12:20:26  18847s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 12:20:26  18847s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 12:20:26  18847s] Summary for sequential cells identification: 
[05/28 12:20:26  18847s]   Identified SBFF number: 299
[05/28 12:20:26  18847s]   Identified MBFF number: 75
[05/28 12:20:26  18847s]   Identified SB Latch number: 22
[05/28 12:20:26  18847s]   Identified MB Latch number: 0
[05/28 12:20:26  18847s]   Not identified SBFF number: 15
[05/28 12:20:26  18847s]   Not identified MBFF number: 0
[05/28 12:20:26  18847s]   Not identified SB Latch number: 0
[05/28 12:20:26  18847s]   Not identified MB Latch number: 0
[05/28 12:20:26  18847s]   Number of sequential cells which are not FFs: 45
[05/28 12:20:26  18847s]  Visiting view : view_slow_mission
[05/28 12:20:26  18847s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 12:20:26  18847s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 12:20:26  18847s]  Visiting view : view_fast_mission
[05/28 12:20:26  18847s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 12:20:26  18847s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 12:20:26  18847s] TLC MultiMap info (StdDelay):
[05/28 12:20:26  18847s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 12:20:26  18847s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 12:20:26  18847s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 12:20:26  18847s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 12:20:26  18847s]  Setting StdDelay to: 6.1ps
[05/28 12:20:26  18847s] 
[05/28 12:20:26  18847s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 12:20:26  18847s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 12:20:26  18847s] OPERPROF: Starting DPlace-Init at level 1, MEM:14724.4M, EPOCH TIME: 1748449226.211270
[05/28 12:20:26  18847s] Processing tracks to init pin-track alignment.
[05/28 12:20:26  18847s] z: 1, totalTracks: 1
[05/28 12:20:26  18847s] z: 3, totalTracks: 1
[05/28 12:20:26  18847s] z: 5, totalTracks: 1
[05/28 12:20:26  18847s] z: 7, totalTracks: 1
[05/28 12:20:26  18847s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 12:20:26  18847s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 12:20:26  18847s] Initializing Route Infrastructure for color support ...
[05/28 12:20:26  18847s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:14724.4M, EPOCH TIME: 1748449226.211960
[05/28 12:20:26  18847s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:14724.4M, EPOCH TIME: 1748449226.217707
[05/28 12:20:26  18847s] Route Infrastructure Initialized for color support successfully.
[05/28 12:20:26  18847s] Cell TOP LLGs are deleted
[05/28 12:20:26  18847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:26  18847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:26  18847s] # Building TOP llgBox search-tree.
[05/28 12:20:26  18847s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 12:20:26  18847s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:14724.4M, EPOCH TIME: 1748449226.235121
[05/28 12:20:26  18847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:26  18847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:26  18847s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:14724.4M, EPOCH TIME: 1748449226.236142
[05/28 12:20:26  18847s] Max number of tech site patterns supported in site array is 256.
[05/28 12:20:26  18847s] Core basic site is GF22_DST
[05/28 12:20:26  18847s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 12:20:26  18847s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 12:20:26  18847s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 12:20:26  18847s] SiteArray: use 430,080 bytes
[05/28 12:20:26  18847s] SiteArray: current memory after site array memory allocation 14724.4M
[05/28 12:20:26  18847s] SiteArray: FP blocked sites are writable
[05/28 12:20:26  18847s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 12:20:26  18847s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:14724.4M, EPOCH TIME: 1748449226.427035
[05/28 12:20:26  18847s] Process 41708 wires and vias for routing blockage analysis
[05/28 12:20:26  18847s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.009, MEM:14724.4M, EPOCH TIME: 1748449226.436391
[05/28 12:20:26  18848s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 12:20:26  18848s] Atter site array init, number of instance map data is 0.
[05/28 12:20:26  18848s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.280, REAL:0.281, MEM:14724.4M, EPOCH TIME: 1748449226.516994
[05/28 12:20:26  18848s] 
[05/28 12:20:26  18848s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 12:20:26  18848s] 
[05/28 12:20:26  18848s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:20:26  18848s] OPERPROF:     Starting CMU at level 3, MEM:14724.4M, EPOCH TIME: 1748449226.518216
[05/28 12:20:26  18848s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.009, MEM:14724.4M, EPOCH TIME: 1748449226.527417
[05/28 12:20:26  18848s] 
[05/28 12:20:26  18848s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 12:20:26  18848s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.300, REAL:0.293, MEM:14724.4M, EPOCH TIME: 1748449226.528005
[05/28 12:20:26  18848s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:14724.4M, EPOCH TIME: 1748449226.528101
[05/28 12:20:26  18848s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:14724.4M, EPOCH TIME: 1748449226.528522
[05/28 12:20:26  18848s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=14724.4MB).
[05/28 12:20:26  18848s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.319, MEM:14724.4M, EPOCH TIME: 1748449226.530242
[05/28 12:20:26  18848s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:14724.4M, EPOCH TIME: 1748449226.530507
[05/28 12:20:26  18848s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:26  18848s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:26  18848s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:26  18848s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:26  18848s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:14704.4M, EPOCH TIME: 1748449226.560621
[05/28 12:20:26  18848s] 
[05/28 12:20:26  18848s] Creating Lib Analyzer ...
[05/28 12:20:27  18848s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 12:20:27  18848s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 12:20:27  18848s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 12:20:27  18848s] 
[05/28 12:20:27  18848s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 12:20:28  18850s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=5:14:11 mem=14726.4M
[05/28 12:20:29  18850s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=5:14:11 mem=14726.4M
[05/28 12:20:29  18850s] Creating Lib Analyzer, finished. 
[05/28 12:20:29  18850s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/28 12:20:29  18850s] **INFO: Using Advanced Metric Collection system.
[05/28 12:20:29  18850s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 13602.7M, totSessionCpu=5:14:11 **
[05/28 12:20:29  18850s] **WARN: (IMPOPT-3326):	The -drv option not allowed in -hold mode.
[05/28 12:20:29  18850s] Existing Dirty Nets : 0
[05/28 12:20:29  18850s] New Signature Flow (optDesignCheckOptions) ....
[05/28 12:20:29  18850s] #Taking db snapshot
[05/28 12:20:29  18850s] #Taking db snapshot ... done
[05/28 12:20:29  18850s] OPERPROF: Starting checkPlace at level 1, MEM:14726.4M, EPOCH TIME: 1748449229.316809
[05/28 12:20:29  18850s] Processing tracks to init pin-track alignment.
[05/28 12:20:29  18850s] z: 1, totalTracks: 1
[05/28 12:20:29  18850s] z: 3, totalTracks: 1
[05/28 12:20:29  18850s] z: 5, totalTracks: 1
[05/28 12:20:29  18850s] z: 7, totalTracks: 1
[05/28 12:20:29  18850s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 12:20:29  18850s] #spOpts: rpCkHalo=4 
[05/28 12:20:29  18850s] Initializing Route Infrastructure for color support ...
[05/28 12:20:29  18850s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:14726.4M, EPOCH TIME: 1748449229.317182
[05/28 12:20:29  18850s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:14726.4M, EPOCH TIME: 1748449229.322331
[05/28 12:20:29  18850s] Route Infrastructure Initialized for color support successfully.
[05/28 12:20:29  18850s] Cell TOP LLGs are deleted
[05/28 12:20:29  18850s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:29  18850s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:29  18850s] # Building TOP llgBox search-tree.
[05/28 12:20:29  18850s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 12:20:29  18850s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:14726.4M, EPOCH TIME: 1748449229.332381
[05/28 12:20:29  18850s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:29  18850s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:29  18850s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:14726.4M, EPOCH TIME: 1748449229.333080
[05/28 12:20:29  18850s] Max number of tech site patterns supported in site array is 256.
[05/28 12:20:29  18850s] Core basic site is GF22_DST
[05/28 12:20:29  18850s] Processing tracks to init pin-track alignment.
[05/28 12:20:29  18850s] z: 1, totalTracks: 1
[05/28 12:20:29  18850s] z: 3, totalTracks: 1
[05/28 12:20:29  18850s] z: 5, totalTracks: 1
[05/28 12:20:29  18850s] z: 7, totalTracks: 1
[05/28 12:20:29  18850s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 12:20:29  18851s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 12:20:29  18851s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 12:20:29  18851s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 12:20:29  18851s] SiteArray: use 430,080 bytes
[05/28 12:20:29  18851s] SiteArray: current memory after site array memory allocation 14726.4M
[05/28 12:20:29  18851s] SiteArray: FP blocked sites are writable
[05/28 12:20:29  18851s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 12:20:29  18851s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:14726.4M, EPOCH TIME: 1748449229.502084
[05/28 12:20:29  18851s] Process 41708 wires and vias for routing blockage analysis
[05/28 12:20:29  18851s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.009, MEM:14726.4M, EPOCH TIME: 1748449229.511434
[05/28 12:20:29  18851s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 12:20:29  18851s] Atter site array init, number of instance map data is 0.
[05/28 12:20:29  18851s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.180, REAL:0.179, MEM:14726.4M, EPOCH TIME: 1748449229.512040
[05/28 12:20:29  18851s] 
[05/28 12:20:29  18851s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 12:20:29  18851s] 
[05/28 12:20:29  18851s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:20:29  18851s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.181, MEM:14726.4M, EPOCH TIME: 1748449229.513025
[05/28 12:20:29  18851s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:14726.4M, EPOCH TIME: 1748449229.513687
[05/28 12:20:29  18851s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 12:20:29  18851s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.002, MEM:14726.4M, EPOCH TIME: 1748449229.515222
[05/28 12:20:29  18851s] Begin checking placement ... (start mem=14726.4M, init mem=14726.4M)
[05/28 12:20:29  18851s] Begin checking exclusive groups violation ...
[05/28 12:20:29  18851s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 12:20:29  18851s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 12:20:29  18851s] 
[05/28 12:20:29  18851s] Running CheckPlace using 1 thread in normal mode...
[05/28 12:20:29  18851s] 
[05/28 12:20:29  18851s] ...checkPlace normal is done!
[05/28 12:20:29  18851s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:14726.4M, EPOCH TIME: 1748449229.576013
[05/28 12:20:29  18851s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:14726.4M, EPOCH TIME: 1748449229.579143
[05/28 12:20:29  18851s] Cell Context Constraint Violation:	70    [edges = 72]
[05/28 12:20:29  18851s] *info: Placed = 3413          
[05/28 12:20:29  18851s] *info: Unplaced = 0           
[05/28 12:20:29  18851s] Placement Density:92.26%(3316/3594)
[05/28 12:20:29  18851s] Placement Density (including fixed std cells):92.26%(3316/3594)
[05/28 12:20:29  18851s] Cell TOP LLGs are deleted
[05/28 12:20:29  18851s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3413).
[05/28 12:20:29  18851s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:29  18851s] # Resetting pin-track-align track data.
[05/28 12:20:29  18851s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:29  18851s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:20:29  18851s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=14726.4M)
[05/28 12:20:29  18851s] OPERPROF: Finished checkPlace at level 1, CPU:0.270, REAL:0.268, MEM:14726.4M, EPOCH TIME: 1748449229.584889
[05/28 12:20:29  18851s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[05/28 12:20:29  18851s] **INFO: It is recommended to fix the placement violations and reroute the design
[05/28 12:20:29  18851s] **INFO: Command refinePlace may be used to fix the placement violations
[05/28 12:20:29  18851s] **ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
[05/28 12:20:29  18851s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 12:20:29  18851s] UM:*                                                                   final
[05/28 12:20:30  18851s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 12:20:30  18851s] UM:*                                                                   opt_design_drv_postroute_hold
[05/28 12:20:30  18851s] Info: Summary of CRR changes:
[05/28 12:20:30  18851s]       - Timing transform commits:       0
[05/28 12:20:30  18851s] Deleting Lib Analyzer.
[05/28 12:20:30  18851s] Info: Destroy the CCOpt slew target map.
[05/28 12:20:30  18851s] 
[05/28 12:20:30  18851s] *** Summary of all messages that are not suppressed in this session:
[05/28 12:20:30  18851s] Severity  ID               Count  Summary                                  
[05/28 12:20:30  18851s] ERROR     IMPOPT-570           1  Initial sanity checks failed for optDesi...
[05/28 12:20:30  18851s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/28 12:20:30  18851s] WARNING   IMPOPT-3326          1  The -drv option not allowed in -hold mod...
[05/28 12:20:30  18851s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[05/28 12:20:30  18851s] *** Message Summary: 3 warning(s), 1 error(s)
[05/28 12:20:30  18851s] 
[05/28 12:20:30  18851s] clean pInstBBox. size 0
[05/28 12:20:30  18851s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:04.6/0:00:05.0 (0.9), totSession cpu/real = 5:14:11.9/18:37:37.1 (0.3), mem = 14726.4M
[05/28 12:20:30  18851s] 
[05/28 12:20:30  18851s] =============================================================================================
[05/28 12:20:30  18851s]  Step TAT Report : InitOpt #1 / optDesign #6                                    23.10-p003_1
[05/28 12:20:30  18851s] =============================================================================================
[05/28 12:20:30  18851s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:20:30  18851s] ---------------------------------------------------------------------------------------------
[05/28 12:20:30  18851s] [ CellServerInit         ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:20:30  18851s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  53.7 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 12:20:30  18851s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:20:30  18851s] [ MetricInit             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:20:30  18851s] [ CheckPlace             ]      1   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:20:30  18851s] [ DetailPlaceInit        ]      1   0:00:00.3  (   6.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:20:30  18851s] [ MISC                   ]          0:00:01.6  (  32.5 % )     0:00:01.6 /  0:00:01.2    0.7
[05/28 12:20:30  18851s] ---------------------------------------------------------------------------------------------
[05/28 12:20:30  18851s]  InitOpt #1 TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:04.6    0.9
[05/28 12:20:30  18851s] ---------------------------------------------------------------------------------------------
[05/28 12:20:30  18851s] 
[05/28 12:20:30  18851s] Info: pop threads available for lower-level modules during optimization.
[05/28 12:20:30  18851s] *** optDesign #6 [finish] () : cpu/real = 0:00:04.6/0:00:05.0 (0.9), totSession cpu/real = 5:14:11.9/18:37:37.1 (0.3), mem = 14726.4M
[05/28 12:20:30  18851s] 
[05/28 12:20:30  18851s] =============================================================================================
[05/28 12:20:30  18851s]  Final TAT Report : optDesign #6                                                23.10-p003_1
[05/28 12:20:30  18851s] =============================================================================================
[05/28 12:20:30  18851s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:20:30  18851s] ---------------------------------------------------------------------------------------------
[05/28 12:20:30  18851s] [ InitOpt                ]      1   0:00:04.8  (  94.7 % )     0:00:05.0 /  0:00:04.6    0.9
[05/28 12:20:30  18851s] [ CheckPlace             ]      1   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:20:30  18851s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:20:30  18851s] ---------------------------------------------------------------------------------------------
[05/28 12:20:30  18851s]  optDesign #6 TOTAL                 0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:04.6    0.9
[05/28 12:20:30  18851s] ---------------------------------------------------------------------------------------------
[05/28 12:20:30  18851s] 
[05/28 12:20:30  18851s] 
[05/28 12:20:30  18851s] TimeStamp Deleting Cell Server Begin ...
[05/28 12:20:30  18851s] 
[05/28 12:20:30  18851s] TimeStamp Deleting Cell Server End ...
[05/28 12:20:30  18851s] 
[05/28 12:27:28  18937s] <CMD> verify_drc
[05/28 12:27:28  18937s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 12:27:28  18937s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 12:27:28  18937s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 12:27:28  18937s]  *** Starting Verify DRC (MEM: 14731.3) ***
[05/28 12:27:28  18937s] 
[05/28 12:27:28  18937s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:27:28  18937s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:27:28  18937s]   VERIFY DRC ...... Starting Verification
[05/28 12:27:28  18937s]   VERIFY DRC ...... Initializing
[05/28 12:27:29  18937s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 12:27:29  18937s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 12:27:29  18937s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 12:27:29  18937s]   VERIFY DRC ...... Using new threading
[05/28 12:27:29  18937s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 12:27:29  18937s]   VERIFY DRC ...... Sub-Area : 1 complete 29 Viols.
[05/28 12:27:29  18937s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 12:27:29  18937s]   VERIFY DRC ...... Sub-Area : 2 complete 26 Viols.
[05/28 12:27:29  18937s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 12:27:30  18938s]   VERIFY DRC ...... Sub-Area : 3 complete 34 Viols.
[05/28 12:27:30  18938s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 12:27:30  18938s]   VERIFY DRC ...... Sub-Area : 4 complete 11 Viols.
[05/28 12:27:30  18938s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 12:27:30  18938s]   VERIFY DRC ...... Using new threading
[05/28 12:27:30  18938s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 12:27:30  18938s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 12:27:30  18938s] 
[05/28 12:27:30  18938s]   Verification Complete : 100 Viols.
[05/28 12:27:30  18938s] 
[05/28 12:27:30  18938s]  Violation Summary By Layer and Type:
[05/28 12:27:30  18938s] 
[05/28 12:27:30  18938s] 	          Short    Color   EOLCol   MinStp   C2MCon   CShort      Enc   Others   Totals
[05/28 12:27:30  18938s] 	M1           18       15       15        0        0        0        0        0       48
[05/28 12:27:30  18938s] 	V1            0        0        0        0        8        5        3        4       20
[05/28 12:27:30  18938s] 	M2            5        7        2        9        0        0        0        8       31
[05/28 12:27:30  18938s] 	AY            0        0        0        0        0        0        1        0        1
[05/28 12:27:30  18938s] 	Totals       23       22       17        9        8        5        4       12      100
[05/28 12:27:30  18938s] 
[05/28 12:27:30  18938s]  *** End Verify DRC (CPU TIME: 0:00:01.3  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 12:27:30  18938s] 
[05/28 12:27:35  18939s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[05/28 12:27:35  18939s] *** timeDesign #12 [begin] () : totSession cpu/real = 5:15:39.3/18:44:41.9 (0.3), mem = 15003.4M
[05/28 12:27:35  18939s]  Reset EOS DB
[05/28 12:27:35  18939s] Ignoring AAE DB Resetting ...
[05/28 12:27:35  18939s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 2929 access done (mem: 15003.359M)
[05/28 12:27:35  18939s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 12:27:35  18939s] #Start Design Signature (0)
[05/28 12:27:35  18939s] #Finish Inst Signature in MT(46303096)
[05/28 12:27:35  18939s] #Finish Net Signature in MT(105976300)
[05/28 12:27:35  18939s] #Finish SNet Signature in MT (163389142)
[05/28 12:27:35  18939s] #Run time and memory report for RC extraction:
[05/28 12:27:35  18939s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 12:27:35  18939s] #Run Statistics for snet signature:
[05/28 12:27:35  18939s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:27:35  18939s] #   Increased memory =     0.00 (MB), total memory = 13596.39 (MB), peak memory = 14558.50 (MB)
[05/28 12:27:35  18939s] #Run Statistics for Net Final Signature:
[05/28 12:27:35  18939s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:27:35  18939s] #   Increased memory =     0.00 (MB), total memory = 13596.39 (MB), peak memory = 14558.50 (MB)
[05/28 12:27:35  18939s] #Run Statistics for Net launch:
[05/28 12:27:35  18939s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:27:35  18939s] #   Increased memory =     0.00 (MB), total memory = 13596.39 (MB), peak memory = 14558.50 (MB)
[05/28 12:27:35  18939s] #Run Statistics for Net init_dbsNet_slist:
[05/28 12:27:35  18939s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:27:35  18939s] #   Increased memory =     0.00 (MB), total memory = 13596.39 (MB), peak memory = 14558.50 (MB)
[05/28 12:27:35  18939s] #Run Statistics for net signature:
[05/28 12:27:35  18939s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:27:35  18939s] #   Increased memory =     0.00 (MB), total memory = 13596.39 (MB), peak memory = 14558.50 (MB)
[05/28 12:27:35  18939s] #Run Statistics for inst signature:
[05/28 12:27:35  18939s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:27:35  18939s] #   Increased memory =   -16.48 (MB), total memory = 13596.39 (MB), peak memory = 14558.50 (MB)
[05/28 12:27:35  18939s] tQuantus: Original signature = 163389142, new signature = 163389142
[05/28 12:27:35  18939s] tQuantus: Design is clean by design signature
[05/28 12:27:35  18939s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14737.359M)
[05/28 12:27:35  18939s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 0 access done (mem: 14737.359M)
[05/28 12:27:35  18939s] The design is extracted. Skipping TQuantus.
[05/28 12:27:35  18939s] Effort level <high> specified for reg2reg path_group
[05/28 12:27:36  18939s] Cell TOP LLGs are deleted
[05/28 12:27:36  18939s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:27:36  18939s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:27:36  18940s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14736.9M, EPOCH TIME: 1748449656.226566
[05/28 12:27:36  18940s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:27:36  18940s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:27:36  18940s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:14736.9M, EPOCH TIME: 1748449656.228269
[05/28 12:27:36  18940s] Max number of tech site patterns supported in site array is 256.
[05/28 12:27:36  18940s] Core basic site is GF22_DST
[05/28 12:27:36  18940s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 12:27:36  18940s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 12:27:36  18940s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/28 12:27:36  18940s] SiteArray: use 430,080 bytes
[05/28 12:27:36  18940s] SiteArray: current memory after site array memory allocation 14736.9M
[05/28 12:27:36  18940s] SiteArray: FP blocked sites are writable
[05/28 12:27:36  18940s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:14736.9M, EPOCH TIME: 1748449656.445954
[05/28 12:27:36  18940s] Process 336 wires and vias for routing blockage analysis
[05/28 12:27:36  18940s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:14736.9M, EPOCH TIME: 1748449656.446132
[05/28 12:27:36  18940s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/28 12:27:36  18940s] Atter site array init, number of instance map data is 0.
[05/28 12:27:36  18940s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.300, REAL:0.298, MEM:14736.9M, EPOCH TIME: 1748449656.525892
[05/28 12:27:36  18940s] 
[05/28 12:27:36  18940s] 
[05/28 12:27:36  18940s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:27:36  18940s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.300, REAL:0.301, MEM:14736.9M, EPOCH TIME: 1748449656.527481
[05/28 12:27:36  18940s] Cell TOP LLGs are deleted
[05/28 12:27:36  18940s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:27:36  18940s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:27:36  18940s] OPTC: user 20.0
[05/28 12:27:36  18940s] Starting delay calculation for Hold views
[05/28 12:27:37  18940s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 12:27:37  18940s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 12:27:37  18940s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 12:27:40  18942s] #################################################################################
[05/28 12:27:40  18942s] # Design Stage: PostRoute
[05/28 12:27:40  18942s] # Design Name: TOP
[05/28 12:27:40  18942s] # Design Mode: 22nm
[05/28 12:27:40  18942s] # Analysis Mode: MMMC OCV 
[05/28 12:27:40  18942s] # Parasitics Mode: SPEF/RCDB 
[05/28 12:27:40  18942s] # Signoff Settings: SI On 
[05/28 12:27:40  18942s] #################################################################################
[05/28 12:27:40  18942s] AAE_INFO: 1 threads acquired from CTE.
[05/28 12:27:40  18942s] Setting infinite Tws ...
[05/28 12:27:40  18942s] First Iteration Infinite Tw... 
[05/28 12:27:40  18942s] Calculate late delays in OCV mode...
[05/28 12:27:40  18942s] Calculate early delays in OCV mode...
[05/28 12:27:40  18942s] Topological Sorting (REAL = 0:00:00.0, MEM = 14746.5M, InitMEM = 14746.5M)
[05/28 12:27:40  18942s] Start delay calculation (fullDC) (1 T). (MEM=13450.5)
[05/28 12:27:40  18942s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 12:27:41  18942s] End AAE Lib Interpolated Model. (MEM=14746.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:27:41  18942s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14746.508M)
[05/28 12:27:41  18942s] Reading RCDB with compressed RC data.
[05/28 12:27:41  18942s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14762.5M)
[05/28 12:27:41  18943s] Total number of fetched objects 2189
[05/28 12:27:41  18943s] AAE_INFO-618: Total number of nets in the design is 2192,  100.0 percent of the nets selected for SI analysis
[05/28 12:27:41  18943s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:27:41  18943s] End delay calculation. (MEM=13464.6 CPU=0:00:00.6 REAL=0:00:00.0)
[05/28 12:27:41  18943s] End delay calculation (fullDC). (MEM=13464.6 CPU=0:00:00.8 REAL=0:00:01.0)
[05/28 12:27:41  18943s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 12:27:41  18943s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 14773.2M) ***
[05/28 12:27:41  18943s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14781.2M)
[05/28 12:27:41  18943s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 12:27:41  18943s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14781.2M)
[05/28 12:27:41  18943s] Starting SI iteration 2
[05/28 12:27:42  18943s] Calculate late delays in OCV mode...
[05/28 12:27:42  18943s] Calculate early delays in OCV mode...
[05/28 12:27:42  18943s] Start delay calculation (fullDC) (1 T). (MEM=13468)
[05/28 12:27:42  18943s] End AAE Lib Interpolated Model. (MEM=14722.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:27:42  18943s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14724.3M)
[05/28 12:27:42  18943s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 12:27:42  18943s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 2189. 
[05/28 12:27:42  18943s] Total number of fetched objects 2189
[05/28 12:27:42  18943s] AAE_INFO-618: Total number of nets in the design is 2192,  32.3 percent of the nets selected for SI analysis
[05/28 12:27:42  18943s] End delay calculation. (MEM=13470.1 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 12:27:42  18943s] End delay calculation (fullDC). (MEM=13470.1 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 12:27:42  18943s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 14779.0M) ***
[05/28 12:27:42  18944s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:06.0 totSessionCpu=5:15:44 mem=14787.0M)
[05/28 12:27:42  18944s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.004  | -0.006  |
|           TNS (ns):| -0.016  | -0.007  | -0.009  |
|    Violating Paths:|   10    |    7    |    3    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 22.500%
       (92.263% with Fillers)
------------------------------------------------------------------

[05/28 12:27:42  18944s] Reported timing to dir timingReports
[05/28 12:27:42  18944s] Total CPU time: 4.97 sec
[05/28 12:27:42  18944s] Total Real time: 7.0 sec
[05/28 12:27:42  18944s] Total Memory Usage: 14693.246094 Mbytes
[05/28 12:27:42  18944s] Reset AAE Options
[05/28 12:27:42  18944s] *** timeDesign #12 [finish] () : cpu/real = 0:00:05.0/0:00:07.8 (0.6), totSession cpu/real = 5:15:44.3/18:44:49.7 (0.3), mem = 14693.2M
[05/28 12:27:42  18944s] 
[05/28 12:27:42  18944s] =============================================================================================
[05/28 12:27:42  18944s]  Final TAT Report : timeDesign #12                                              23.10-p003_1
[05/28 12:27:42  18944s] =============================================================================================
[05/28 12:27:42  18944s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:27:42  18944s] ---------------------------------------------------------------------------------------------
[05/28 12:27:42  18944s] [ OptSummaryReport       ]      1   0:00:00.4  (   4.7 % )     0:00:06.6 /  0:00:04.2    0.6
[05/28 12:27:42  18944s] [ ExtractRC              ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.8
[05/28 12:27:42  18944s] [ UpdateTimingGraph      ]      1   0:00:04.8  (  61.6 % )     0:00:06.1 /  0:00:03.7    0.6
[05/28 12:27:42  18944s] [ FullDelayCalc          ]      2   0:00:01.3  (  16.1 % )     0:00:01.3 /  0:00:01.2    1.0
[05/28 12:27:42  18944s] [ TimingUpdate           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:27:42  18944s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 12:27:42  18944s] [ GenerateReports        ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 12:27:42  18944s] [ MISC                   ]          0:00:01.1  (  14.0 % )     0:00:01.1 /  0:00:00.7    0.7
[05/28 12:27:42  18944s] ---------------------------------------------------------------------------------------------
[05/28 12:27:42  18944s]  timeDesign #12 TOTAL               0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:05.0    0.6
[05/28 12:27:42  18944s] ---------------------------------------------------------------------------------------------
[05/28 12:27:42  18944s] 
[05/28 12:44:24  19147s] <CMD> getOptMode
[05/28 12:44:24  19147s] -opt_view_pruning_setup_views_active_list { view_slow_mission }
[05/28 12:44:24  19147s]                                            # string, default="", user setting, private
[05/28 12:44:24  19147s] -opt_activity_refresh_args {}              # string, default=""
[05/28 12:44:24  19147s] -opt_add_always_on_feed_through_buffers false
[05/28 12:44:24  19147s]                                            # bool, default=false
[05/28 12:44:24  19147s] -opt_add_insts true                        # bool, default=true
[05/28 12:44:24  19147s] -opt_new_inst_prefix {}                    # string, default=""
[05/28 12:44:24  19147s] -opt_new_net_prefix {}                     # string, default=""
[05/28 12:44:24  19147s] -opt_add_ports true                        # bool, default=true
[05/28 12:44:24  19147s] -opt_all_end_points false                  # bool, default=false
[05/28 12:44:24  19147s] -opt_allow_multi_bit_on_flop_with_sdc true
[05/28 12:44:24  19147s]                                            # enums={true false mergeOnly splitOnly}, default=true
[05/28 12:44:24  19147s] -opt_allow_only_cell_swapping false        # bool, default=false
[05/28 12:44:24  19147s] -opt_view_pruning_setup_views_persistent_list { view_slow_mission}
[05/28 12:44:24  19147s]                                            # string, default="", user setting, private
[05/28 12:44:24  19147s] -opt_view_pruning_tdgr_setup_views_persistent_list { view_slow_mission}
[05/28 12:44:24  19147s]                                            # string, default="", user setting, private
[05/28 12:44:24  19147s] -opt_auto_view false                       # bool, default=true, user setting, private
[05/28 12:44:24  19147s] -opt_multi_bit_flop_merge_bank_label_inference false
[05/28 12:44:24  19147s]                                            # bool, default=false
[05/28 12:44:24  19147s] -opt_consider_routing_congestion auto      # enums={auto false true}, default=auto
[05/28 12:44:24  19147s] -opt_delete_insts true                     # bool, default=true, user setting
[05/28 12:44:24  19147s] -opt_add_repeater_report_failure_reason false
[05/28 12:44:24  19147s]                                            # bool, default=false
[05/28 12:44:24  19147s] -opt_detail_drv_failure_reason false       # bool, default=false
[05/28 12:44:24  19147s] -opt_detail_drv_failure_reason_max_num_nets 50
[05/28 12:44:24  19147s]                                            # int, default=50, min=1, max=9999
[05/28 12:44:24  19147s] -opt_down_size_insts true                  # bool, default=true
[05/28 12:44:24  19147s] -opt_drv_margin 0                          # float, default=0, user setting
[05/28 12:44:24  19147s] -opt_enable_data_to_data_checks false      # enums={true false}, default=false
[05/28 12:44:24  19147s] -opt_enable_podv2_clock_opt_flow true      # bool, default=true
[05/28 12:44:24  19147s] -opt_drv_with_miller_cap false             # bool, default=false
[05/28 12:44:24  19147s] -opt_post_route_fix_clock_drv true         # bool, default=true
[05/28 12:44:24  19147s] -opt_drv true                              # bool, default=true, user setting
[05/28 12:44:24  19147s] -opt_fix_fanout_load false                 # bool, default=false
[05/28 12:44:24  19147s] -opt_post_route_fix_glitch true            # bool, default=true
[05/28 12:44:24  19147s] -opt_hold_allow_overlap auto               # enums={auto false true}, default=auto
[05/28 12:44:24  19147s] -opt_hold_allow_resize true                # enums={false true}, default=true
[05/28 12:44:24  19147s] -opt_hold_allow_setup_tns_degradation true
[05/28 12:44:24  19147s]                                            # bool, default=true
[05/28 12:44:24  19147s] -opt_hold_on_excluded_clock_nets false     # bool, default=false
[05/28 12:44:24  19147s] -opt_post_route_fix_si_transitions false
[05/28 12:44:24  19147s]                                            # bool, default=false
[05/28 12:44:24  19147s] -opt_high_effort_cells {}                  # string, default=""
[05/28 12:44:24  19147s] -opt_hold_cells {}                         # string, default=""
[05/28 12:44:24  19147s] -opt_hold_slack_threshold -1000            # float, default=-1000
[05/28 12:44:24  19147s] -opt_hold_target_slack 0                   # float, default=0
[05/28 12:44:24  19147s] -opt_honor_density_screen false            # bool, default=false
[05/28 12:44:24  19147s] -opt_honor_fences false                    # bool, default=false
[05/28 12:44:24  19147s] -opt_hold_ignore_path_groups {}            # string, default=""
[05/28 12:44:24  19147s] -opt_leakage_to_dynamic_ratio 1            # float, default=1
[05/28 12:44:24  19147s] -opt_max_density 0.95                      # float, default=0.95
[05/28 12:44:24  19147s] -opt_max_length -1                         # float, default=-1, min=-1, max=2147483647
[05/28 12:44:24  19147s] -opt_multi_bit_flop_merge_timing_effort medium
[05/28 12:44:24  19147s]                                            # enums={low medium high}, default=medium
[05/28 12:44:24  19147s] -opt_multi_bit_flop_split_timing_effort low
[05/28 12:44:24  19147s]                                            # enums={low medium high}, default=low
[05/28 12:44:24  19147s] -opt_move_insts true                       # bool, default=true
[05/28 12:44:24  19147s] -opt_multi_bit_combinational_merge_timing_effort medium
[05/28 12:44:24  19147s]                                            # enums={low medium high}, default=medium
[05/28 12:44:24  19147s] -opt_multi_bit_combinational_mode auto     # enums={auto power area}, default=auto
[05/28 12:44:24  19147s] -opt_multi_bit_combinational_opt splitOnly
[05/28 12:44:24  19147s]                                            # enums={false true mergeOnly splitOnly}, default=splitOnly
[05/28 12:44:24  19147s] -opt_multi_bit_combinational_split_timing_effort low
[05/28 12:44:24  19147s]                                            # enums={low medium high}, default=low
[05/28 12:44:24  19147s] -opt_multi_bit_flop_name_prefix CDN_MBIT_
[05/28 12:44:24  19147s]                                            # string, default=CDN_MBIT_
[05/28 12:44:24  19147s] -opt_multi_bit_flop_name_separator _MB_    # string, default=_MB_
[05/28 12:44:24  19147s] -opt_multi_bit_flop_name_suffix {}         # string, default=""
[05/28 12:44:24  19147s] -opt_multi_bit_flop_opt splitOnly          # enums={false true mergeOnly splitOnly}, default=splitOnly
[05/28 12:44:24  19147s] -opt_multi_bit_flop_reorder_bits false     # enums={false true timing power}, default=false
[05/28 12:44:24  19147s] -opt_multi_bit_unused_bit_count 1          # int, default=1, min=1, max=32
[05/28 12:44:24  19147s] -opt_multi_bit_unused_bits prePlace        # enums={false true prePlace preCTS}, default=prePlace
[05/28 12:44:24  19147s] -opt_pre_route_ndr_aware {}                # string, default=""
[05/28 12:44:24  19147s] -opt_one_pass_lec false                    # bool, default=false
[05/28 12:44:24  19147s] -opt_duplicate_cte_constrained_hport false
[05/28 12:44:24  19147s]                                            # bool, default=false
[05/28 12:44:24  19147s] -opt_report_multi_bit_unmerged_reasons false
[05/28 12:44:24  19147s]                                            # bool, default=false
[05/28 12:44:24  19147s] -opt_constant_inputs false                 # bool, default=false
[05/28 12:44:24  19147s] -opt_constant_nets true                    # bool, default=true
[05/28 12:44:24  19147s] -opt_resize_flip_flops true                # bool, default=true, user setting
[05/28 12:44:24  19147s] -opt_tied_inputs false                     # bool, default=false
[05/28 12:44:24  19147s] -opt_podv2_flow_effort auto                # enums={auto standard extreme}, default=auto
[05/28 12:44:24  19147s] -opt_post_route_allow_overlap true         # bool, default=true
[05/28 12:44:24  19147s] -opt_post_route_area_reclaim none          # enums={none setupAware holdAndSetupAware}, default=none
[05/28 12:44:24  19147s] -opt_post_route_check_antenna_rules true
[05/28 12:44:24  19147s]                                            # bool, default=true
[05/28 12:44:24  19147s] -opt_post_route_drv_recovery auto          # ternary, default=auto
[05/28 12:44:24  19147s] -opt_post_route_hold_recovery false        # ternary, default=false
[05/28 12:44:24  19147s] -opt_post_route_setup_recovery auto        # ternary, default=auto
[05/28 12:44:24  19147s] -opt_power_effort none                     # enums={none low high}, default=none
[05/28 12:44:24  19147s] -opt_preserve_all_sequential false         # bool, default=false
[05/28 12:44:24  19147s] -opt_preserve_hpin_function false          # bool, default=false
[05/28 12:44:24  19147s] -opt_area_recovery default                 # enums={true false default}, default=default
[05/28 12:44:24  19147s] -opt_multi_bit_flop_split_report_failure_reason true
[05/28 12:44:24  19147s]                                            # bool, default=true
[05/28 12:44:24  19147s] -opt_resize_power_switch_insts false       # bool, default=false
[05/28 12:44:24  19147s] -opt_resize_level_shifter_and_iso_insts false
[05/28 12:44:24  19147s]                                            # bool, default=false
[05/28 12:44:24  19147s] -opt_enable_restructure true               # bool, default=true
[05/28 12:44:24  19147s] -opt_sequential_genus_restructure_report_failure_reason false
[05/28 12:44:24  19147s]                                            # bool, default=false
[05/28 12:44:24  19147s] -opt_setup_target_slack 0                  # float, default=0, user setting
[05/28 12:44:24  19147s] -opt_area_recovery_setup_target_slack 0    # float, default=0
[05/28 12:44:24  19147s] -opt_flop_pins_report false                # enums={false true}, default=false
[05/28 12:44:24  19147s] -opt_flops_report false                    # enums={false true}, default=false
[05/28 12:44:24  19147s] -opt_remove_redundant_insts true           # bool, default=true
[05/28 12:44:24  19147s] -opt_pin_swapping true                     # bool, default=true
[05/28 12:44:24  19147s] -opt_target_based_opt_file {}              # string, default=""
[05/28 12:44:24  19147s] -opt_target_based_opt_file_only true       # enums={false true}, default=true
[05/28 12:44:24  19147s] -opt_target_based_opt_hold_file {}         # string, default=""
[05/28 12:44:24  19147s] -opt_time_design_compress_reports true     # bool, default=true
[05/28 12:44:24  19147s] -opt_time_design_expanded_view false       # bool, default=false
[05/28 12:44:24  19147s] -opt_time_design_num_paths 50              # uint, default=50
[05/28 12:44:24  19147s] -opt_time_design_report_net true           # bool, default=true
[05/28 12:44:24  19147s] -opt_time_design_vertical_timing_summary false
[05/28 12:44:24  19147s]                                            # bool, default=false
[05/28 12:44:24  19147s] -opt_unfix_clock_insts true                # bool, default=true
[05/28 12:44:24  19147s] -opt_concatenate_default_and_user_prefixes true
[05/28 12:44:24  19147s]                                            # bool, default=true
[05/28 12:44:24  19147s] -opt_skew true                             # bool, default=true
[05/28 12:44:24  19147s] -opt_skew_ccopt standard                   # enums={none standard extreme}, default=standard
[05/28 12:44:24  19147s] -opt_skew_post_route true                  # bool, default=true
[05/28 12:44:24  19147s] -opt_skew_pre_cts true                     # bool, default=true
[05/28 12:44:24  19147s] -opt_verbose false                         # bool, default=false
[05/28 12:44:24  19147s] -opt_post_route_art_flow false             # bool, default=false
[05/28 12:44:24  19147s] 
[05/28 12:49:33  19211s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[05/28 12:49:33  19211s] *** timeDesign #13 [begin] () : totSession cpu/real = 5:20:11.9/19:06:40.2 (0.3), mem = 14712.7M
[05/28 12:49:33  19211s]  Reset EOS DB
[05/28 12:49:33  19211s] Ignoring AAE DB Resetting ...
[05/28 12:49:33  19211s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 2929 access done (mem: 14712.723M)
[05/28 12:49:33  19211s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 12:49:33  19211s] #Start Design Signature (0)
[05/28 12:49:33  19211s] #Finish Inst Signature in MT(46303096)
[05/28 12:49:33  19212s] #Finish Net Signature in MT(105976300)
[05/28 12:49:33  19212s] #Finish SNet Signature in MT (163389142)
[05/28 12:49:33  19212s] #Run time and memory report for RC extraction:
[05/28 12:49:33  19212s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 12:49:33  19212s] #Run Statistics for snet signature:
[05/28 12:49:33  19212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:49:33  19212s] #   Increased memory =     0.00 (MB), total memory = 13420.24 (MB), peak memory = 14558.50 (MB)
[05/28 12:49:33  19212s] #Run Statistics for Net Final Signature:
[05/28 12:49:33  19212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:49:33  19212s] #   Increased memory =     0.00 (MB), total memory = 13420.23 (MB), peak memory = 14558.50 (MB)
[05/28 12:49:33  19212s] #Run Statistics for Net launch:
[05/28 12:49:33  19212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:49:33  19212s] #   Increased memory =     0.00 (MB), total memory = 13420.23 (MB), peak memory = 14558.50 (MB)
[05/28 12:49:33  19212s] #Run Statistics for Net init_dbsNet_slist:
[05/28 12:49:33  19212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:49:33  19212s] #   Increased memory =     0.00 (MB), total memory = 13420.23 (MB), peak memory = 14558.50 (MB)
[05/28 12:49:33  19212s] #Run Statistics for net signature:
[05/28 12:49:33  19212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:49:33  19212s] #   Increased memory =     0.00 (MB), total memory = 13420.23 (MB), peak memory = 14558.50 (MB)
[05/28 12:49:33  19212s] #Run Statistics for inst signature:
[05/28 12:49:33  19212s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 12:49:33  19212s] #   Increased memory =   -16.43 (MB), total memory = 13420.23 (MB), peak memory = 14558.50 (MB)
[05/28 12:49:33  19212s] tQuantus: Original signature = 163389142, new signature = 163389142
[05/28 12:49:33  19212s] tQuantus: Design is clean by design signature
[05/28 12:49:33  19212s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14702.727M)
[05/28 12:49:33  19212s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 0 access done (mem: 14702.727M)
[05/28 12:49:33  19212s] The design is extracted. Skipping TQuantus.
[05/28 12:49:33  19212s] Effort level <high> specified for reg2reg path_group
[05/28 12:49:34  19212s] Cell TOP LLGs are deleted
[05/28 12:49:34  19212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:49:34  19212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:49:34  19212s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14714.3M, EPOCH TIME: 1748450974.451049
[05/28 12:49:34  19212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:49:34  19212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:49:34  19212s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:14714.3M, EPOCH TIME: 1748450974.451994
[05/28 12:49:34  19212s] Max number of tech site patterns supported in site array is 256.
[05/28 12:49:34  19212s] Core basic site is GF22_DST
[05/28 12:49:34  19212s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 12:49:34  19212s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 12:49:34  19212s] Fast DP-INIT is on for default
[05/28 12:49:34  19212s] Atter site array init, number of instance map data is 0.
[05/28 12:49:34  19212s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.280, REAL:0.275, MEM:14714.3M, EPOCH TIME: 1748450974.727486
[05/28 12:49:34  19212s] 
[05/28 12:49:34  19212s] 
[05/28 12:49:34  19212s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 12:49:34  19212s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.278, MEM:14714.3M, EPOCH TIME: 1748450974.729316
[05/28 12:49:34  19212s] Cell TOP LLGs are deleted
[05/28 12:49:34  19212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:49:34  19212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 12:49:34  19212s] OPTC: user 20.0
[05/28 12:49:34  19212s] Starting delay calculation for Hold views
[05/28 12:49:35  19213s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 12:49:35  19213s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 12:49:35  19213s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 12:49:39  19214s] #################################################################################
[05/28 12:49:39  19214s] # Design Stage: PostRoute
[05/28 12:49:39  19214s] # Design Name: TOP
[05/28 12:49:39  19214s] # Design Mode: 22nm
[05/28 12:49:39  19214s] # Analysis Mode: MMMC OCV 
[05/28 12:49:39  19214s] # Parasitics Mode: SPEF/RCDB 
[05/28 12:49:39  19214s] # Signoff Settings: SI On 
[05/28 12:49:39  19214s] #################################################################################
[05/28 12:49:39  19214s] AAE_INFO: 1 threads acquired from CTE.
[05/28 12:49:39  19214s] Setting infinite Tws ...
[05/28 12:49:39  19214s] First Iteration Infinite Tw... 
[05/28 12:49:39  19214s] Calculate late delays in OCV mode...
[05/28 12:49:39  19214s] Calculate early delays in OCV mode...
[05/28 12:49:39  19214s] Topological Sorting (REAL = 0:00:00.0, MEM = 14726.4M, InitMEM = 14726.4M)
[05/28 12:49:39  19214s] Start delay calculation (fullDC) (1 T). (MEM=13451.6)
[05/28 12:49:39  19214s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 12:49:39  19214s] End AAE Lib Interpolated Model. (MEM=14726.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:49:39  19214s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d' for reading (mem: 14726.383M)
[05/28 12:49:39  19214s] Reading RCDB with compressed RC data.
[05/28 12:49:39  19214s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14750.4M)
[05/28 12:49:40  19215s] Total number of fetched objects 2189
[05/28 12:49:40  19215s] AAE_INFO-618: Total number of nets in the design is 2192,  100.0 percent of the nets selected for SI analysis
[05/28 12:49:40  19215s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:49:40  19215s] End delay calculation. (MEM=13466.8 CPU=0:00:00.6 REAL=0:00:01.0)
[05/28 12:49:40  19215s] End delay calculation (fullDC). (MEM=13466.8 CPU=0:00:00.8 REAL=0:00:01.0)
[05/28 12:49:40  19215s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 12:49:40  19215s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 14795.2M) ***
[05/28 12:49:40  19215s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14803.2M)
[05/28 12:49:40  19215s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 12:49:40  19215s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14803.2M)
[05/28 12:49:40  19215s] Starting SI iteration 2
[05/28 12:49:40  19216s] Calculate late delays in OCV mode...
[05/28 12:49:40  19216s] Calculate early delays in OCV mode...
[05/28 12:49:40  19216s] Start delay calculation (fullDC) (1 T). (MEM=13469)
[05/28 12:49:40  19216s] End AAE Lib Interpolated Model. (MEM=14725.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:49:40  19216s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14727.3M)
[05/28 12:49:40  19216s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 12:49:40  19216s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 2189. 
[05/28 12:49:40  19216s] Total number of fetched objects 2189
[05/28 12:49:40  19216s] AAE_INFO-618: Total number of nets in the design is 2192,  32.3 percent of the nets selected for SI analysis
[05/28 12:49:40  19216s] End delay calculation. (MEM=13471.1 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 12:49:40  19216s] End delay calculation (fullDC). (MEM=13471.1 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 12:49:40  19216s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 14781.9M) ***
[05/28 12:49:40  19216s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:06.0 totSessionCpu=5:20:17 mem=14789.9M)
[05/28 12:49:41  19216s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.004  | -0.006  |
|           TNS (ns):| -0.016  | -0.007  | -0.009  |
|    Violating Paths:|   10    |    7    |    3    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 22.500%
       (92.263% with Fillers)
------------------------------------------------------------------

[05/28 12:49:41  19216s] Reported timing to dir timingReports
[05/28 12:49:41  19216s] Total CPU time: 4.94 sec
[05/28 12:49:41  19216s] Total Real time: 8.0 sec
[05/28 12:49:41  19216s] Total Memory Usage: 14697.214844 Mbytes
[05/28 12:49:41  19216s] Reset AAE Options
[05/28 12:49:41  19216s] *** timeDesign #13 [finish] () : cpu/real = 0:00:04.9/0:00:07.8 (0.6), totSession cpu/real = 5:20:16.9/19:06:48.0 (0.3), mem = 14697.2M
[05/28 12:49:41  19216s] 
[05/28 12:49:41  19216s] =============================================================================================
[05/28 12:49:41  19216s]  Final TAT Report : timeDesign #13                                              23.10-p003_1
[05/28 12:49:41  19216s] =============================================================================================
[05/28 12:49:41  19216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:49:41  19216s] ---------------------------------------------------------------------------------------------
[05/28 12:49:41  19216s] [ OptSummaryReport       ]      1   0:00:00.3  (   4.3 % )     0:00:06.7 /  0:00:04.2    0.6
[05/28 12:49:41  19216s] [ ExtractRC              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 12:49:41  19216s] [ UpdateTimingGraph      ]      1   0:00:04.9  (  62.7 % )     0:00:06.2 /  0:00:03.8    0.6
[05/28 12:49:41  19216s] [ FullDelayCalc          ]      2   0:00:01.3  (  16.4 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 12:49:41  19216s] [ TimingUpdate           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 12:49:41  19216s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 12:49:41  19216s] [ GenerateReports        ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 12:49:41  19216s] [ MISC                   ]          0:00:01.0  (  13.0 % )     0:00:01.0 /  0:00:00.6    0.6
[05/28 12:49:41  19216s] ---------------------------------------------------------------------------------------------
[05/28 12:49:41  19216s]  timeDesign #13 TOTAL               0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:04.9    0.6
[05/28 12:49:41  19216s] ---------------------------------------------------------------------------------------------
[05/28 12:49:41  19216s] 
[05/28 12:51:59  19245s] <CMD> getOptMode
[05/28 12:51:59  19245s] -opt_view_pruning_setup_views_active_list { view_slow_mission }
[05/28 12:51:59  19245s]                                            # string, default="", user setting, private
[05/28 12:51:59  19245s] -opt_activity_refresh_args {}              # string, default=""
[05/28 12:51:59  19245s] -opt_add_always_on_feed_through_buffers false
[05/28 12:51:59  19245s]                                            # bool, default=false
[05/28 12:51:59  19245s] -opt_add_insts true                        # bool, default=true
[05/28 12:51:59  19245s] -opt_new_inst_prefix {}                    # string, default=""
[05/28 12:51:59  19245s] -opt_new_net_prefix {}                     # string, default=""
[05/28 12:51:59  19245s] -opt_add_ports true                        # bool, default=true
[05/28 12:51:59  19245s] -opt_all_end_points false                  # bool, default=false
[05/28 12:51:59  19245s] -opt_allow_multi_bit_on_flop_with_sdc true
[05/28 12:51:59  19245s]                                            # enums={true false mergeOnly splitOnly}, default=true
[05/28 12:51:59  19245s] -opt_allow_only_cell_swapping false        # bool, default=false
[05/28 12:51:59  19245s] -opt_view_pruning_setup_views_persistent_list { view_slow_mission}
[05/28 12:51:59  19245s]                                            # string, default="", user setting, private
[05/28 12:51:59  19245s] -opt_view_pruning_tdgr_setup_views_persistent_list { view_slow_mission}
[05/28 12:51:59  19245s]                                            # string, default="", user setting, private
[05/28 12:51:59  19245s] -opt_auto_view false                       # bool, default=true, user setting, private
[05/28 12:51:59  19245s] -opt_multi_bit_flop_merge_bank_label_inference false
[05/28 12:51:59  19245s]                                            # bool, default=false
[05/28 12:51:59  19245s] -opt_consider_routing_congestion auto      # enums={auto false true}, default=auto
[05/28 12:51:59  19245s] -opt_delete_insts true                     # bool, default=true, user setting
[05/28 12:51:59  19245s] -opt_add_repeater_report_failure_reason false
[05/28 12:51:59  19245s]                                            # bool, default=false
[05/28 12:51:59  19245s] -opt_detail_drv_failure_reason false       # bool, default=false
[05/28 12:51:59  19245s] -opt_detail_drv_failure_reason_max_num_nets 50
[05/28 12:51:59  19245s]                                            # int, default=50, min=1, max=9999
[05/28 12:51:59  19245s] -opt_down_size_insts true                  # bool, default=true
[05/28 12:51:59  19245s] -opt_drv_margin 0                          # float, default=0, user setting
[05/28 12:51:59  19245s] -opt_enable_data_to_data_checks false      # enums={true false}, default=false
[05/28 12:51:59  19245s] -opt_enable_podv2_clock_opt_flow true      # bool, default=true
[05/28 12:51:59  19245s] -opt_drv_with_miller_cap false             # bool, default=false
[05/28 12:51:59  19245s] -opt_post_route_fix_clock_drv true         # bool, default=true
[05/28 12:51:59  19245s] -opt_drv true                              # bool, default=true, user setting
[05/28 12:51:59  19245s] -opt_fix_fanout_load false                 # bool, default=false
[05/28 12:51:59  19245s] -opt_post_route_fix_glitch true            # bool, default=true
[05/28 12:51:59  19245s] -opt_hold_allow_overlap auto               # enums={auto false true}, default=auto
[05/28 12:51:59  19245s] -opt_hold_allow_resize true                # enums={false true}, default=true
[05/28 12:51:59  19245s] -opt_hold_allow_setup_tns_degradation true
[05/28 12:51:59  19245s]                                            # bool, default=true
[05/28 12:51:59  19245s] -opt_hold_on_excluded_clock_nets false     # bool, default=false
[05/28 12:51:59  19245s] -opt_post_route_fix_si_transitions false
[05/28 12:51:59  19245s]                                            # bool, default=false
[05/28 12:51:59  19245s] -opt_high_effort_cells {}                  # string, default=""
[05/28 12:51:59  19245s] -opt_hold_cells {}                         # string, default=""
[05/28 12:51:59  19245s] -opt_hold_slack_threshold -1000            # float, default=-1000
[05/28 12:51:59  19245s] -opt_hold_target_slack 0                   # float, default=0
[05/28 12:51:59  19245s] -opt_honor_density_screen false            # bool, default=false
[05/28 12:51:59  19245s] -opt_honor_fences false                    # bool, default=false
[05/28 12:51:59  19245s] -opt_hold_ignore_path_groups {}            # string, default=""
[05/28 12:51:59  19245s] -opt_leakage_to_dynamic_ratio 1            # float, default=1
[05/28 12:51:59  19245s] -opt_max_density 0.95                      # float, default=0.95
[05/28 12:51:59  19245s] -opt_max_length -1                         # float, default=-1, min=-1, max=2147483647
[05/28 12:51:59  19245s] -opt_multi_bit_flop_merge_timing_effort medium
[05/28 12:51:59  19245s]                                            # enums={low medium high}, default=medium
[05/28 12:51:59  19245s] -opt_multi_bit_flop_split_timing_effort low
[05/28 12:51:59  19245s]                                            # enums={low medium high}, default=low
[05/28 12:51:59  19245s] -opt_move_insts true                       # bool, default=true
[05/28 12:51:59  19245s] -opt_multi_bit_combinational_merge_timing_effort medium
[05/28 12:51:59  19245s]                                            # enums={low medium high}, default=medium
[05/28 12:51:59  19245s] -opt_multi_bit_combinational_mode auto     # enums={auto power area}, default=auto
[05/28 12:51:59  19245s] -opt_multi_bit_combinational_opt splitOnly
[05/28 12:51:59  19245s]                                            # enums={false true mergeOnly splitOnly}, default=splitOnly
[05/28 12:51:59  19245s] -opt_multi_bit_combinational_split_timing_effort low
[05/28 12:51:59  19245s]                                            # enums={low medium high}, default=low
[05/28 12:51:59  19245s] -opt_multi_bit_flop_name_prefix CDN_MBIT_
[05/28 12:51:59  19245s]                                            # string, default=CDN_MBIT_
[05/28 12:51:59  19245s] -opt_multi_bit_flop_name_separator _MB_    # string, default=_MB_
[05/28 12:51:59  19245s] -opt_multi_bit_flop_name_suffix {}         # string, default=""
[05/28 12:51:59  19245s] -opt_multi_bit_flop_opt splitOnly          # enums={false true mergeOnly splitOnly}, default=splitOnly
[05/28 12:51:59  19245s] -opt_multi_bit_flop_reorder_bits false     # enums={false true timing power}, default=false
[05/28 12:51:59  19245s] -opt_multi_bit_unused_bit_count 1          # int, default=1, min=1, max=32
[05/28 12:51:59  19245s] -opt_multi_bit_unused_bits prePlace        # enums={false true prePlace preCTS}, default=prePlace
[05/28 12:51:59  19245s] -opt_pre_route_ndr_aware {}                # string, default=""
[05/28 12:51:59  19245s] -opt_one_pass_lec false                    # bool, default=false
[05/28 12:51:59  19245s] -opt_duplicate_cte_constrained_hport false
[05/28 12:51:59  19245s]                                            # bool, default=false
[05/28 12:51:59  19245s] -opt_report_multi_bit_unmerged_reasons false
[05/28 12:51:59  19245s]                                            # bool, default=false
[05/28 12:51:59  19245s] -opt_constant_inputs false                 # bool, default=false
[05/28 12:51:59  19245s] -opt_constant_nets true                    # bool, default=true
[05/28 12:51:59  19245s] -opt_resize_flip_flops true                # bool, default=true, user setting
[05/28 12:51:59  19245s] -opt_tied_inputs false                     # bool, default=false
[05/28 12:51:59  19245s] -opt_podv2_flow_effort auto                # enums={auto standard extreme}, default=auto
[05/28 12:51:59  19245s] -opt_post_route_allow_overlap true         # bool, default=true
[05/28 12:51:59  19245s] -opt_post_route_area_reclaim none          # enums={none setupAware holdAndSetupAware}, default=none
[05/28 12:51:59  19245s] -opt_post_route_check_antenna_rules true
[05/28 12:51:59  19245s]                                            # bool, default=true
[05/28 12:51:59  19245s] -opt_post_route_drv_recovery auto          # ternary, default=auto
[05/28 12:51:59  19245s] -opt_post_route_hold_recovery false        # ternary, default=false
[05/28 12:51:59  19245s] -opt_post_route_setup_recovery auto        # ternary, default=auto
[05/28 12:51:59  19245s] -opt_power_effort none                     # enums={none low high}, default=none
[05/28 12:51:59  19245s] -opt_preserve_all_sequential false         # bool, default=false
[05/28 12:51:59  19245s] -opt_preserve_hpin_function false          # bool, default=false
[05/28 12:51:59  19245s] -opt_area_recovery default                 # enums={true false default}, default=default
[05/28 12:51:59  19245s] -opt_multi_bit_flop_split_report_failure_reason true
[05/28 12:51:59  19245s]                                            # bool, default=true
[05/28 12:51:59  19245s] -opt_resize_power_switch_insts false       # bool, default=false
[05/28 12:51:59  19245s] -opt_resize_level_shifter_and_iso_insts false
[05/28 12:51:59  19245s]                                            # bool, default=false
[05/28 12:51:59  19245s] -opt_enable_restructure true               # bool, default=true
[05/28 12:51:59  19245s] -opt_sequential_genus_restructure_report_failure_reason false
[05/28 12:51:59  19245s]                                            # bool, default=false
[05/28 12:51:59  19245s] -opt_setup_target_slack 0                  # float, default=0, user setting
[05/28 12:51:59  19245s] -opt_area_recovery_setup_target_slack 0    # float, default=0
[05/28 12:51:59  19245s] -opt_flop_pins_report false                # enums={false true}, default=false
[05/28 12:51:59  19245s] -opt_flops_report false                    # enums={false true}, default=false
[05/28 12:51:59  19245s] -opt_remove_redundant_insts true           # bool, default=true
[05/28 12:51:59  19245s] -opt_pin_swapping true                     # bool, default=true
[05/28 12:51:59  19245s] -opt_target_based_opt_file {}              # string, default=""
[05/28 12:51:59  19245s] -opt_target_based_opt_file_only true       # enums={false true}, default=true
[05/28 12:51:59  19245s] -opt_target_based_opt_hold_file {}         # string, default=""
[05/28 12:51:59  19245s] -opt_time_design_compress_reports true     # bool, default=true
[05/28 12:51:59  19245s] -opt_time_design_expanded_view false       # bool, default=false
[05/28 12:51:59  19245s] -opt_time_design_num_paths 50              # uint, default=50
[05/28 12:51:59  19245s] -opt_time_design_report_net true           # bool, default=true
[05/28 12:51:59  19245s] -opt_time_design_vertical_timing_summary false
[05/28 12:51:59  19245s]                                            # bool, default=false
[05/28 12:51:59  19245s] -opt_unfix_clock_insts true                # bool, default=true
[05/28 12:51:59  19245s] -opt_concatenate_default_and_user_prefixes true
[05/28 12:51:59  19245s]                                            # bool, default=true
[05/28 12:51:59  19245s] -opt_skew true                             # bool, default=true
[05/28 12:51:59  19245s] -opt_skew_ccopt standard                   # enums={none standard extreme}, default=standard
[05/28 12:51:59  19245s] -opt_skew_post_route true                  # bool, default=true
[05/28 12:51:59  19245s] -opt_skew_pre_cts true                     # bool, default=true
[05/28 12:51:59  19245s] -opt_verbose false                         # bool, default=false
[05/28 12:51:59  19245s] -opt_post_route_art_flow false             # bool, default=false
[05/28 12:51:59  19245s] 
[05/28 12:52:50  19255s] <CMD> ecoRoute -fix_drc
[05/28 12:52:50  19255s] ### Time Record (ecoRoute) is installed.
[05/28 12:52:50  19255s] **INFO: User settings:
[05/28 12:52:50  19255s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 12:52:50  19255s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/28 12:52:50  19255s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 12:52:50  19255s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 12:52:50  19255s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 12:52:50  19255s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 12:52:50  19255s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 12:52:50  19255s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 12:52:50  19255s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 12:52:50  19255s] setNanoRouteMode -extract_design_signature                                                163389142
[05/28 12:52:50  19255s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 12:52:50  19255s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 12:52:50  19255s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 12:52:50  19255s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 12:52:50  19255s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 12:52:50  19255s] setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/28 12:52:50  19255s] setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
[05/28 12:52:50  19255s] setNanoRouteMode -route_si_effort                                                         high
[05/28 12:52:50  19255s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 12:52:50  19255s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 12:52:50  19255s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 12:52:50  19255s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 12:52:50  19255s] setNanoRouteMode -timingEngine                                                            .timing_file_75591.tif.gz
[05/28 12:52:50  19255s] setDesignMode -process                                                                    22
[05/28 12:52:50  19255s] 
[05/28 12:52:50  19255s] 
[05/28 12:52:50  19255s] detailRoute -fix_drc
[05/28 12:52:50  19255s] 
[05/28 12:52:50  19255s] #Start detailRoute on Wed May 28 12:52:50 2025
[05/28 12:52:50  19255s] #
[05/28 12:52:50  19255s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 12:52:50  19255s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 12:52:50  19255s] ### Time Record (detailRoute) is installed.
[05/28 12:52:50  19255s] ### Time Record (Pre Callback) is installed.
[05/28 12:52:50  19255s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_ktCB8E.rcdb.d/TOP.rcdb.d': 2929 access done (mem: 14713.168M)
[05/28 12:52:50  19255s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/28 12:52:50  19255s] ### Time Record (Pre Callback) is uninstalled.
[05/28 12:52:50  19255s] ### Time Record (DB Import) is installed.
[05/28 12:52:50  19255s] ### Time Record (Timing Data Generation) is installed.
[05/28 12:52:50  19255s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 12:52:50  19255s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/28 12:52:50  19255s] eee: pegSigSF=1.070000
[05/28 12:52:50  19255s] Initializing multi-corner resistance tables ...
[05/28 12:52:50  19255s] eee: Grid unit RC data computation started
[05/28 12:52:50  19255s] eee: Grid unit RC data computation completed
[05/28 12:52:50  19255s] eee: l=1 avDens=0.005561 usedTrk=42.115741 availTrk=7573.253645 sigTrk=42.115741
[05/28 12:52:50  19255s] eee: l=2 avDens=0.048448 usedTrk=297.592779 availTrk=6142.500000 sigTrk=297.592779
[05/28 12:52:50  19255s] eee: l=3 avDens=0.126459 usedTrk=432.488891 availTrk=3420.000000 sigTrk=432.488891
[05/28 12:52:50  19255s] eee: l=4 avDens=0.143117 usedTrk=472.286853 availTrk=3300.000000 sigTrk=472.286853
[05/28 12:52:50  19255s] eee: l=5 avDens=0.092376 usedTrk=288.211852 availTrk=3120.000000 sigTrk=288.211852
[05/28 12:52:50  19255s] eee: l=6 avDens=0.018272 usedTrk=39.466667 availTrk=2160.000000 sigTrk=39.466667
[05/28 12:52:50  19255s] eee: l=7 avDens=0.002944 usedTrk=1.766667 availTrk=600.000000 sigTrk=1.766667
[05/28 12:52:50  19255s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 12:52:50  19255s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 12:52:50  19255s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 12:52:50  19255s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 12:52:50  19255s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 12:52:50  19255s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.234895 uaWl=1.000000 uaWlH=0.506500 aWlH=0.000000 lMod=0 pMax=0.888400 pMod=79 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 12:52:50  19255s] eee: NetCapCache creation started. (Current Mem: 14721.172M) 
[05/28 12:52:50  19255s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 14721.172M) 
[05/28 12:52:50  19255s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/28 12:52:50  19255s] eee: Metal Layers Info:
[05/28 12:52:50  19255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 12:52:50  19255s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 12:52:50  19255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 12:52:50  19255s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 12:52:50  19255s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 12:52:50  19255s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 12:52:50  19255s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 12:52:50  19255s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 12:52:50  19255s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 12:52:50  19255s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 12:52:50  19255s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 12:52:50  19255s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 12:52:50  19255s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 12:52:50  19255s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 12:52:50  19255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 12:52:50  19255s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1058_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1058_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1057_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1057_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1056_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1056_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1055_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1055_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1054_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1054_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1053_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1053_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1052_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1052_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1051_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1051_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1050_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1050_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1049_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1049_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 12:52:50  19255s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 12:52:50  19255s] #To increase the message display limit, refer to the product command reference manual.
[05/28 12:52:50  19255s] ### Net info: total nets: 2192
[05/28 12:52:50  19255s] ### Net info: dirty nets: 0
[05/28 12:52:50  19255s] ### Net info: marked as disconnected nets: 0
[05/28 12:52:50  19255s] ### Net info: fully routed nets: 2189
[05/28 12:52:50  19255s] ### Net info: trivial (< 2 pins) nets: 3
[05/28 12:52:50  19255s] ### Net info: unrouted nets: 0
[05/28 12:52:50  19255s] ### Net info: re-extraction nets: 0
[05/28 12:52:50  19255s] ### Net info: ignored nets: 0
[05/28 12:52:50  19255s] ### Net info: skip routing nets: 0
[05/28 12:52:50  19255s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:52:50  19255s] ### import design signature (1304): route=1722023312 fixed_route=735683048 flt_obj=0 vio=856043742 swire=1905142130 shield_wire=1 net_attr=624746263 dirty_area=0 del_dirty_area=0 cell=143782212 placement=1262287363 pin_access=812394774 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=735683048 sns=735683048
[05/28 12:52:50  19255s] ### Time Record (DB Import) is uninstalled.
[05/28 12:52:50  19255s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 12:52:50  19255s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:52:50  19255s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 12:52:50  19255s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:52:50  19255s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:52:50  19255s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:52:50  19255s] ### Time Record (Data Preparation) is installed.
[05/28 12:52:50  19255s] #Start routing data preparation on Wed May 28 12:52:50 2025
[05/28 12:52:50  19255s] #
[05/28 12:52:50  19255s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:52:50  19255s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:52:50  19255s] ### Time Record (Cell Pin Access) is installed.
[05/28 12:52:50  19255s] #Initial pin access analysis.
[05/28 12:52:50  19255s] #Detail pin access analysis.
[05/28 12:52:50  19255s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 12:52:50  19255s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 12:52:50  19255s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 12:52:50  19255s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:52:50  19255s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:52:50  19255s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:52:50  19255s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:52:50  19255s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 12:52:50  19255s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 12:52:50  19255s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 12:52:50  19255s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 12:52:50  19255s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 12:52:50  19255s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 12:52:50  19255s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 12:52:50  19255s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 12:52:50  19255s] #pin_access_rlayer=3(C1)
[05/28 12:52:50  19255s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 12:52:50  19255s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 12:52:50  19255s] #enable_dpt_layer_shield=F
[05/28 12:52:50  19255s] #has_line_end_grid=F
[05/28 12:52:50  19255s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 12:52:50  19255s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13426.11 (MB), peak = 14558.50 (MB)
[05/28 12:52:50  19255s] #Regenerating Ggrids automatically.
[05/28 12:52:50  19255s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 12:52:50  19255s] #Using automatically generated G-grids.
[05/28 12:52:52  19257s] #Done routing data preparation.
[05/28 12:52:52  19257s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 13430.68 (MB), peak = 14558.50 (MB)
[05/28 12:52:52  19257s] ### Time Record (Data Preparation) is uninstalled.
[05/28 12:52:52  19257s] ### Time Record (Detail Routing) is installed.
[05/28 12:52:52  19257s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:52:52  19257s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:52:52  19257s] ### Time Record (Data Preparation) is installed.
[05/28 12:52:52  19257s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 12:52:52  19257s] ### Time Record (Data Preparation) is uninstalled.
[05/28 12:52:52  19257s] #Start instance access analysis using 1 thread...
[05/28 12:52:52  19257s] #Set layer M1 to be advanced pin access layer.
[05/28 12:52:52  19257s] ### Time Record (Instance Pin Access) is installed.
[05/28 12:52:52  19257s] #70 out of 3414 (2.05%) instances are not legally placed.
[05/28 12:52:52  19257s] #737 out of 3414(21.59%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 12:52:52  19257s] #169 instance pins are hard to access
[05/28 12:52:52  19257s] #Instance access analysis statistics:
[05/28 12:52:52  19257s] #Cpu time = 00:00:00
[05/28 12:52:52  19257s] #Elapsed time = 00:00:00
[05/28 12:52:52  19257s] #Increased memory = 0.00 (MB)
[05/28 12:52:52  19257s] #Total memory = 13430.68 (MB)
[05/28 12:52:52  19257s] #Peak memory = 14558.50 (MB)
[05/28 12:52:52  19257s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 12:52:52  19257s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 12:52:52  19257s] #
[05/28 12:52:52  19257s] #Start Detail Routing..
[05/28 12:52:52  19257s] #start initial detail routing ...
[05/28 12:52:52  19257s] ### Design has 0 dirty nets, has valid drcs
[05/28 12:52:52  19257s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 12:52:52  19257s] #   number of violations = 200
[05/28 12:52:52  19257s] #
[05/28 12:52:52  19257s] #  By Layer and Type:
[05/28 12:52:52  19257s] #
[05/28 12:52:52  19257s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:52:52  19257s] #  -      | Short| MinStp| Color| EOLCol| CShort| C2MCon| Others| Totals|
[05/28 12:52:52  19257s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:52:52  19257s] #  M1     |    36|      0|    30|     30|     10|     16|     14|    136|
[05/28 12:52:52  19257s] #  M2     |    10|     15|    14|      4|      0|      0|     21|     64|
[05/28 12:52:52  19257s] #  Totals |    46|     15|    44|     34|     10|     16|     35|    200|
[05/28 12:52:52  19257s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:52:52  19257s] #
[05/28 12:52:52  19257s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13433.65 (MB), peak = 14558.50 (MB)
[05/28 12:52:52  19257s] #start 1st fixing drc iteration ...
[05/28 12:52:58  19264s] ### Gcell dirty-map stats: routing = 9.00%
[05/28 12:52:58  19264s] #   number of violations = 87
[05/28 12:52:58  19264s] #
[05/28 12:52:58  19264s] #  By Layer and Type:
[05/28 12:52:58  19264s] #
[05/28 12:52:58  19264s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:52:58  19264s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| C2MCon| Others| Totals|
[05/28 12:52:58  19264s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:52:58  19264s] #  M1     |    19|      0|    14|     12|      5|      7|      6|     63|
[05/28 12:52:58  19264s] #  M2     |     2|      4|     8|      2|      0|      0|      8|     24|
[05/28 12:52:58  19264s] #  Totals |    21|      4|    22|     14|      5|      7|     14|     87|
[05/28 12:52:58  19264s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:52:58  19264s] #
[05/28 12:52:58  19264s] #cpu time = 00:00:07, elapsed time = 00:00:06, memory = 13447.27 (MB), peak = 14558.50 (MB)
[05/28 12:52:58  19264s] #start 2nd fixing drc iteration ...
[05/28 12:53:06  19271s] ### Gcell dirty-map stats: routing = 11.24%
[05/28 12:53:06  19271s] #   number of violations = 77
[05/28 12:53:06  19271s] #
[05/28 12:53:06  19271s] #  By Layer and Type:
[05/28 12:53:06  19271s] #
[05/28 12:53:06  19271s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:53:06  19271s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| C2MCon| Others| Totals|
[05/28 12:53:06  19271s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:53:06  19271s] #  M1     |    19|      0|    12|     11|      2|      4|      5|     53|
[05/28 12:53:06  19271s] #  M2     |     2|      2|     9|      3|      0|      0|      8|     24|
[05/28 12:53:06  19271s] #  Totals |    21|      2|    21|     14|      2|      4|     13|     77|
[05/28 12:53:06  19271s] #---------+------+-------+------+-------+-------+-------+-------+-------+
[05/28 12:53:06  19271s] #
[05/28 12:53:06  19271s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 13450.77 (MB), peak = 14558.50 (MB)
[05/28 12:53:06  19271s] #start 3rd fixing drc iteration ...
[05/28 12:53:16  19281s] ### Gcell dirty-map stats: routing = 13.52%
[05/28 12:53:16  19281s] #   number of violations = 73
[05/28 12:53:16  19281s] #
[05/28 12:53:16  19281s] #  By Layer and Type:
[05/28 12:53:16  19281s] #
[05/28 12:53:16  19281s] #---------+------+------+-------+-------+-------+------+-------+-------+
[05/28 12:53:16  19281s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| EncEO| Others| Totals|
[05/28 12:53:16  19281s] #---------+------+------+-------+-------+-------+------+-------+-------+
[05/28 12:53:16  19281s] #  M1     |    18|    12|     11|      2|      4|     2|      3|     52|
[05/28 12:53:16  19281s] #  M2     |     2|     8|      2|      0|      0|     0|      9|     21|
[05/28 12:53:16  19281s] #  Totals |    20|    20|     13|      2|      4|     2|     12|     73|
[05/28 12:53:16  19281s] #---------+------+------+-------+-------+-------+------+-------+-------+
[05/28 12:53:16  19281s] #
[05/28 12:53:16  19281s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 13457.90 (MB), peak = 14558.50 (MB)
[05/28 12:53:16  19281s] #start 4th fixing drc iteration ...
[05/28 12:53:31  19296s] ### Gcell dirty-map stats: routing = 15.80%
[05/28 12:53:31  19296s] #   number of violations = 68
[05/28 12:53:31  19296s] #
[05/28 12:53:31  19296s] #  By Layer and Type:
[05/28 12:53:31  19296s] #
[05/28 12:53:31  19296s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 12:53:31  19296s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 12:53:31  19296s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 12:53:31  19296s] #  M1     |      0|    19|     9|      8|      4|   2|      5|     47|
[05/28 12:53:31  19296s] #  M2     |      2|     1|     8|      2|      0|   1|      7|     21|
[05/28 12:53:31  19296s] #  Totals |      2|    20|    17|     10|      4|   3|     12|     68|
[05/28 12:53:31  19296s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 12:53:31  19296s] #
[05/28 12:53:31  19296s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 13458.01 (MB), peak = 14558.50 (MB)
[05/28 12:53:31  19296s] #start 5th fixing drc iteration ...
[05/28 12:53:51  19317s] ### Gcell dirty-map stats: routing = 17.92%
[05/28 12:53:51  19317s] #   number of violations = 65
[05/28 12:53:51  19317s] #
[05/28 12:53:51  19317s] #  By Layer and Type:
[05/28 12:53:51  19317s] #
[05/28 12:53:51  19317s] #---------+------+------+-------+-------+-------+------+-------+-------+
[05/28 12:53:51  19317s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| EncEO| Others| Totals|
[05/28 12:53:51  19317s] #---------+------+------+-------+-------+-------+------+-------+-------+
[05/28 12:53:51  19317s] #  M1     |    18|     9|      8|      2|      4|     2|      3|     46|
[05/28 12:53:51  19317s] #  M2     |     1|     8|      2|      0|      0|     0|      8|     19|
[05/28 12:53:51  19317s] #  Totals |    19|    17|     10|      2|      4|     2|     11|     65|
[05/28 12:53:51  19317s] #---------+------+------+-------+-------+-------+------+-------+-------+
[05/28 12:53:51  19317s] #
[05/28 12:53:51  19317s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 13458.03 (MB), peak = 14558.50 (MB)
[05/28 12:53:51  19317s] #start 6th fixing drc iteration ...
[05/28 12:54:21  19347s] ### Gcell dirty-map stats: routing = 23.56%
[05/28 12:54:21  19347s] #   number of violations = 50
[05/28 12:54:21  19347s] #
[05/28 12:54:21  19347s] #  By Layer and Type:
[05/28 12:54:21  19347s] #
[05/28 12:54:21  19347s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/28 12:54:21  19347s] #  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/28 12:54:21  19347s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/28 12:54:21  19347s] #  M1     |    16|      0|      1|    10|      9|   4|      2|     42|
[05/28 12:54:21  19347s] #  M2     |     1|      1|      1|     5|      0|   0|      0|      8|
[05/28 12:54:21  19347s] #  Totals |    17|      1|      2|    15|      9|   4|      2|     50|
[05/28 12:54:21  19347s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/28 12:54:21  19347s] #
[05/28 12:54:21  19347s] #cpu time = 00:00:30, elapsed time = 00:00:30, memory = 13517.66 (MB), peak = 14558.50 (MB)
[05/28 12:54:21  19347s] #start 7th fixing drc iteration ...
[05/28 12:54:27  19353s] ### Gcell dirty-map stats: routing = 23.64%
[05/28 12:54:27  19353s] #   number of violations = 50
[05/28 12:54:27  19353s] #
[05/28 12:54:27  19353s] #  By Layer and Type:
[05/28 12:54:27  19353s] #
[05/28 12:54:27  19353s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/28 12:54:27  19353s] #  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/28 12:54:27  19353s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/28 12:54:27  19353s] #  M1     |    17|      0|      1|    10|      9|   3|      2|     42|
[05/28 12:54:27  19353s] #  M2     |     1|      1|      1|     5|      0|   0|      0|      8|
[05/28 12:54:27  19353s] #  Totals |    18|      1|      2|    15|      9|   3|      2|     50|
[05/28 12:54:27  19353s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/28 12:54:27  19353s] #
[05/28 12:54:27  19353s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 13514.41 (MB), peak = 14558.50 (MB)
[05/28 12:54:27  19353s] #start 8th fixing drc iteration ...
[05/28 12:54:35  19361s] ### Gcell dirty-map stats: routing = 23.64%
[05/28 12:54:35  19361s] #   number of violations = 49
[05/28 12:54:35  19361s] #
[05/28 12:54:35  19361s] #  By Layer and Type:
[05/28 12:54:35  19361s] #
[05/28 12:54:35  19361s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:54:35  19361s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:54:35  19361s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:54:35  19361s] #  M1     |    17|      0|    10|      9|      2|   2|     40|
[05/28 12:54:35  19361s] #  M2     |     2|      1|     6|      0|      0|   0|      9|
[05/28 12:54:35  19361s] #  Totals |    19|      1|    16|      9|      2|   2|     49|
[05/28 12:54:35  19361s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:54:35  19361s] #
[05/28 12:54:35  19361s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 13503.21 (MB), peak = 14558.50 (MB)
[05/28 12:54:35  19361s] #start 9th fixing drc iteration ...
[05/28 12:54:46  19372s] ### Gcell dirty-map stats: routing = 23.64%
[05/28 12:54:46  19372s] #   number of violations = 48
[05/28 12:54:46  19372s] #
[05/28 12:54:46  19372s] #  By Layer and Type:
[05/28 12:54:46  19372s] #
[05/28 12:54:46  19372s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:54:46  19372s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:54:46  19372s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:54:46  19372s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:54:46  19372s] #  M2     |     2|      1|     6|      0|      0|   0|      9|
[05/28 12:54:46  19372s] #  Totals |    20|      1|    15|      8|      2|   2|     48|
[05/28 12:54:46  19372s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:54:46  19372s] #
[05/28 12:54:46  19372s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 13483.05 (MB), peak = 14558.50 (MB)
[05/28 12:54:46  19372s] #start 10th fixing drc iteration ...
[05/28 12:55:01  19388s] ### Gcell dirty-map stats: routing = 23.64%
[05/28 12:55:01  19388s] #   number of violations = 48
[05/28 12:55:01  19388s] #
[05/28 12:55:01  19388s] #  By Layer and Type:
[05/28 12:55:01  19388s] #
[05/28 12:55:01  19388s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:01  19388s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:55:01  19388s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:01  19388s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:55:01  19388s] #  M2     |     2|      1|     6|      0|      0|   0|      9|
[05/28 12:55:01  19388s] #  Totals |    20|      1|    15|      8|      2|   2|     48|
[05/28 12:55:01  19388s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:01  19388s] #
[05/28 12:55:01  19388s] #cpu time = 00:00:16, elapsed time = 00:00:15, memory = 13491.05 (MB), peak = 14558.50 (MB)
[05/28 12:55:01  19388s] #start 11th fixing drc iteration ...
[05/28 12:55:21  19408s] ### Gcell dirty-map stats: routing = 23.64%
[05/28 12:55:21  19408s] #   number of violations = 48
[05/28 12:55:21  19408s] #
[05/28 12:55:21  19408s] #  By Layer and Type:
[05/28 12:55:21  19408s] #
[05/28 12:55:21  19408s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:21  19408s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:55:21  19408s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:21  19408s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:55:21  19408s] #  M2     |     2|      1|     6|      0|      0|   0|      9|
[05/28 12:55:21  19408s] #  Totals |    20|      1|    15|      8|      2|   2|     48|
[05/28 12:55:21  19408s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:21  19408s] #
[05/28 12:55:22  19408s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 13506.95 (MB), peak = 14558.50 (MB)
[05/28 12:55:22  19408s] #start 12th fixing drc iteration ...
[05/28 12:55:49  19435s] ### Gcell dirty-map stats: routing = 23.64%
[05/28 12:55:49  19435s] #   number of violations = 48
[05/28 12:55:49  19435s] #
[05/28 12:55:49  19435s] #  By Layer and Type:
[05/28 12:55:49  19435s] #
[05/28 12:55:49  19435s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:49  19435s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:55:49  19435s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:49  19435s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:55:49  19435s] #  M2     |     2|      1|     6|      0|      0|   0|      9|
[05/28 12:55:49  19435s] #  Totals |    20|      1|    15|      8|      2|   2|     48|
[05/28 12:55:49  19435s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:49  19435s] #
[05/28 12:55:49  19436s] #cpu time = 00:00:28, elapsed time = 00:00:28, memory = 13513.02 (MB), peak = 14558.50 (MB)
[05/28 12:55:49  19436s] #start 13th fixing drc iteration ...
[05/28 12:55:56  19442s] ### Gcell dirty-map stats: routing = 23.88%
[05/28 12:55:56  19442s] #   number of violations = 48
[05/28 12:55:56  19442s] #
[05/28 12:55:56  19442s] #  By Layer and Type:
[05/28 12:55:56  19442s] #
[05/28 12:55:56  19442s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:56  19442s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:55:56  19442s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:56  19442s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:55:56  19442s] #  M2     |     2|      1|     6|      0|      0|   0|      9|
[05/28 12:55:56  19442s] #  Totals |    20|      1|    15|      8|      2|   2|     48|
[05/28 12:55:56  19442s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:55:56  19442s] #
[05/28 12:55:56  19442s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 13509.89 (MB), peak = 14558.50 (MB)
[05/28 12:55:56  19442s] #start 14th fixing drc iteration ...
[05/28 12:56:04  19451s] ### Gcell dirty-map stats: routing = 23.92%
[05/28 12:56:04  19451s] #   number of violations = 48
[05/28 12:56:04  19451s] #
[05/28 12:56:04  19451s] #  By Layer and Type:
[05/28 12:56:04  19451s] #
[05/28 12:56:04  19451s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:04  19451s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:56:04  19451s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:04  19451s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:56:04  19451s] #  M2     |     2|      1|     6|      0|      0|   0|      9|
[05/28 12:56:04  19451s] #  Totals |    20|      1|    15|      8|      2|   2|     48|
[05/28 12:56:04  19451s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:04  19451s] #
[05/28 12:56:04  19451s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 13495.85 (MB), peak = 14558.50 (MB)
[05/28 12:56:04  19451s] #start 15th fixing drc iteration ...
[05/28 12:56:15  19461s] ### Gcell dirty-map stats: routing = 23.92%
[05/28 12:56:15  19461s] #   number of violations = 47
[05/28 12:56:15  19461s] #
[05/28 12:56:15  19461s] #  By Layer and Type:
[05/28 12:56:15  19461s] #
[05/28 12:56:15  19461s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:15  19461s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:56:15  19461s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:15  19461s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:56:15  19461s] #  M2     |     2|      1|     5|      0|      0|   0|      8|
[05/28 12:56:15  19461s] #  Totals |    20|      1|    14|      8|      2|   2|     47|
[05/28 12:56:15  19461s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:15  19461s] #
[05/28 12:56:15  19461s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 13489.52 (MB), peak = 14558.50 (MB)
[05/28 12:56:15  19461s] #start 16th fixing drc iteration ...
[05/28 12:56:31  19478s] ### Gcell dirty-map stats: routing = 24.08%
[05/28 12:56:31  19478s] #   number of violations = 47
[05/28 12:56:31  19478s] #
[05/28 12:56:31  19478s] #  By Layer and Type:
[05/28 12:56:31  19478s] #
[05/28 12:56:31  19478s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:31  19478s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:56:31  19478s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:31  19478s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:56:31  19478s] #  M2     |     2|      1|     5|      0|      0|   0|      8|
[05/28 12:56:31  19478s] #  Totals |    20|      1|    14|      8|      2|   2|     47|
[05/28 12:56:31  19478s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:31  19478s] #
[05/28 12:56:31  19478s] #cpu time = 00:00:17, elapsed time = 00:00:16, memory = 13507.15 (MB), peak = 14558.50 (MB)
[05/28 12:56:31  19478s] #start 17th fixing drc iteration ...
[05/28 12:56:51  19497s] ### Gcell dirty-map stats: routing = 24.28%
[05/28 12:56:51  19497s] #   number of violations = 47
[05/28 12:56:51  19497s] #
[05/28 12:56:51  19497s] #  By Layer and Type:
[05/28 12:56:51  19497s] #
[05/28 12:56:51  19497s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:51  19497s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:56:51  19497s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:51  19497s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:56:51  19497s] #  M2     |     2|      1|     5|      0|      0|   0|      8|
[05/28 12:56:51  19497s] #  Totals |    20|      1|    14|      8|      2|   2|     47|
[05/28 12:56:51  19497s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:56:51  19497s] #
[05/28 12:56:51  19498s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 13507.32 (MB), peak = 14558.50 (MB)
[05/28 12:56:51  19498s] #start 18th fixing drc iteration ...
[05/28 12:57:18  19525s] ### Gcell dirty-map stats: routing = 24.28%
[05/28 12:57:18  19525s] #   number of violations = 47
[05/28 12:57:18  19525s] #
[05/28 12:57:18  19525s] #  By Layer and Type:
[05/28 12:57:18  19525s] #
[05/28 12:57:18  19525s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:57:18  19525s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:57:18  19525s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:57:18  19525s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:57:18  19525s] #  M2     |     2|      1|     5|      0|      0|   0|      8|
[05/28 12:57:18  19525s] #  Totals |    20|      1|    14|      8|      2|   2|     47|
[05/28 12:57:18  19525s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:57:18  19525s] #
[05/28 12:57:18  19525s] #cpu time = 00:00:28, elapsed time = 00:00:28, memory = 13518.55 (MB), peak = 14558.50 (MB)
[05/28 12:57:18  19525s] #start 19th fixing drc iteration ...
[05/28 12:57:26  19533s] ### Gcell dirty-map stats: routing = 24.28%
[05/28 12:57:26  19533s] #   number of violations = 47
[05/28 12:57:26  19533s] #
[05/28 12:57:26  19533s] #  By Layer and Type:
[05/28 12:57:26  19533s] #
[05/28 12:57:26  19533s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:57:26  19533s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:57:26  19533s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:57:26  19533s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:57:26  19533s] #  M2     |     2|      1|     5|      0|      0|   0|      8|
[05/28 12:57:26  19533s] #  Totals |    20|      1|    14|      8|      2|   2|     47|
[05/28 12:57:26  19533s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:57:26  19533s] #
[05/28 12:57:26  19533s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 13514.34 (MB), peak = 14558.50 (MB)
[05/28 12:57:26  19533s] #start 20th fixing drc iteration ...
[05/28 12:57:33  19540s] ### Gcell dirty-map stats: routing = 24.28%
[05/28 12:57:33  19540s] #   number of violations = 47
[05/28 12:57:33  19540s] #
[05/28 12:57:33  19540s] #  By Layer and Type:
[05/28 12:57:33  19540s] #
[05/28 12:57:33  19540s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:57:33  19540s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:57:33  19540s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:57:33  19540s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:57:33  19540s] #  M2     |     2|      1|     5|      0|      0|   0|      8|
[05/28 12:57:33  19540s] #  Totals |    20|      1|    14|      8|      2|   2|     47|
[05/28 12:57:33  19540s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:57:33  19540s] #
[05/28 12:57:33  19540s] #cpu time = 00:00:08, elapsed time = 00:00:07, memory = 13502.49 (MB), peak = 14558.50 (MB)
[05/28 12:57:33  19540s] #start 21th fixing drc iteration ...
[05/28 12:57:45  19552s] ### Gcell dirty-map stats: routing = 24.28%
[05/28 12:57:45  19552s] #   number of violations = 48
[05/28 12:57:45  19552s] #
[05/28 12:57:45  19552s] #  By Layer and Type:
[05/28 12:57:45  19552s] #
[05/28 12:57:45  19552s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 12:57:45  19552s] #  -      | Short| PinAcc| Color| EOLCol| CShort| C2MCon| Enc| Totals|
[05/28 12:57:45  19552s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 12:57:45  19552s] #  M1     |    18|      0|     9|      8|      2|      1|   2|     40|
[05/28 12:57:45  19552s] #  M2     |     2|      1|     5|      0|      0|      0|   0|      8|
[05/28 12:57:45  19552s] #  Totals |    20|      1|    14|      8|      2|      1|   2|     48|
[05/28 12:57:45  19552s] #---------+------+-------+------+-------+-------+-------+----+-------+
[05/28 12:57:45  19552s] #
[05/28 12:57:45  19553s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 13508.49 (MB), peak = 14558.50 (MB)
[05/28 12:57:45  19553s] #start 22th fixing drc iteration ...
[05/28 12:58:01  19569s] ### Gcell dirty-map stats: routing = 24.28%
[05/28 12:58:01  19569s] #   number of violations = 47
[05/28 12:58:01  19569s] #
[05/28 12:58:01  19569s] #  By Layer and Type:
[05/28 12:58:01  19569s] #
[05/28 12:58:01  19569s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:01  19569s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:58:01  19569s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:01  19569s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:58:01  19569s] #  M2     |     2|      1|     5|      0|      0|   0|      8|
[05/28 12:58:01  19569s] #  Totals |    20|      1|    14|      8|      2|   2|     47|
[05/28 12:58:01  19569s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:01  19569s] #
[05/28 12:58:01  19569s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 13508.83 (MB), peak = 14558.50 (MB)
[05/28 12:58:01  19569s] #start 23th fixing drc iteration ...
[05/28 12:58:21  19588s] ### Gcell dirty-map stats: routing = 24.28%
[05/28 12:58:21  19588s] #   number of violations = 47
[05/28 12:58:21  19588s] #
[05/28 12:58:21  19588s] #  By Layer and Type:
[05/28 12:58:21  19588s] #
[05/28 12:58:21  19588s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:21  19588s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:58:21  19588s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:21  19588s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:58:21  19588s] #  M2     |     2|      1|     5|      0|      0|   0|      8|
[05/28 12:58:21  19588s] #  Totals |    20|      1|    14|      8|      2|   2|     47|
[05/28 12:58:21  19588s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:21  19588s] #
[05/28 12:58:21  19588s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 13514.79 (MB), peak = 14558.50 (MB)
[05/28 12:58:21  19588s] #start 24th fixing drc iteration ...
[05/28 12:58:46  19614s] ### Gcell dirty-map stats: routing = 24.28%
[05/28 12:58:46  19614s] #   number of violations = 47
[05/28 12:58:46  19614s] #
[05/28 12:58:46  19614s] #  By Layer and Type:
[05/28 12:58:46  19614s] #
[05/28 12:58:46  19614s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:46  19614s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:58:46  19614s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:46  19614s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:58:46  19614s] #  M2     |     2|      1|     5|      0|      0|   0|      8|
[05/28 12:58:46  19614s] #  Totals |    20|      1|    14|      8|      2|   2|     47|
[05/28 12:58:46  19614s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:46  19614s] #
[05/28 12:58:47  19614s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 13513.95 (MB), peak = 14558.50 (MB)
[05/28 12:58:47  19614s] #start 25th fixing drc iteration ...
[05/28 12:58:55  19623s] ### Gcell dirty-map stats: routing = 24.28%
[05/28 12:58:55  19623s] #   number of violations = 47
[05/28 12:58:55  19623s] #
[05/28 12:58:55  19623s] #  By Layer and Type:
[05/28 12:58:55  19623s] #
[05/28 12:58:55  19623s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:55  19623s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:58:55  19623s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:55  19623s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:58:55  19623s] #  M2     |     2|      1|     5|      0|      0|   0|      8|
[05/28 12:58:55  19623s] #  Totals |    20|      1|    14|      8|      2|   2|     47|
[05/28 12:58:55  19623s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:58:55  19623s] #
[05/28 12:58:55  19623s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 13509.54 (MB), peak = 14558.50 (MB)
[05/28 12:58:55  19623s] #start 26th fixing drc iteration ...
[05/28 12:59:05  19633s] ### Gcell dirty-map stats: routing = 24.28%
[05/28 12:59:05  19633s] #   number of violations = 47
[05/28 12:59:05  19633s] #
[05/28 12:59:05  19633s] #  By Layer and Type:
[05/28 12:59:05  19633s] #
[05/28 12:59:05  19633s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:05  19633s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:59:05  19633s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:05  19633s] #  M1     |    18|      0|     9|      8|      2|   2|     39|
[05/28 12:59:05  19633s] #  M2     |     2|      1|     5|      0|      0|   0|      8|
[05/28 12:59:05  19633s] #  Totals |    20|      1|    14|      8|      2|   2|     47|
[05/28 12:59:05  19633s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:05  19633s] #
[05/28 12:59:05  19633s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 13501.88 (MB), peak = 14558.50 (MB)
[05/28 12:59:05  19633s] #start 27th fixing drc iteration ...
[05/28 12:59:19  19647s] ### Gcell dirty-map stats: routing = 24.44%
[05/28 12:59:19  19647s] #   number of violations = 47
[05/28 12:59:19  19647s] #
[05/28 12:59:19  19647s] #  By Layer and Type:
[05/28 12:59:19  19647s] #
[05/28 12:59:19  19647s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:19  19647s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:59:19  19647s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:19  19647s] #  M1     |    17|      0|    10|      9|      2|   2|     40|
[05/28 12:59:19  19647s] #  M2     |     3|      1|     3|      0|      0|   0|      7|
[05/28 12:59:19  19647s] #  Totals |    20|      1|    13|      9|      2|   2|     47|
[05/28 12:59:19  19647s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:19  19647s] #
[05/28 12:59:19  19647s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 13489.44 (MB), peak = 14558.50 (MB)
[05/28 12:59:19  19647s] #start 28th fixing drc iteration ...
[05/28 12:59:35  19663s] ### Gcell dirty-map stats: routing = 24.68%
[05/28 12:59:35  19663s] #   number of violations = 47
[05/28 12:59:35  19663s] #
[05/28 12:59:35  19663s] #  By Layer and Type:
[05/28 12:59:35  19663s] #
[05/28 12:59:35  19663s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:35  19663s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:59:35  19663s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:35  19663s] #  M1     |    17|      0|    10|      9|      2|   2|     40|
[05/28 12:59:35  19663s] #  M2     |     3|      1|     3|      0|      0|   0|      7|
[05/28 12:59:35  19663s] #  Totals |    20|      1|    13|      9|      2|   2|     47|
[05/28 12:59:35  19663s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:35  19663s] #
[05/28 12:59:35  19663s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 13485.20 (MB), peak = 14558.50 (MB)
[05/28 12:59:35  19663s] #start 29th fixing drc iteration ...
[05/28 12:59:53  19681s] ### Gcell dirty-map stats: routing = 24.68%
[05/28 12:59:53  19681s] #   number of violations = 47
[05/28 12:59:53  19681s] #
[05/28 12:59:53  19681s] #  By Layer and Type:
[05/28 12:59:53  19681s] #
[05/28 12:59:53  19681s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:53  19681s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 12:59:53  19681s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:53  19681s] #  M1     |    17|      0|    10|      9|      2|   2|     40|
[05/28 12:59:53  19681s] #  M2     |     3|      1|     3|      0|      0|   0|      7|
[05/28 12:59:53  19681s] #  Totals |    20|      1|    13|      9|      2|   2|     47|
[05/28 12:59:53  19681s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 12:59:53  19681s] #
[05/28 12:59:53  19681s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 13485.40 (MB), peak = 14558.50 (MB)
[05/28 12:59:53  19681s] #start 30th fixing drc iteration ...
[05/28 13:00:18  19706s] ### Gcell dirty-map stats: routing = 24.68%
[05/28 13:00:18  19706s] #   number of violations = 47
[05/28 13:00:18  19706s] #
[05/28 13:00:18  19706s] #  By Layer and Type:
[05/28 13:00:18  19706s] #
[05/28 13:00:18  19706s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 13:00:18  19706s] #  -      | Short| PinAcc| Color| EOLCol| CShort| Enc| Totals|
[05/28 13:00:18  19706s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 13:00:18  19706s] #  M1     |    17|      0|    10|      9|      2|   2|     40|
[05/28 13:00:18  19706s] #  M2     |     3|      1|     3|      0|      0|   0|      7|
[05/28 13:00:18  19706s] #  Totals |    20|      1|    13|      9|      2|   2|     47|
[05/28 13:00:18  19706s] #---------+------+-------+------+-------+-------+----+-------+
[05/28 13:00:18  19706s] #
[05/28 13:00:18  19706s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 13493.84 (MB), peak = 14558.50 (MB)
[05/28 13:00:18  19706s] #Complete Detail Routing.
[05/28 13:00:18  19706s] #Total wire length = 8258 um.
[05/28 13:00:18  19706s] #Total half perimeter of net bounding box = 7080 um.
[05/28 13:00:18  19706s] #Total wire length on LAYER M1 = 58 um.
[05/28 13:00:18  19706s] #Total wire length on LAYER M2 = 1542 um.
[05/28 13:00:18  19706s] #Total wire length on LAYER C1 = 2348 um.
[05/28 13:00:18  19706s] #Total wire length on LAYER C2 = 2560 um.
[05/28 13:00:18  19706s] #Total wire length on LAYER C3 = 1540 um.
[05/28 13:00:18  19706s] #Total wire length on LAYER C4 = 202 um.
[05/28 13:00:18  19706s] #Total wire length on LAYER C5 = 9 um.
[05/28 13:00:18  19706s] #Total wire length on LAYER JA = 0 um.
[05/28 13:00:18  19706s] #Total wire length on LAYER QA = 0 um.
[05/28 13:00:18  19706s] #Total wire length on LAYER QB = 0 um.
[05/28 13:00:18  19706s] #Total wire length on LAYER LB = 0 um.
[05/28 13:00:18  19706s] #Total number of vias = 16047
[05/28 13:00:18  19706s] #Total number of multi-cut vias = 4544 ( 28.3%)
[05/28 13:00:18  19706s] #Total number of single cut vias = 11503 ( 71.7%)
[05/28 13:00:18  19706s] #Up-Via Summary (total 16047):
[05/28 13:00:18  19706s] #                   single-cut          multi-cut      Total
[05/28 13:00:18  19706s] #-----------------------------------------------------------
[05/28 13:00:18  19706s] # M1              2551 ( 86.9%)       386 ( 13.1%)       2937
[05/28 13:00:18  19706s] # M2              4279 ( 69.8%)      1847 ( 30.2%)       6126
[05/28 13:00:18  19706s] # C1              3052 ( 68.1%)      1432 ( 31.9%)       4484
[05/28 13:00:18  19706s] # C2              1407 ( 63.2%)       821 ( 36.8%)       2228
[05/28 13:00:18  19706s] # C3               194 ( 77.0%)        58 ( 23.0%)        252
[05/28 13:00:18  19706s] # C4                20 (100.0%)         0 (  0.0%)         20
[05/28 13:00:18  19706s] #-----------------------------------------------------------
[05/28 13:00:18  19706s] #                11503 ( 71.7%)      4544 ( 28.3%)      16047 
[05/28 13:00:18  19706s] #
[05/28 13:00:18  19706s] #Total number of DRC violations = 47
[05/28 13:00:18  19706s] ### Time Record (Detail Routing) is uninstalled.
[05/28 13:00:18  19706s] #Cpu time = 00:07:31
[05/28 13:00:18  19706s] #Elapsed time = 00:07:28
[05/28 13:00:18  19706s] #Increased memory = 67.81 (MB)
[05/28 13:00:18  19706s] #Total memory = 13489.80 (MB)
[05/28 13:00:18  19706s] #Peak memory = 14558.50 (MB)
[05/28 13:00:18  19706s] ### detail_route design signature (1369): route=665612047 flt_obj=0 vio=784563624 shield_wire=1
[05/28 13:00:18  19706s] ### Time Record (DB Export) is installed.
[05/28 13:00:18  19706s] ### export design design signature (1370): route=665612047 fixed_route=735683048 flt_obj=0 vio=784563624 swire=1905142130 shield_wire=1 net_attr=1666950348 dirty_area=0 del_dirty_area=0 cell=143782212 placement=1262287363 pin_access=812394774 inst_pattern=702590103 inst_orient=142975805 via=1681576828 routing_via=1401398896 timing=735683048 sns=735683048
[05/28 13:00:18  19706s] ### Time Record (DB Export) is uninstalled.
[05/28 13:00:18  19706s] ### Time Record (Post Callback) is installed.
[05/28 13:00:18  19706s] ### Time Record (Post Callback) is uninstalled.
[05/28 13:00:18  19706s] #
[05/28 13:00:18  19706s] #detailRoute statistics:
[05/28 13:00:18  19706s] #Cpu time = 00:07:31
[05/28 13:00:18  19706s] #Elapsed time = 00:07:28
[05/28 13:00:18  19706s] #Increased memory = 57.33 (MB)
[05/28 13:00:18  19706s] #Total memory = 13482.45 (MB)
[05/28 13:00:18  19706s] #Peak memory = 14558.50 (MB)
[05/28 13:00:18  19706s] #Number of warnings = 34
[05/28 13:00:18  19706s] #Total number of warnings = 1063
[05/28 13:00:18  19706s] #Number of fails = 0
[05/28 13:00:18  19706s] #Total number of fails = 0
[05/28 13:00:18  19706s] #Complete detailRoute on Wed May 28 13:00:18 2025
[05/28 13:00:18  19706s] #
[05/28 13:00:18  19706s] ### import design signature (1371): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=812394774 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 13:00:18  19706s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:18  19706s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:18  19706s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:18  19706s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:18  19706s] ### Time Record (detailRoute) is uninstalled.
[05/28 13:00:18  19706s] ### Time Record (ecoRoute) is uninstalled.
[05/28 13:00:18  19706s] #
[05/28 13:00:18  19706s] #  Scalability Statistics
[05/28 13:00:18  19706s] #
[05/28 13:00:18  19706s] #-------------------------+---------+-------------+------------+
[05/28 13:00:18  19706s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 13:00:18  19706s] #-------------------------+---------+-------------+------------+
[05/28 13:00:18  19706s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 13:00:18  19706s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 13:00:18  19706s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 13:00:18  19706s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 13:00:18  19706s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 13:00:18  19706s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 13:00:18  19706s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 13:00:18  19706s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/28 13:00:18  19706s] #  Detail Routing         | 00:07:29|     00:07:26|         1.0|
[05/28 13:00:18  19706s] #  Entire Command         | 00:07:31|     00:07:28|         1.0|
[05/28 13:00:18  19706s] #-------------------------+---------+-------------+------------+
[05/28 13:00:18  19706s] #
[05/28 13:00:31  19709s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[05/28 13:00:31  19709s] *** timeDesign #14 [begin] () : totSession cpu/real = 5:28:29.9/19:17:37.9 (0.3), mem = 14755.8M
[05/28 13:00:31  19709s]  Reset EOS DB
[05/28 13:00:31  19709s] Ignoring AAE DB Resetting ...
[05/28 13:00:31  19709s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1058_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1058_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1057_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1057_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1056_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1056_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1055_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1055_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1054_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1054_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1053_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1053_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1052_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1052_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1051_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1051_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1050_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1050_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC1049_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC1049_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:00:31  19709s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 13:00:31  19709s] #To increase the message display limit, refer to the product command reference manual.
[05/28 13:00:31  19709s] ### Net info: total nets: 2192
[05/28 13:00:31  19709s] ### Net info: dirty nets: 0
[05/28 13:00:31  19709s] ### Net info: marked as disconnected nets: 0
[05/28 13:00:31  19709s] ### Net info: fully routed nets: 2189
[05/28 13:00:31  19709s] ### Net info: trivial (< 2 pins) nets: 3
[05/28 13:00:31  19709s] ### Net info: unrouted nets: 0
[05/28 13:00:31  19709s] ### Net info: re-extraction nets: 0
[05/28 13:00:31  19709s] ### Net info: ignored nets: 0
[05/28 13:00:31  19709s] ### Net info: skip routing nets: 0
[05/28 13:00:31  19710s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:31  19710s] ### import design signature (1372): route=647835171 fixed_route=647835171 flt_obj=0 vio=731852414 swire=1905142130 shield_wire=1 net_attr=624746263 dirty_area=0 del_dirty_area=0 cell=143782212 placement=1262287363 pin_access=812394774 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=735683048 sns=735683048
[05/28 13:00:31  19710s] #Extract in post route mode
[05/28 13:00:31  19710s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/28 13:00:31  19710s] #Fast data preparation for tQuantus.
[05/28 13:00:31  19710s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:31  19710s] #Start routing data preparation on Wed May 28 13:00:31 2025
[05/28 13:00:31  19710s] #
[05/28 13:00:31  19710s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:31  19710s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:31  19710s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 13:00:31  19710s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 13:00:31  19710s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:00:31  19710s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:00:31  19710s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:00:31  19710s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:00:31  19710s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:00:31  19710s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 13:00:31  19710s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 13:00:31  19710s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 13:00:31  19710s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 13:00:31  19710s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 13:00:31  19710s] #Regenerating Ggrids automatically.
[05/28 13:00:31  19710s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 13:00:31  19710s] #Using automatically generated G-grids.
[05/28 13:00:31  19710s] #Done routing data preparation.
[05/28 13:00:31  19710s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13483.29 (MB), peak = 14558.50 (MB)
[05/28 13:00:31  19710s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:31  19710s] #Start routing data preparation on Wed May 28 13:00:31 2025
[05/28 13:00:31  19710s] #
[05/28 13:00:31  19710s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:31  19710s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:31  19710s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 13:00:31  19710s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 13:00:31  19710s] #pin_access_rlayer=3(C1)
[05/28 13:00:31  19710s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 13:00:31  19710s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 13:00:31  19710s] #enable_dpt_layer_shield=F
[05/28 13:00:31  19710s] #has_line_end_grid=F
[05/28 13:00:31  19710s] #Regenerating Ggrids automatically.
[05/28 13:00:31  19710s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 13:00:31  19710s] #Using automatically generated G-grids.
[05/28 13:00:32  19711s] #Done routing data preparation.
[05/28 13:00:32  19711s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 13491.65 (MB), peak = 14558.50 (MB)
[05/28 13:00:32  19711s] #
[05/28 13:00:32  19711s] #Start tQuantus RC extraction...
[05/28 13:00:32  19711s] #Start building rc corner(s)...
[05/28 13:00:32  19711s] #Number of RC Corner = 2
[05/28 13:00:32  19711s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 13:00:32  19711s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 13:00:33  19712s] #(i=11, n=11 2000)
[05/28 13:00:33  19712s] #M1 -> M1 (1)
[05/28 13:00:33  19712s] #M2 -> M2 (2)
[05/28 13:00:33  19712s] #C1 -> C1 (3)
[05/28 13:00:33  19712s] #C2 -> C2 (4)
[05/28 13:00:33  19712s] #C3 -> C3 (5)
[05/28 13:00:33  19712s] #C4 -> C4 (6)
[05/28 13:00:33  19712s] #C5 -> C5 (7)
[05/28 13:00:33  19712s] #JA -> JA (8)
[05/28 13:00:33  19712s] #QA -> QA (9)
[05/28 13:00:33  19712s] #QB -> QB (10)
[05/28 13:00:33  19712s] #LB -> LB (11)
[05/28 13:00:36  19713s] #SADV-On
[05/28 13:00:36  19713s] # Corner(s) : 
[05/28 13:00:36  19713s] #rc_fast [25.00] 
[05/28 13:00:36  19713s] #rc_slow [25.00]
[05/28 13:00:38  19715s] # Corner id: 0
[05/28 13:00:38  19715s] # Layout Scale: 1.000000
[05/28 13:00:38  19715s] # Has Metal Fill model: yes
[05/28 13:00:38  19715s] # Temperature was set
[05/28 13:00:38  19715s] # Temperature : 25.000000
[05/28 13:00:38  19715s] # Ref. Temp   : 25.000000
[05/28 13:00:38  19715s] # Corner id: 1
[05/28 13:00:38  19715s] # Layout Scale: 1.000000
[05/28 13:00:38  19715s] # Has Metal Fill model: yes
[05/28 13:00:38  19715s] # Temperature was set
[05/28 13:00:38  19715s] # Temperature : 25.000000
[05/28 13:00:38  19715s] # Ref. Temp   : 25.000000
[05/28 13:00:38  19715s] #total pattern=286 [22, 2124]
[05/28 13:00:38  19715s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/28 13:00:38  19715s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 13:00:38  19715s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 13:00:38  19715s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/28 13:00:38  19715s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/28 13:00:38  19715s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/28 13:00:38  19715s] #number model r/c [2,2] [22,2124] read
[05/28 13:00:40  19716s] #0 rcmodel(s) requires rebuild
[05/28 13:00:40  19716s] #Build RC corners: cpu time = 00:00:04, elapsed time = 00:00:07, memory = 13501.16 (MB), peak = 14558.50 (MB)
[05/28 13:00:40  19716s] #Finish check_net_pin_list step Enter extract
[05/28 13:00:40  19716s] #Start init net ripin tree building
[05/28 13:00:40  19716s] #Finish init net ripin tree building
[05/28 13:00:40  19716s] #Cpu time = 00:00:00
[05/28 13:00:40  19716s] #Elapsed time = 00:00:00
[05/28 13:00:40  19716s] #Increased memory = 0.00 (MB)
[05/28 13:00:40  19716s] #Total memory = 13501.16 (MB)
[05/28 13:00:40  19716s] #Peak memory = 14558.50 (MB)
[05/28 13:00:40  19716s] #begin processing metal fill model file
[05/28 13:00:40  19716s] #end processing metal fill model file
[05/28 13:00:40  19716s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:40  19716s] #Length limit = 200 pitches
[05/28 13:00:40  19716s] #opt mode = 2
[05/28 13:00:40  19716s] #Finish check_net_pin_list step Fix net pin list
[05/28 13:00:40  19716s] #Start generate extraction boxes.
[05/28 13:00:40  19716s] #
[05/28 13:00:40  19716s] #Extract using 30 x 30 Hboxes
[05/28 13:00:40  19716s] #3x3 initial hboxes
[05/28 13:00:40  19716s] #Use area based hbox pruning.
[05/28 13:00:40  19716s] #0/0 hboxes pruned.
[05/28 13:00:40  19716s] #Complete generating extraction boxes.
[05/28 13:00:40  19716s] #Start step Extraction
[05/28 13:00:40  19716s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 13:00:40  19716s] #Process 0 special clock nets for rc extraction
[05/28 13:00:40  19716s] #Total 2189 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 13:00:41  19717s] #Run Statistics for Extraction:
[05/28 13:00:41  19717s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/28 13:00:41  19717s] #   Increased memory =    23.59 (MB), total memory = 13524.76 (MB), peak memory = 14558.50 (MB)
[05/28 13:00:41  19717s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d
[05/28 13:00:41  19717s] #Finish registering nets and terms for rcdb.
[05/28 13:00:41  19717s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13508.12 (MB), peak = 14558.50 (MB)
[05/28 13:00:41  19717s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:41  19717s] #RC Statistics: 7578 Res, 3398 Ground Cap, 1052 XCap (Edge to Edge)
[05/28 13:00:41  19717s] #RC V/H edge ratio: 0.12, Avg V/H Edge Length: 620.32 (2521), Avg L-Edge Length: 2758.04 (4321)
[05/28 13:00:41  19717s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d.
[05/28 13:00:41  19717s] #Start writing RC data.
[05/28 13:00:41  19717s] #Finish writing RC data
[05/28 13:00:41  19717s] #Finish writing rcdb with 9771 nodes, 7582 edges, and 2296 xcaps
[05/28 13:00:41  19717s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13504.58 (MB), peak = 14558.50 (MB)
[05/28 13:00:41  19717s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d' ...
[05/28 13:00:41  19717s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d' for reading (mem: 14793.441M)
[05/28 13:00:41  19717s] Reading RCDB with compressed RC data.
[05/28 13:00:41  19717s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d' for content verification (mem: 14793.441M)
[05/28 13:00:41  19717s] Reading RCDB with compressed RC data.
[05/28 13:00:41  19717s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d': 0 access done (mem: 14793.441M)
[05/28 13:00:41  19717s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d': 0 access done (mem: 14793.441M)
[05/28 13:00:42  19717s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 14793.441M)
[05/28 13:00:42  19717s] Following multi-corner parasitics specified:
[05/28 13:00:42  19717s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d (rcdb)
[05/28 13:00:42  19717s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d' for reading (mem: 14793.441M)
[05/28 13:00:42  19717s] Reading RCDB with compressed RC data.
[05/28 13:00:42  19717s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d specified
[05/28 13:00:42  19717s] Cell TOP, hinst 
[05/28 13:00:42  19717s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d) for hinst (top) of cell (TOP);
[05/28 13:00:42  19717s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/nr75591_Rl1Vm3.rcdb.d': 0 access done (mem: 14793.441M)
[05/28 13:00:42  19717s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=14793.441M)
[05/28 13:00:42  19717s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6ikaf0.rcdb.d/TOP.rcdb.d' for reading (mem: 14793.441M)
[05/28 13:00:42  19717s] Reading RCDB with compressed RC data.
[05/28 13:00:43  19718s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6ikaf0.rcdb.d/TOP.rcdb.d': 0 access done (mem: 14793.441M)
[05/28 13:00:43  19718s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=14793.441M)
[05/28 13:00:43  19718s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 14793.441M)
[05/28 13:00:43  19718s] #
[05/28 13:00:43  19718s] #Restore RCDB.
[05/28 13:00:43  19718s] #
[05/28 13:00:43  19718s] #Complete tQuantus RC extraction.
[05/28 13:00:43  19718s] #Cpu time = 00:00:07
[05/28 13:00:43  19718s] #Elapsed time = 00:00:10
[05/28 13:00:43  19718s] #Increased memory = 12.91 (MB)
[05/28 13:00:43  19718s] #Total memory = 13504.56 (MB)
[05/28 13:00:43  19718s] #Peak memory = 14558.50 (MB)
[05/28 13:00:43  19718s] #
[05/28 13:00:43  19718s] #0 inserted nodes are removed
[05/28 13:00:43  19718s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 13:00:43  19718s] ### export design design signature (1374): route=1118727611 fixed_route=1118727611 flt_obj=0 vio=731852414 swire=1905142130 shield_wire=1 net_attr=2063410387 dirty_area=0 del_dirty_area=0 cell=143782212 placement=1262287363 pin_access=812394774 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=735683048 sns=735683048
[05/28 13:00:43  19718s] ### import design signature (1375): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=812394774 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 13:00:43  19718s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:43  19718s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:43  19718s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:43  19718s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:00:43  19718s] #Start Design Signature (0)
[05/28 13:00:43  19718s] #Finish Inst Signature in MT(46303096)
[05/28 13:00:43  19718s] #Finish Net Signature in MT(101994762)
[05/28 13:00:43  19718s] #Finish SNet Signature in MT (159407604)
[05/28 13:00:43  19718s] #Run time and memory report for RC extraction:
[05/28 13:00:43  19718s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 13:00:43  19718s] #Run Statistics for snet signature:
[05/28 13:00:43  19718s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:00:43  19718s] #   Increased memory =     0.00 (MB), total memory = 13458.83 (MB), peak memory = 14558.50 (MB)
[05/28 13:00:43  19718s] #Run Statistics for Net Final Signature:
[05/28 13:00:43  19718s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:00:43  19718s] #   Increased memory =     0.00 (MB), total memory = 13458.82 (MB), peak memory = 14558.50 (MB)
[05/28 13:00:43  19718s] #Run Statistics for Net launch:
[05/28 13:00:43  19718s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:00:43  19718s] #   Increased memory =     0.00 (MB), total memory = 13458.82 (MB), peak memory = 14558.50 (MB)
[05/28 13:00:43  19718s] #Run Statistics for Net init_dbsNet_slist:
[05/28 13:00:43  19718s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:00:43  19718s] #   Increased memory =     0.00 (MB), total memory = 13458.82 (MB), peak memory = 14558.50 (MB)
[05/28 13:00:43  19718s] #Run Statistics for net signature:
[05/28 13:00:43  19718s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:00:43  19718s] #   Increased memory =     0.00 (MB), total memory = 13458.82 (MB), peak memory = 14558.50 (MB)
[05/28 13:00:43  19718s] #Run Statistics for inst signature:
[05/28 13:00:43  19718s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:00:43  19718s] #   Increased memory =    -0.53 (MB), total memory = 13458.82 (MB), peak memory = 14558.50 (MB)
[05/28 13:00:43  19718s] Effort level <high> specified for reg2reg path_group
[05/28 13:00:44  19719s] Cell TOP LLGs are deleted
[05/28 13:00:44  19719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:00:44  19719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:00:44  19719s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14779.0M, EPOCH TIME: 1748451644.201633
[05/28 13:00:44  19719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:00:44  19719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:00:44  19719s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:14779.0M, EPOCH TIME: 1748451644.203635
[05/28 13:00:44  19719s] Max number of tech site patterns supported in site array is 256.
[05/28 13:00:44  19719s] Core basic site is GF22_DST
[05/28 13:00:44  19719s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 13:00:44  19719s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 13:00:44  19719s] Fast DP-INIT is on for default
[05/28 13:00:44  19719s] Atter site array init, number of instance map data is 0.
[05/28 13:00:44  19719s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.280, REAL:0.288, MEM:14779.0M, EPOCH TIME: 1748451644.492127
[05/28 13:00:44  19719s] 
[05/28 13:00:44  19719s] 
[05/28 13:00:44  19719s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:00:44  19719s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.300, REAL:0.293, MEM:14779.0M, EPOCH TIME: 1748451644.494200
[05/28 13:00:44  19719s] Cell TOP LLGs are deleted
[05/28 13:00:44  19719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:00:44  19719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:00:44  19719s] OPTC: user 20.0
[05/28 13:00:44  19719s] Starting delay calculation for Hold views
[05/28 13:00:45  19720s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 13:00:45  19720s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 13:00:45  19720s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 13:00:48  19721s] #################################################################################
[05/28 13:00:48  19721s] # Design Stage: PostRoute
[05/28 13:00:48  19721s] # Design Name: TOP
[05/28 13:00:48  19721s] # Design Mode: 22nm
[05/28 13:00:48  19721s] # Analysis Mode: MMMC OCV 
[05/28 13:00:48  19721s] # Parasitics Mode: SPEF/RCDB 
[05/28 13:00:48  19721s] # Signoff Settings: SI On 
[05/28 13:00:48  19721s] #################################################################################
[05/28 13:00:48  19721s] AAE_INFO: 1 threads acquired from CTE.
[05/28 13:00:48  19721s] Setting infinite Tws ...
[05/28 13:00:48  19721s] First Iteration Infinite Tw... 
[05/28 13:00:48  19721s] Calculate late delays in OCV mode...
[05/28 13:00:48  19721s] Calculate early delays in OCV mode...
[05/28 13:00:48  19721s] Topological Sorting (REAL = 0:00:00.0, MEM = 14793.6M, InitMEM = 14793.6M)
[05/28 13:00:48  19721s] Start delay calculation (fullDC) (1 T). (MEM=13491.2)
[05/28 13:00:48  19721s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 13:00:48  19721s] End AAE Lib Interpolated Model. (MEM=14793.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:00:48  19721s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6ikaf0.rcdb.d/TOP.rcdb.d' for reading (mem: 14793.605M)
[05/28 13:00:48  19721s] Reading RCDB with compressed RC data.
[05/28 13:00:48  19721s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14793.6M)
[05/28 13:00:49  19722s] Total number of fetched objects 2189
[05/28 13:00:49  19722s] AAE_INFO-618: Total number of nets in the design is 2192,  100.0 percent of the nets selected for SI analysis
[05/28 13:00:49  19722s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:00:49  19722s] End delay calculation. (MEM=13503.1 CPU=0:00:00.7 REAL=0:00:01.0)
[05/28 13:00:49  19722s] End delay calculation (fullDC). (MEM=13503.1 CPU=0:00:00.8 REAL=0:00:01.0)
[05/28 13:00:49  19722s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 13:00:49  19722s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 14819.3M) ***
[05/28 13:00:49  19722s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14827.3M)
[05/28 13:00:49  19722s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 13:00:49  19722s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14827.3M)
[05/28 13:00:49  19722s] Starting SI iteration 2
[05/28 13:00:49  19722s] Calculate late delays in OCV mode...
[05/28 13:00:49  19722s] Calculate early delays in OCV mode...
[05/28 13:00:49  19722s] Start delay calculation (fullDC) (1 T). (MEM=13504.2)
[05/28 13:00:49  19722s] End AAE Lib Interpolated Model. (MEM=14763.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:00:49  19722s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14765.4M)
[05/28 13:00:49  19723s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 13:00:49  19723s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 2189. 
[05/28 13:00:49  19723s] Total number of fetched objects 2189
[05/28 13:00:49  19723s] AAE_INFO-618: Total number of nets in the design is 2192,  32.1 percent of the nets selected for SI analysis
[05/28 13:00:49  19723s] End delay calculation. (MEM=13506.2 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 13:00:49  19723s] End delay calculation (fullDC). (MEM=13506.2 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 13:00:49  19723s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 14820.1M) ***
[05/28 13:00:50  19723s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:06.0 totSessionCpu=5:28:43 mem=14828.1M)
[05/28 13:00:50  19723s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.004  | -0.006  |
|           TNS (ns):| -0.016  | -0.007  | -0.009  |
|    Violating Paths:|    9    |    6    |    3    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 22.500%
       (92.263% with Fillers)
------------------------------------------------------------------

[05/28 13:00:50  19723s] Reported timing to dir timingReports
[05/28 13:00:50  19723s] Total CPU time: 13.78 sec
[05/28 13:00:50  19723s] Total Real time: 19.0 sec
[05/28 13:00:50  19723s] Total Memory Usage: 14732.347656 Mbytes
[05/28 13:00:50  19723s] Reset AAE Options
[05/28 13:00:50  19723s] *** timeDesign #14 [finish] () : cpu/real = 0:00:13.8/0:00:19.3 (0.7), totSession cpu/real = 5:28:43.6/19:17:57.2 (0.3), mem = 14732.3M
[05/28 13:00:50  19723s] 
[05/28 13:00:50  19723s] =============================================================================================
[05/28 13:00:50  19723s]  Final TAT Report : timeDesign #14                                              23.10-p003_1
[05/28 13:00:50  19723s] =============================================================================================
[05/28 13:00:50  19723s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:00:50  19723s] ---------------------------------------------------------------------------------------------
[05/28 13:00:50  19723s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.8 % )     0:00:06.1 /  0:00:04.4    0.7
[05/28 13:00:50  19723s] [ ExtractRC              ]      1   0:00:12.1  (  62.9 % )     0:00:12.1 /  0:00:08.7    0.7
[05/28 13:00:50  19723s] [ UpdateTimingGraph      ]      1   0:00:04.2  (  21.9 % )     0:00:05.6 /  0:00:03.9    0.7
[05/28 13:00:50  19723s] [ FullDelayCalc          ]      2   0:00:01.3  (   6.8 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 13:00:50  19723s] [ TimingUpdate           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:00:50  19723s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 13:00:50  19723s] [ GenerateReports        ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 13:00:50  19723s] [ MISC                   ]          0:00:01.0  (   5.4 % )     0:00:01.0 /  0:00:00.7    0.6
[05/28 13:00:50  19723s] ---------------------------------------------------------------------------------------------
[05/28 13:00:50  19723s]  timeDesign #14 TOTAL               0:00:19.3  ( 100.0 % )     0:00:19.3 /  0:00:13.8    0.7
[05/28 13:00:50  19723s] ---------------------------------------------------------------------------------------------
[05/28 13:00:50  19723s] 
[05/28 13:02:13  19740s] <CMD> timeDesign -postRoute -setup
[05/28 13:02:13  19740s] *** timeDesign #15 [begin] () : totSession cpu/real = 5:29:00.7/19:19:20.3 (0.3), mem = 14737.3M
[05/28 13:02:13  19740s]  Reset EOS DB
[05/28 13:02:13  19740s] Ignoring AAE DB Resetting ...
[05/28 13:02:13  19740s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6ikaf0.rcdb.d/TOP.rcdb.d': 2923 access done (mem: 14737.301M)
[05/28 13:02:13  19740s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 13:02:13  19740s] #Start Design Signature (0)
[05/28 13:02:13  19740s] #Finish Inst Signature in MT(46303096)
[05/28 13:02:13  19740s] #Finish Net Signature in MT(101994762)
[05/28 13:02:13  19740s] #Finish SNet Signature in MT (159407604)
[05/28 13:02:13  19740s] #Run time and memory report for RC extraction:
[05/28 13:02:13  19740s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 13:02:13  19740s] #Run Statistics for snet signature:
[05/28 13:02:13  19740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:02:13  19740s] #   Increased memory =     0.00 (MB), total memory = 13455.23 (MB), peak memory = 14558.50 (MB)
[05/28 13:02:13  19740s] #Run Statistics for Net Final Signature:
[05/28 13:02:13  19740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:02:13  19740s] #   Increased memory =     0.00 (MB), total memory = 13455.22 (MB), peak memory = 14558.50 (MB)
[05/28 13:02:13  19740s] #Run Statistics for Net launch:
[05/28 13:02:13  19740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:02:13  19740s] #   Increased memory =     0.00 (MB), total memory = 13455.22 (MB), peak memory = 14558.50 (MB)
[05/28 13:02:13  19740s] #Run Statistics for Net init_dbsNet_slist:
[05/28 13:02:13  19740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:02:13  19740s] #   Increased memory =     0.00 (MB), total memory = 13455.22 (MB), peak memory = 14558.50 (MB)
[05/28 13:02:13  19740s] #Run Statistics for net signature:
[05/28 13:02:13  19740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:02:13  19740s] #   Increased memory =     0.00 (MB), total memory = 13455.22 (MB), peak memory = 14558.50 (MB)
[05/28 13:02:13  19740s] #Run Statistics for inst signature:
[05/28 13:02:13  19740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:02:13  19740s] #   Increased memory =    -5.02 (MB), total memory = 13455.22 (MB), peak memory = 14558.50 (MB)
[05/28 13:02:13  19740s] tQuantus: Original signature = 159407604, new signature = 159407604
[05/28 13:02:13  19740s] tQuantus: Design is clean by design signature
[05/28 13:02:13  19740s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6ikaf0.rcdb.d/TOP.rcdb.d' for reading (mem: 14741.305M)
[05/28 13:02:13  19740s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6ikaf0.rcdb.d/TOP.rcdb.d': 0 access done (mem: 14741.305M)
[05/28 13:02:13  19740s] The design is extracted. Skipping TQuantus.
[05/28 13:02:13  19740s] Starting delay calculation for Setup views
[05/28 13:02:14  19741s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 13:02:14  19741s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 13:02:14  19741s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 13:02:17  19742s] #################################################################################
[05/28 13:02:17  19742s] # Design Stage: PostRoute
[05/28 13:02:17  19742s] # Design Name: TOP
[05/28 13:02:17  19742s] # Design Mode: 22nm
[05/28 13:02:17  19742s] # Analysis Mode: MMMC OCV 
[05/28 13:02:17  19742s] # Parasitics Mode: SPEF/RCDB 
[05/28 13:02:17  19742s] # Signoff Settings: SI On 
[05/28 13:02:17  19742s] #################################################################################
[05/28 13:02:18  19743s] AAE_INFO: 1 threads acquired from CTE.
[05/28 13:02:18  19743s] Setting infinite Tws ...
[05/28 13:02:18  19743s] First Iteration Infinite Tw... 
[05/28 13:02:18  19743s] Calculate early delays in OCV mode...
[05/28 13:02:18  19743s] Calculate late delays in OCV mode...
[05/28 13:02:18  19743s] Topological Sorting (REAL = 0:00:00.0, MEM = 14768.5M, InitMEM = 14768.5M)
[05/28 13:02:18  19743s] Start delay calculation (fullDC) (1 T). (MEM=13492.1)
[05/28 13:02:18  19743s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 13:02:18  19743s] End AAE Lib Interpolated Model. (MEM=14768.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:02:18  19743s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6ikaf0.rcdb.d/TOP.rcdb.d' for reading (mem: 14768.469M)
[05/28 13:02:18  19743s] Reading RCDB with compressed RC data.
[05/28 13:02:18  19743s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14792.5M)
[05/28 13:02:19  19744s] Total number of fetched objects 2189
[05/28 13:02:19  19744s] AAE_INFO-618: Total number of nets in the design is 2192,  100.0 percent of the nets selected for SI analysis
[05/28 13:02:19  19744s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:02:19  19744s] End delay calculation. (MEM=13503.2 CPU=0:00:00.7 REAL=0:00:01.0)
[05/28 13:02:19  19744s] End delay calculation (fullDC). (MEM=13503.2 CPU=0:00:00.9 REAL=0:00:01.0)
[05/28 13:02:19  19744s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 13:02:19  19744s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 14818.2M) ***
[05/28 13:02:19  19744s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14826.2M)
[05/28 13:02:19  19744s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 13:02:19  19744s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14826.2M)
[05/28 13:02:19  19744s] Starting SI iteration 2
[05/28 13:02:19  19744s] Calculate early delays in OCV mode...
[05/28 13:02:19  19744s] Calculate late delays in OCV mode...
[05/28 13:02:19  19744s] Start delay calculation (fullDC) (1 T). (MEM=13508.7)
[05/28 13:02:19  19744s] End AAE Lib Interpolated Model. (MEM=14768.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:02:20  19744s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 13:02:20  19744s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 2189. 
[05/28 13:02:20  19744s] Total number of fetched objects 2189
[05/28 13:02:20  19744s] AAE_INFO-618: Total number of nets in the design is 2192,  0.1 percent of the nets selected for SI analysis
[05/28 13:02:20  19744s] End delay calculation. (MEM=13510.7 CPU=0:00:00.0 REAL=0:00:01.0)
[05/28 13:02:20  19744s] End delay calculation (fullDC). (MEM=13510.7 CPU=0:00:00.0 REAL=0:00:01.0)
[05/28 13:02:20  19744s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 14823.0M) ***
[05/28 13:02:20  19744s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:07.0 totSessionCpu=5:29:05 mem=14831.0M)
[05/28 13:02:20  19744s] Effort level <high> specified for reg2reg path_group
[05/28 13:02:20  19745s] Cell TOP LLGs are deleted
[05/28 13:02:20  19745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:02:20  19745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:02:20  19745s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14771.0M, EPOCH TIME: 1748451740.975704
[05/28 13:02:20  19745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:02:20  19745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:02:20  19745s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:14771.0M, EPOCH TIME: 1748451740.976614
[05/28 13:02:20  19745s] Max number of tech site patterns supported in site array is 256.
[05/28 13:02:20  19745s] Core basic site is GF22_DST
[05/28 13:02:21  19745s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 13:02:21  19745s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 13:02:21  19745s] Fast DP-INIT is on for default
[05/28 13:02:21  19745s] Atter site array init, number of instance map data is 0.
[05/28 13:02:21  19745s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.330, REAL:0.328, MEM:14771.0M, EPOCH TIME: 1748451741.304171
[05/28 13:02:21  19745s] 
[05/28 13:02:21  19745s] 
[05/28 13:02:21  19745s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:02:21  19745s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.330, REAL:0.330, MEM:14771.0M, EPOCH TIME: 1748451741.306167
[05/28 13:02:21  19745s] Cell TOP LLGs are deleted
[05/28 13:02:21  19745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:02:21  19745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:02:21  19745s] ** INFO: Initializing Glitch Interface
[05/28 13:02:22  19745s] ** INFO: Initializing Glitch Interface
[05/28 13:02:24  19745s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.523  | 49.539  | 49.523  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     96 (96)      |    -68     |     97 (97)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 22.500%
       (92.263% with Fillers)
------------------------------------------------------------------

[05/28 13:02:24  19746s] Reported timing to dir ./timingReports
[05/28 13:02:24  19746s] Total CPU time: 5.36 sec
[05/28 13:02:24  19746s] Total Real time: 11.0 sec
[05/28 13:02:24  19746s] Total Memory Usage: 14784.28125 Mbytes
[05/28 13:02:24  19746s] Reset AAE Options
[05/28 13:02:24  19746s] Info: pop threads available for lower-level modules during optimization.
[05/28 13:02:24  19746s] *** timeDesign #15 [finish] () : cpu/real = 0:00:05.3/0:00:10.5 (0.5), totSession cpu/real = 5:29:06.0/19:19:30.8 (0.3), mem = 14784.3M
[05/28 13:02:24  19746s] 
[05/28 13:02:24  19746s] =============================================================================================
[05/28 13:02:24  19746s]  Final TAT Report : timeDesign #15                                              23.10-p003_1
[05/28 13:02:24  19746s] =============================================================================================
[05/28 13:02:24  19746s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:02:24  19746s] ---------------------------------------------------------------------------------------------
[05/28 13:02:24  19746s] [ OptSummaryReport       ]      1   0:00:00.4  (   3.9 % )     0:00:03.1 /  0:00:00.9    0.3
[05/28 13:02:24  19746s] [ DrvReport              ]      1   0:00:02.4  (  22.4 % )     0:00:02.4 /  0:00:00.2    0.1
[05/28 13:02:24  19746s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.7
[05/28 13:02:24  19746s] [ UpdateTimingGraph      ]      2   0:00:04.7  (  44.3 % )     0:00:06.7 /  0:00:04.2    0.6
[05/28 13:02:24  19746s] [ FullDelayCalc          ]      2   0:00:01.9  (  18.3 % )     0:00:01.9 /  0:00:01.5    0.8
[05/28 13:02:24  19746s] [ TimingUpdate           ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.1
[05/28 13:02:24  19746s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 13:02:24  19746s] [ GenerateReports        ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 13:02:24  19746s] [ MISC                   ]          0:00:00.7  (   7.1 % )     0:00:00.7 /  0:00:00.4    0.5
[05/28 13:02:24  19746s] ---------------------------------------------------------------------------------------------
[05/28 13:02:24  19746s]  timeDesign #15 TOTAL               0:00:10.5  ( 100.0 % )     0:00:10.5 /  0:00:05.3    0.5
[05/28 13:02:24  19746s] ---------------------------------------------------------------------------------------------
[05/28 13:02:24  19746s] 
[05/28 13:03:17  19756s] <CMD> timeDesign -postRoute -hold
[05/28 13:03:17  19756s] *** timeDesign #16 [begin] () : totSession cpu/real = 5:29:16.8/19:20:24.7 (0.3), mem = 14789.2M
[05/28 13:03:17  19756s]  Reset EOS DB
[05/28 13:03:17  19756s] Ignoring AAE DB Resetting ...
[05/28 13:03:17  19756s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6ikaf0.rcdb.d/TOP.rcdb.d': 2188 access done (mem: 14789.234M)
[05/28 13:03:17  19756s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 13:03:17  19756s] #Start Design Signature (0)
[05/28 13:03:17  19756s] #Finish Inst Signature in MT(46303096)
[05/28 13:03:17  19756s] #Finish Net Signature in MT(101994762)
[05/28 13:03:17  19756s] #Finish SNet Signature in MT (159407604)
[05/28 13:03:17  19756s] #Run time and memory report for RC extraction:
[05/28 13:03:17  19756s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 13:03:17  19756s] #Run Statistics for snet signature:
[05/28 13:03:17  19756s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:03:17  19756s] #   Increased memory =     0.00 (MB), total memory = 13506.83 (MB), peak memory = 14558.50 (MB)
[05/28 13:03:17  19756s] #Run Statistics for Net Final Signature:
[05/28 13:03:17  19756s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:03:17  19756s] #   Increased memory =     0.00 (MB), total memory = 13506.82 (MB), peak memory = 14558.50 (MB)
[05/28 13:03:17  19756s] #Run Statistics for Net launch:
[05/28 13:03:17  19756s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:03:17  19756s] #   Increased memory =     0.00 (MB), total memory = 13506.82 (MB), peak memory = 14558.50 (MB)
[05/28 13:03:17  19756s] #Run Statistics for Net init_dbsNet_slist:
[05/28 13:03:17  19756s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:03:17  19756s] #   Increased memory =     0.00 (MB), total memory = 13506.82 (MB), peak memory = 14558.50 (MB)
[05/28 13:03:17  19756s] #Run Statistics for net signature:
[05/28 13:03:17  19756s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:03:17  19756s] #   Increased memory =     0.00 (MB), total memory = 13506.82 (MB), peak memory = 14558.50 (MB)
[05/28 13:03:17  19756s] #Run Statistics for inst signature:
[05/28 13:03:17  19756s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:03:17  19756s] #   Increased memory =    -7.08 (MB), total memory = 13506.82 (MB), peak memory = 14558.50 (MB)
[05/28 13:03:17  19756s] tQuantus: Original signature = 159407604, new signature = 159407604
[05/28 13:03:17  19756s] tQuantus: Design is clean by design signature
[05/28 13:03:17  19756s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6ikaf0.rcdb.d/TOP.rcdb.d' for reading (mem: 14782.234M)
[05/28 13:03:17  19756s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6ikaf0.rcdb.d/TOP.rcdb.d': 0 access done (mem: 14782.234M)
[05/28 13:03:17  19756s] The design is extracted. Skipping TQuantus.
[05/28 13:03:18  19757s] Effort level <high> specified for reg2reg path_group
[05/28 13:03:18  19757s] Cell TOP LLGs are deleted
[05/28 13:03:18  19757s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:03:18  19757s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:03:18  19757s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14761.0M, EPOCH TIME: 1748451798.953199
[05/28 13:03:18  19757s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:03:18  19757s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:03:18  19757s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:14761.0M, EPOCH TIME: 1748451798.955089
[05/28 13:03:18  19757s] Max number of tech site patterns supported in site array is 256.
[05/28 13:03:18  19757s] Core basic site is GF22_DST
[05/28 13:03:19  19757s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 13:03:19  19757s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 13:03:19  19757s] Fast DP-INIT is on for default
[05/28 13:03:19  19757s] Atter site array init, number of instance map data is 0.
[05/28 13:03:19  19757s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.300, REAL:0.293, MEM:14761.0M, EPOCH TIME: 1748451799.248349
[05/28 13:03:19  19757s] 
[05/28 13:03:19  19757s] 
[05/28 13:03:19  19757s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:03:19  19757s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.300, REAL:0.297, MEM:14761.0M, EPOCH TIME: 1748451799.250239
[05/28 13:03:19  19757s] Cell TOP LLGs are deleted
[05/28 13:03:19  19757s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:03:19  19757s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:03:19  19757s] OPTC: user 20.0
[05/28 13:03:19  19757s] Starting delay calculation for Hold views
[05/28 13:03:19  19758s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 13:03:19  19758s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 13:03:19  19758s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 13:03:23  19759s] #################################################################################
[05/28 13:03:23  19759s] # Design Stage: PostRoute
[05/28 13:03:23  19759s] # Design Name: TOP
[05/28 13:03:23  19759s] # Design Mode: 22nm
[05/28 13:03:23  19759s] # Analysis Mode: MMMC OCV 
[05/28 13:03:23  19759s] # Parasitics Mode: SPEF/RCDB 
[05/28 13:03:23  19759s] # Signoff Settings: SI On 
[05/28 13:03:23  19759s] #################################################################################
[05/28 13:03:23  19759s] AAE_INFO: 1 threads acquired from CTE.
[05/28 13:03:23  19759s] Setting infinite Tws ...
[05/28 13:03:23  19759s] First Iteration Infinite Tw... 
[05/28 13:03:23  19759s] Calculate late delays in OCV mode...
[05/28 13:03:23  19759s] Calculate early delays in OCV mode...
[05/28 13:03:23  19759s] Topological Sorting (REAL = 0:00:00.0, MEM = 14775.7M, InitMEM = 14775.7M)
[05/28 13:03:23  19759s] Start delay calculation (fullDC) (1 T). (MEM=13489.4)
[05/28 13:03:23  19759s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 13:03:23  19759s] End AAE Lib Interpolated Model. (MEM=14775.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:03:23  19759s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/TOP_75591_6ikaf0.rcdb.d/TOP.rcdb.d' for reading (mem: 14775.672M)
[05/28 13:03:23  19759s] Reading RCDB with compressed RC data.
[05/28 13:03:23  19759s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14791.7M)
[05/28 13:03:24  19760s] Total number of fetched objects 2189
[05/28 13:03:24  19760s] AAE_INFO-618: Total number of nets in the design is 2192,  100.0 percent of the nets selected for SI analysis
[05/28 13:03:24  19760s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:03:24  19760s] End delay calculation. (MEM=13503.4 CPU=0:00:00.6 REAL=0:00:01.0)
[05/28 13:03:24  19760s] End delay calculation (fullDC). (MEM=13503.4 CPU=0:00:00.8 REAL=0:00:01.0)
[05/28 13:03:24  19760s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_run_dir/innovus_temp_75591_bioeebeanie.bioeelocal_ssokolovskiy_jiMIXc/.AAE_aDEB4v/.AAE_75591/waveform.data...
[05/28 13:03:24  19760s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 14836.4M) ***
[05/28 13:03:24  19760s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14844.4M)
[05/28 13:03:24  19760s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 13:03:24  19760s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14844.4M)
[05/28 13:03:24  19760s] Starting SI iteration 2
[05/28 13:03:24  19760s] Calculate late delays in OCV mode...
[05/28 13:03:24  19760s] Calculate early delays in OCV mode...
[05/28 13:03:24  19760s] Start delay calculation (fullDC) (1 T). (MEM=13504)
[05/28 13:03:24  19760s] End AAE Lib Interpolated Model. (MEM=14764.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:03:24  19760s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14766.6M)
[05/28 13:03:25  19761s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 13:03:25  19761s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 2189. 
[05/28 13:03:25  19761s] Total number of fetched objects 2189
[05/28 13:03:25  19761s] AAE_INFO-618: Total number of nets in the design is 2192,  32.1 percent of the nets selected for SI analysis
[05/28 13:03:25  19761s] End delay calculation. (MEM=13506.1 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 13:03:25  19761s] End delay calculation (fullDC). (MEM=13506.1 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 13:03:25  19761s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 14821.2M) ***
[05/28 13:03:25  19761s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:06.0 totSessionCpu=5:29:21 mem=14829.2M)
[05/28 13:03:25  19761s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.004  | -0.006  |
|           TNS (ns):| -0.016  | -0.007  | -0.009  |
|    Violating Paths:|    9    |    6    |    3    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 22.500%
       (92.263% with Fillers)
------------------------------------------------------------------

[05/28 13:03:25  19761s] Reported timing to dir ./timingReports
[05/28 13:03:25  19761s] Total CPU time: 4.95 sec
[05/28 13:03:25  19761s] Total Real time: 8.0 sec
[05/28 13:03:25  19761s] Total Memory Usage: 14733.503906 Mbytes
[05/28 13:03:25  19761s] Reset AAE Options
[05/28 13:03:25  19761s] *** timeDesign #16 [finish] () : cpu/real = 0:00:05.0/0:00:07.7 (0.6), totSession cpu/real = 5:29:21.7/19:20:32.3 (0.3), mem = 14733.5M
[05/28 13:03:25  19761s] 
[05/28 13:03:25  19761s] =============================================================================================
[05/28 13:03:25  19761s]  Final TAT Report : timeDesign #16                                              23.10-p003_1
[05/28 13:03:25  19761s] =============================================================================================
[05/28 13:03:25  19761s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:03:25  19761s] ---------------------------------------------------------------------------------------------
[05/28 13:03:25  19761s] [ OptSummaryReport       ]      1   0:00:00.4  (   4.8 % )     0:00:06.5 /  0:00:04.2    0.6
[05/28 13:03:25  19761s] [ ExtractRC              ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:03:25  19761s] [ UpdateTimingGraph      ]      1   0:00:04.7  (  61.1 % )     0:00:06.0 /  0:00:03.7    0.6
[05/28 13:03:25  19761s] [ FullDelayCalc          ]      2   0:00:01.3  (  16.3 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 13:03:25  19761s] [ TimingUpdate           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 13:03:25  19761s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 13:03:25  19761s] [ GenerateReports        ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 13:03:25  19761s] [ MISC                   ]          0:00:00.9  (  12.0 % )     0:00:00.9 /  0:00:00.6    0.6
[05/28 13:03:25  19761s] ---------------------------------------------------------------------------------------------
[05/28 13:03:25  19761s]  timeDesign #16 TOTAL               0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:05.0    0.6
[05/28 13:03:25  19761s] ---------------------------------------------------------------------------------------------
[05/28 13:03:25  19761s] 
[05/28 13:10:32  19849s] invalid command name "check_drc"
[05/28 13:10:36  19850s] <CMD> verify_drc
[05/28 13:10:36  19850s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 13:10:36  19850s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 13:10:36  19850s] #-report TOP.drc.rpt                     # string, default="", user setting
[05/28 13:10:36  19850s]  *** Starting Verify DRC (MEM: 14738.5) ***
[05/28 13:10:36  19850s] 
[05/28 13:10:36  19850s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:10:36  19850s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:10:36  19850s]   VERIFY DRC ...... Starting Verification
[05/28 13:10:36  19850s]   VERIFY DRC ...... Initializing
[05/28 13:10:36  19850s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 13:10:36  19850s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 13:10:36  19850s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 13:10:36  19850s]   VERIFY DRC ...... Using new threading
[05/28 13:10:36  19850s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/28 13:10:36  19850s]   VERIFY DRC ...... Sub-Area : 1 complete 10 Viols.
[05/28 13:10:36  19850s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/28 13:10:36  19850s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[05/28 13:10:36  19850s]   VERIFY DRC ...... Sub-Area: {0.000 34.560 34.560 68.000} 3 of 4
[05/28 13:10:37  19851s]   VERIFY DRC ...... Sub-Area : 3 complete 16 Viols.
[05/28 13:10:37  19851s]   VERIFY DRC ...... Sub-Area: {34.560 34.560 67.860 68.000} 4 of 4
[05/28 13:10:37  19851s]   VERIFY DRC ...... Sub-Area : 4 complete 13 Viols.
[05/28 13:10:37  19851s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 13:10:37  19851s]   VERIFY DRC ...... Using new threading
[05/28 13:10:37  19851s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.860 68.000} 1 of 1
[05/28 13:10:37  19851s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 13:10:37  19851s] 
[05/28 13:10:37  19851s]   Verification Complete : 46 Viols.
[05/28 13:10:37  19851s] 
[05/28 13:10:37  19851s]  Violation Summary By Layer and Type:
[05/28 13:10:37  19851s] 
[05/28 13:10:37  19851s] 	          Short    Color   EOLCol   CShort      Enc   Totals
[05/28 13:10:37  19851s] 	M1           17       10        9        0        0       36
[05/28 13:10:37  19851s] 	V1            0        0        0        2        2        4
[05/28 13:10:37  19851s] 	M2            3        3        0        0        0        6
[05/28 13:10:37  19851s] 	Totals       20       13        9        2        2       46
[05/28 13:10:37  19851s] 
[05/28 13:10:37  19851s]  *** End Verify DRC (CPU TIME: 0:00:01.3  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 13:10:37  19851s] 
[05/28 13:11:04  19857s] <CMD> saveDesign TOPv1
[05/28 13:11:04  19857s] The in-memory database contained RC information but was not saved. To save 
[05/28 13:11:04  19857s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/28 13:11:04  19857s] so it should only be saved when it is really desired.
[05/28 13:11:05  19857s] #% Begin save design ... (date=05/28 13:11:04, mem=13456.1M)
[05/28 13:11:05  19857s] % Begin Save ccopt configuration ... (date=05/28 13:11:05, mem=13456.1M)
[05/28 13:11:05  19857s] % End Save ccopt configuration ... (date=05/28 13:11:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=13456.3M, current mem=13456.3M)
[05/28 13:11:05  19857s] % Begin Save netlist data ... (date=05/28 13:11:05, mem=13456.3M)
[05/28 13:11:05  19857s] Writing Binary DB to TOPv1.dat/TOP.v.bin in single-threaded mode...
[05/28 13:11:05  19858s] % End Save netlist data ... (date=05/28 13:11:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=13456.3M, current mem=13456.3M)
[05/28 13:11:05  19858s] Saving symbol-table file ...
[05/28 13:11:06  19858s] Saving congestion map file TOPv1.dat/TOP.route.congmap.gz ...
[05/28 13:11:06  19858s] % Begin Save AAE data ... (date=05/28 13:11:06, mem=13456.3M)
[05/28 13:11:06  19858s] Saving AAE Data ...
[05/28 13:11:06  19859s] % End Save AAE data ... (date=05/28 13:11:06, total cpu=0:00:00.8, real=0:00:00.0, peak res=13457.5M, current mem=13457.5M)
[05/28 13:11:07  19859s] Saving preference file TOPv1.dat/gui.pref.tcl ...
[05/28 13:11:07  19859s] Saving mode setting ...
[05/28 13:11:07  19859s] Saving global file ...
[05/28 13:11:08  19859s] % Begin Save floorplan data ... (date=05/28 13:11:08, mem=13502.1M)
[05/28 13:11:08  19859s] Saving floorplan file ...
[05/28 13:11:08  19860s] % End Save floorplan data ... (date=05/28 13:11:08, total cpu=0:00:00.2, real=0:00:00.0, peak res=13502.1M, current mem=13502.1M)
[05/28 13:11:08  19860s] Saving PG file TOPv1.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May 28 13:11:08 2025)
[05/28 13:11:09  19860s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=14758.1M) ***
[05/28 13:11:09  19860s] *info - save blackBox cells to lef file TOPv1.dat/TOP.bbox.lef
[05/28 13:11:09  19860s] Saving Drc markers ...
[05/28 13:11:09  19860s] ... 165 markers are saved ...
[05/28 13:11:09  19860s] ... 93 geometry drc markers are saved ...
[05/28 13:11:09  19860s] ... 0 antenna drc markers are saved ...
[05/28 13:11:09  19860s] % Begin Save placement data ... (date=05/28 13:11:09, mem=13502.1M)
[05/28 13:11:09  19860s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 13:11:09  19860s] Save Adaptive View Pruning View Names to Binary file
[05/28 13:11:09  19860s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=14761.1M) ***
[05/28 13:11:09  19860s] % End Save placement data ... (date=05/28 13:11:09, total cpu=0:00:00.2, real=0:00:00.0, peak res=13502.1M, current mem=13502.1M)
[05/28 13:11:10  19860s] % Begin Save routing data ... (date=05/28 13:11:09, mem=13502.1M)
[05/28 13:11:10  19860s] Saving route file ...
[05/28 13:11:10  19860s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=14758.1M) ***
[05/28 13:11:10  19860s] % End Save routing data ... (date=05/28 13:11:10, total cpu=0:00:00.2, real=0:00:00.0, peak res=13502.3M, current mem=13502.3M)
[05/28 13:11:10  19860s] Saving property file TOPv1.dat/TOP.prop
[05/28 13:11:10  19860s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=14761.1M) ***
[05/28 13:11:10  19860s] #Saving pin access data to file TOPv1.dat/TOP.apa ...
[05/28 13:11:10  19861s] #
[05/28 13:11:10  19861s] Saving preRoute extracted patterns in file 'TOPv1.dat/TOP.techData.gz' ...
[05/28 13:11:11  19861s] Saving preRoute extraction data in directory 'TOPv1.dat/extraction/' ...
[05/28 13:11:11  19861s] eee: Checksum of RC Grid density data=132
[05/28 13:11:11  19861s] % Begin Save power constraints data ... (date=05/28 13:11:11, mem=13505.0M)
[05/28 13:11:12  19861s] % End Save power constraints data ... (date=05/28 13:11:11, total cpu=0:00:00.2, real=0:00:01.0, peak res=13505.0M, current mem=13505.0M)
[05/28 13:11:12  19862s] Generated self-contained design TOPv1.dat
[05/28 13:11:13  19862s] #% End save design ... (date=05/28 13:11:13, total cpu=0:00:05.1, real=0:00:08.0, peak res=13505.0M, current mem=13504.4M)
[05/28 13:11:13  19862s] *** Message Summary: 0 warning(s), 0 error(s)
[05/28 13:11:13  19862s] 
[05/28 13:14:47  19907s] <CMD> saveDesign TOPv1
[05/28 13:14:47  19907s] The in-memory database contained RC information but was not saved. To save 
[05/28 13:14:47  19907s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/28 13:14:47  19907s] so it should only be saved when it is really desired.
[05/28 13:14:47  19907s] #% Begin save design ... (date=05/28 13:14:47, mem=13504.9M)
[05/28 13:14:47  19907s] INFO: Current data have to be saved into a temporary db: 'TOPv1.dat.tmp' first. It will be renamed to the correct name 'TOPv1.dat' after the old db was deleted.
[05/28 13:14:47  19907s] % Begin Save ccopt configuration ... (date=05/28 13:14:47, mem=13504.9M)
[05/28 13:14:48  19907s] % End Save ccopt configuration ... (date=05/28 13:14:47, total cpu=0:00:00.2, real=0:00:01.0, peak res=13504.9M, current mem=13504.9M)
[05/28 13:14:48  19908s] % Begin Save netlist data ... (date=05/28 13:14:48, mem=13504.9M)
[05/28 13:14:48  19908s] Writing Binary DB to TOPv1.dat.tmp/TOP.v.bin in single-threaded mode...
[05/28 13:14:48  19908s] % End Save netlist data ... (date=05/28 13:14:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=13504.9M, current mem=13504.9M)
[05/28 13:14:48  19908s] Saving symbol-table file ...
[05/28 13:14:48  19908s] Saving congestion map file TOPv1.dat.tmp/TOP.route.congmap.gz ...
[05/28 13:14:49  19908s] % Begin Save AAE data ... (date=05/28 13:14:49, mem=13504.9M)
[05/28 13:14:49  19908s] Saving AAE Data ...
[05/28 13:14:49  19909s] % End Save AAE data ... (date=05/28 13:14:49, total cpu=0:00:01.0, real=0:00:00.0, peak res=13504.9M, current mem=13502.6M)
[05/28 13:14:50  19909s] Saving preference file TOPv1.dat.tmp/gui.pref.tcl ...
[05/28 13:14:50  19909s] Saving mode setting ...
[05/28 13:14:50  19909s] Saving global file ...
[05/28 13:14:51  19910s] % Begin Save floorplan data ... (date=05/28 13:14:51, mem=13502.8M)
[05/28 13:14:51  19910s] Saving floorplan file ...
[05/28 13:14:51  19910s] % End Save floorplan data ... (date=05/28 13:14:51, total cpu=0:00:00.3, real=0:00:00.0, peak res=13502.8M, current mem=13502.8M)
[05/28 13:14:51  19910s] Saving PG file TOPv1.dat.tmp/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May 28 13:14:51 2025)
[05/28 13:14:52  19910s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=14755.6M) ***
[05/28 13:14:52  19910s] *info - save blackBox cells to lef file TOPv1.dat.tmp/TOP.bbox.lef
[05/28 13:14:52  19910s] Saving Drc markers ...
[05/28 13:14:52  19910s] ... 165 markers are saved ...
[05/28 13:14:52  19910s] ... 93 geometry drc markers are saved ...
[05/28 13:14:52  19910s] ... 0 antenna drc markers are saved ...
[05/28 13:14:52  19910s] % Begin Save placement data ... (date=05/28 13:14:52, mem=13502.8M)
[05/28 13:14:52  19910s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 13:14:52  19910s] Save Adaptive View Pruning View Names to Binary file
[05/28 13:14:52  19910s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=14758.6M) ***
[05/28 13:14:52  19910s] % End Save placement data ... (date=05/28 13:14:52, total cpu=0:00:00.2, real=0:00:00.0, peak res=13502.8M, current mem=13502.8M)
[05/28 13:14:52  19911s] % Begin Save routing data ... (date=05/28 13:14:52, mem=13502.8M)
[05/28 13:14:52  19911s] Saving route file ...
[05/28 13:14:53  19911s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=14755.6M) ***
[05/28 13:14:53  19911s] % End Save routing data ... (date=05/28 13:14:53, total cpu=0:00:00.3, real=0:00:01.0, peak res=13502.9M, current mem=13502.9M)
[05/28 13:14:53  19911s] Saving property file TOPv1.dat.tmp/TOP.prop
[05/28 13:14:53  19911s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=14758.6M) ***
[05/28 13:14:53  19911s] #Saving pin access data to file TOPv1.dat.tmp/TOP.apa ...
[05/28 13:14:53  19911s] #
[05/28 13:14:53  19911s] Saving preRoute extracted patterns in file 'TOPv1.dat.tmp/TOP.techData.gz' ...
[05/28 13:14:53  19911s] Saving preRoute extraction data in directory 'TOPv1.dat.tmp/extraction/' ...
[05/28 13:14:53  19911s] eee: Checksum of RC Grid density data=132
[05/28 13:14:54  19911s] % Begin Save power constraints data ... (date=05/28 13:14:54, mem=13505.2M)
[05/28 13:14:54  19912s] % End Save power constraints data ... (date=05/28 13:14:54, total cpu=0:00:00.2, real=0:00:00.0, peak res=13505.2M, current mem=13505.2M)
[05/28 13:14:55  19912s] Generated self-contained design TOPv1.dat.tmp
[05/28 13:14:56  19912s] #% End save design ... (date=05/28 13:14:56, total cpu=0:00:05.4, real=0:00:09.0, peak res=13505.7M, current mem=13505.7M)
[05/28 13:14:56  19912s] *** Message Summary: 0 warning(s), 0 error(s)
[05/28 13:14:56  19912s] 
[05/28 13:15:40  19921s] 
[05/28 13:15:40  19921s] *** Memory Usage v#2 (Current mem = 14787.621M, initial mem = 812.863M) ***
[05/28 13:15:40  19921s] 
[05/28 13:15:40  19921s] *** Summary of all messages that are not suppressed in this session:
[05/28 13:15:40  19921s] Severity  ID               Count  Summary                                  
[05/28 13:15:40  19921s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/28 13:15:40  19921s] WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
[05/28 13:15:40  19921s] WARNING   IMPEXT-3493          4  The design extraction status has been re...
[05/28 13:15:40  19921s] ERROR     IMPEXT-5063         11  Failed to open Quantus QRC layermap file...
[05/28 13:15:40  19921s] ERROR     IMPSYUTIL-96         2  Cannot open (for %s) %s file: '%s'. The ...
[05/28 13:15:40  19922s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/28 13:15:40  19922s] WARNING   IMPESI-2017         18  There is no coupling capacitance found i...
[05/28 13:15:40  19922s] WARNING   IMPVFG-1103          2  VERIFY DRC did not complete:             
[05/28 13:15:40  19922s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/28 13:15:40  19922s] WARNING   IMPSR-4305         568  Reached the limit of the %d candidates f...
[05/28 13:15:40  19922s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/28 13:15:40  19922s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[05/28 13:15:40  19922s] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[05/28 13:15:40  19922s] ERROR     IMPSP-9110           1  Missing mandatory options for this comma...
[05/28 13:15:40  19922s] ERROR     IMPOPT-570           2  Initial sanity checks failed for optDesi...
[05/28 13:15:40  19922s] WARNING   IMPOPT-7250          5  Option -signOff for command timeDesign i...
[05/28 13:15:40  19922s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/28 13:15:40  19922s] WARNING   IMPOPT-7320          5  Glitch fixing has been disabled since gl...
[05/28 13:15:40  19922s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/28 13:15:40  19922s] WARNING   IMPOPT-3318          1  Missing -preCTS|-postCTS|-postRoute opti...
[05/28 13:15:40  19922s] WARNING   IMPOPT-3326          1  The -drv option not allowed in -hold mod...
[05/28 13:15:40  19922s] WARNING   IMPOPT-306           3  Found placement violations in the postRo...
[05/28 13:15:40  19922s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/28 13:15:40  19922s] ERROR     IMPOPT-6080          1  AAE-SI Optimization can only be turned o...
[05/28 13:15:40  19922s] WARNING   IMPREPO-227          2  There are %d High Fanout nets (>50).     
[05/28 13:15:40  19922s] WARNING   IMPREPO-231          2  Input netlist has a cell '%s' which is m...
[05/28 13:15:40  19922s] WARNING   IMPREPO-202          2  There are %d Ports connected to core ins...
[05/28 13:15:40  19922s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/28 13:15:40  19922s] WARNING   IMPREPO-216          2  There are %d Instances with input pins t...
[05/28 13:15:40  19922s] WARNING   NRAG-44              9  Track pitch is too small compared with l...
[05/28 13:15:40  19922s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/28 13:15:40  19922s] WARNING   NRDB-942             5  Reset route_exp_with_eco_for_shielding t...
[05/28 13:15:40  19922s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/28 13:15:40  19922s] WARNING   NRIG-34            450  Power/Ground pin %s of instance %s is no...
[05/28 13:15:40  19922s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/28 13:15:40  19922s] WARNING   NRIF-78              5  The option route_with_eco combined with ...
[05/28 13:15:40  19922s] WARNING   NRIF-95            198  Option setNanoRouteMode -routeTopRouting...
[05/28 13:15:40  19922s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[05/28 13:15:40  19922s] ERROR     IMPQTF-4044         16  Error occurs when '%s' is executed with ...
[05/28 13:15:40  19922s] ERROR     IMPESO-482           1  Distributed processing not started. The ...
[05/28 13:15:40  19922s] WARNING   GLOBAL-100          25  Global '%s' has become obsolete. It will...
[05/28 13:15:40  19922s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/28 13:15:40  19922s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/28 13:15:40  19922s] *** Message Summary: 1718 warning(s), 35 error(s)
[05/28 13:15:40  19922s] 
[05/28 13:15:40  19922s] --- Ending "Innovus" (totcpu=5:32:02, real=19:32:51, mem=14787.6M) ---
