<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./src/matrix_mul.cpp:56:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" OldID="for.inc39.load.46, for.inc39.load.53, for.inc39.load.60, for.inc39.load.67, for.inc39.load.74, for.inc39.load.81, for.inc39.load.88, for.inc39.load.95, for.inc39.load.102, for.inc39.load.109, for.inc39.load.116, for.inc39.load.123, for.inc39.load.130, for.inc39.load.137, for.inc39.load.144, for.inc39.load.151," ID="scevgepseq" BundleName="gmem0" VarName="A" LoopLoc="./src/matrix_mul.cpp:56:17" LoopName="load_a" ParentFunc="matrix_mul" Length="16" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./src/matrix_mul.cpp:65:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" OldID="for.body54.load.62, for.body54.load.93, for.body54.load.94, for.body54.load.95, for.body54.load.96, for.body54.load.97, for.body54.load.98, for.body54.load.99, for.body54.load.100, for.body54.load.101, for.body54.load.102, for.body54.load.103, for.body54.load.104, for.body54.load.105, for.body54.load.106, for.body54.load.107," ID="scevgep8419seq" BundleName="gmem1" VarName="B" LoopLoc="./src/matrix_mul.cpp:65:17" LoopName="load_b" ParentFunc="matrix_mul" Length="16" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./src/matrix_mul.cpp:97:13" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 16 has been inferred" OldID="for.inc157.store.14, for.inc157.store.21, for.inc157.store.28, for.inc157.store.35, for.inc157.store.42, for.inc157.store.49, for.inc157.store.56, for.inc157.store.63, for.inc157.store.70, for.inc157.store.77, for.inc157.store.84, for.inc157.store.91, for.inc157.store.98, for.inc157.store.105, for.inc157.store.112, for.inc157.store.119," ID="scevgep8420seq" BundleName="gmem2" VarName="C" LoopLoc="./src/matrix_mul.cpp:97:13" LoopName="store_c" ParentFunc="matrix_mul" Length="16" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="./src/matrix_mul.cpp:56:17" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgepseq" BundleName="gmem0" VarName="A" LoopLoc="./src/matrix_mul.cpp:56:17" LoopName="load_a" ParentFunc="matrix_mul"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="./src/matrix_mul.cpp:65:17" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgep8419seq" BundleName="gmem1" VarName="B" LoopLoc="./src/matrix_mul.cpp:65:17" LoopName="load_b" ParentFunc="matrix_mul"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="./src/matrix_mul.cpp:97:13" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgep8420seq" BundleName="gmem2" VarName="C" LoopLoc="./src/matrix_mul.cpp:97:13" LoopName="store_c" ParentFunc="matrix_mul"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/matrix_mul.cpp:99:29" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep8420seq" BundleName="gmem2" VarName="C" ParentFunc="matrix_mul"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/matrix_mul.cpp:71:48" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep8419seq" BundleName="gmem1" VarName="B" ParentFunc="matrix_mul"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/matrix_mul.cpp:59:43" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem0" VarName="A" ParentFunc="matrix_mul"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/matrix_mul.cpp:59:43" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="16" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/matrix_mul.cpp:71:48" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="16" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/matrix_mul.cpp:99:29" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" Length="16" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

