#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2009.vpi";
S_0000029c577c44e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000029c577c4670 .scope module, "tb" "tb" 3 2;
 .timescale -9 -10;
P_0000029c577bbd20 .param/l "AW" 0 3 5, +C4<00000000000000000000000000010000>;
P_0000029c577bbd58 .param/l "DW" 0 3 4, +C4<00000000000000000000000000010000>;
v0000029c57840760_0 .var "addr", 15 0;
v0000029c57841de0_0 .var "clk", 0 0;
v0000029c57840580_0 .var "din", 15 0;
v0000029c57841f20_0 .net "dout", 15 0, v0000029c577efcd0_0;  1 drivers
v0000029c57840800_0 .var "gpio_in", 15 0;
v0000029c57841e80_0 .net "gpio_out", 15 0, L_0000029c577d6100;  1 drivers
v0000029c578406c0_0 .var "rst", 0 0;
v0000029c57840080_0 .var "we", 0 0;
S_0000029c577dca90 .scope task, "read_d" "read_d" 3 43, 3 43 0, S_0000029c577c4670;
 .timescale -9 -10;
v0000029c577b9000_0 .var "r_addr", 15 0;
E_0000029c577e2750 .event posedge, v0000029c577bfc30_0;
TD_tb.read_d ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029c57840080_0, 0, 1;
    %load/vec4 v0000029c577b9000_0;
    %store/vec4 v0000029c57840760_0, 0, 16;
    %wait E_0000029c577e2750;
    %delay 1, 0;
    %end;
S_0000029c577dcc20 .scope task, "sysrst" "sysrst" 3 15, 3 15 0, S_0000029c577c4670;
 .timescale -9 -10;
TD_tb.sysrst ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029c578406c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029c57840580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029c57840760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c57840080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029c57840800_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c578406c0_0, 0;
    %delay 20, 0;
    %end;
S_0000029c577dcdb0 .scope module, "test" "dbus" 3 80, 4 13 0, S_0000029c577c4670;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "din";
    .port_info 3 /INPUT 16 "addr";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /INPUT 16 "gpio_in";
    .port_info 7 /OUTPUT 16 "gpio_out";
P_0000029c577c5190 .param/l "AW" 0 4 16, +C4<00000000000000000000000000010000>;
P_0000029c577c51c8 .param/l "DW" 0 4 15, +C4<00000000000000000000000000010000>;
P_0000029c577c5200 .param/l "s0_bk" 1 4 30, +C4<00000000000000000000000000000000>;
P_0000029c577c5238 .param/l "s1_bk" 1 4 36, +C4<00000000000000000000000000000001>;
v0000029c577ef5f0_0 .net "addr", 15 0, v0000029c57840760_0;  1 drivers
v0000029c577f03b0_0 .var "addrz", 12 0;
v0000029c577ef4b0_0 .var "bkr", 2 0;
v0000029c577ef910_0 .net "clk", 0 0, v0000029c57841de0_0;  1 drivers
v0000029c577efeb0_0 .net "din", 15 0, v0000029c57840580_0;  1 drivers
v0000029c577eff50_0 .var "dinz", 15 0;
v0000029c577efcd0_0 .var "dout", 15 0;
v0000029c577efd70_0 .net "gpio_in", 15 0, v0000029c57840800_0;  1 drivers
v0000029c577ef550_0 .net "gpio_out", 15 0, L_0000029c577d6100;  alias, 1 drivers
v0000029c577ef690_0 .net "rst", 0 0, v0000029c578406c0_0;  1 drivers
v0000029c577ef9b0_0 .var "s0_addr", 12 0;
v0000029c577efa50_0 .var "s0_din", 15 0;
v0000029c577efaf0_0 .net "s0_dout", 15 0, L_0000029c577d6090;  1 drivers
v0000029c57840620_0 .var "s0_we", 0 0;
v0000029c57840b20_0 .var "s1_addr", 12 0;
v0000029c57840ee0_0 .var "s1_din", 15 0;
v0000029c578409e0_0 .net "s1_dout", 15 0, v0000029c57793310_0;  1 drivers
v0000029c57841020_0 .var "s1_we", 0 0;
v0000029c578404e0_0 .net "we", 0 0, v0000029c57840080_0;  1 drivers
v0000029c578415c0_0 .var "wez", 0 0;
E_0000029c577e2b10 .event anyedge, v0000029c577ef4b0_0, v0000029c577efc30_0, v0000029c57793310_0;
E_0000029c577e2550 .event anyedge, v0000029c577ef5f0_0, v0000029c577efeb0_0, v0000029c578404e0_0;
S_0000029c577c5280 .scope module, "u_io" "io" 4 103, 5 1 0, S_0000029c577dcdb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "din";
    .port_info 3 /INPUT 13 "addr";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /INPUT 16 "gpio_in";
    .port_info 7 /OUTPUT 16 "gpio_out";
P_0000029c577c5410 .param/l "AW" 0 5 4, +C4<00000000000000000000000000001101>;
P_0000029c577c5448 .param/l "DW" 0 5 3, +C4<00000000000000000000000000010000>;
P_0000029c577c5480 .param/l "GPI_A" 1 5 16, C4<0000000000000>;
P_0000029c577c54b8 .param/l "GPO_A" 1 5 17, C4<0000000000001>;
L_0000029c577d6100 .functor BUFZ 16, v0000029c577c55a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000029c577c3390_0 .net "addr", 12 0, v0000029c57840b20_0;  1 drivers
v0000029c577bfc30_0 .net "clk", 0 0, v0000029c57841de0_0;  alias, 1 drivers
v0000029c577c2240_0 .net "din", 15 0, v0000029c57840ee0_0;  1 drivers
v0000029c57793310_0 .var "dout", 15 0;
v0000029c577cd3a0_0 .net "gpio_in", 15 0, v0000029c57840800_0;  alias, 1 drivers
v0000029c577c4ff0_0 .var "gpio_in_reg", 15 0;
v0000029c577c5500_0 .net "gpio_out", 15 0, L_0000029c577d6100;  alias, 1 drivers
v0000029c577c55a0_0 .var "gpio_out_reg", 15 0;
v0000029c577c5640_0 .net "rst", 0 0, v0000029c578406c0_0;  alias, 1 drivers
v0000029c577f0090_0 .net "we", 0 0, v0000029c57841020_0;  1 drivers
S_0000029c577f0470 .scope module, "u_ram" "ram" 4 90, 6 1 0, S_0000029c577dcdb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "din";
    .port_info 3 /INPUT 13 "addr";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /OUTPUT 16 "dout";
P_0000029c577c56e0 .param/l "AW" 0 6 4, +C4<00000000000000000000000000001101>;
P_0000029c577c5718 .param/l "DW" 0 6 3, +C4<00000000000000000000000000010000>;
P_0000029c577c5750 .param/l "RAM_AW" 0 6 13, +C4<00000000000000000000000000000111>;
L_0000029c577d6090/d .functor BUFZ 16, L_0000029c578401c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000029c577d6090 .delay 16 (1,1,1) L_0000029c577d6090/d;
v0000029c577efe10_0 .net *"_ivl_0", 15 0, L_0000029c578401c0;  1 drivers
v0000029c577efb90_0 .net *"_ivl_2", 8 0, L_0000029c57840da0;  1 drivers
L_0000029c57c50088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029c577efff0_0 .net *"_ivl_5", 1 0, L_0000029c57c50088;  1 drivers
v0000029c577ef730_0 .net "addr", 12 0, v0000029c577ef9b0_0;  1 drivers
v0000029c577f0130_0 .var "addr_r", 6 0;
v0000029c577ef870_0 .net "clk", 0 0, v0000029c57841de0_0;  alias, 1 drivers
v0000029c577f0310_0 .net "din", 15 0, v0000029c577efa50_0;  1 drivers
v0000029c577efc30_0 .net "dout", 15 0, L_0000029c577d6090;  alias, 1 drivers
v0000029c577f0270 .array "mem_r", 0 127, 15 0;
v0000029c577f01d0_0 .net "rst", 0 0, v0000029c578406c0_0;  alias, 1 drivers
v0000029c577ef7d0_0 .net "we", 0 0, v0000029c57840620_0;  1 drivers
L_0000029c578401c0 .array/port v0000029c577f0270, L_0000029c57840da0;
L_0000029c57840da0 .concat [ 7 2 0 0], v0000029c577f0130_0, L_0000029c57c50088;
S_0000029c577f0710 .scope task, "write_d" "write_d" 3 31, 3 31 0, S_0000029c577c4670;
 .timescale -9 -10;
v0000029c57841660_0 .var "w_addr", 15 0;
v0000029c578403a0_0 .var "w_data", 15 0;
TD_tb.write_d ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029c57840080_0, 0, 1;
    %load/vec4 v0000029c57841660_0;
    %store/vec4 v0000029c57840760_0, 0, 16;
    %load/vec4 v0000029c578403a0_0;
    %store/vec4 v0000029c57840580_0, 0, 16;
    %wait E_0000029c577e2750;
    %delay 1, 0;
    %end;
    .scope S_0000029c577f0470;
T_3 ;
    %wait E_0000029c577e2750;
    %load/vec4 v0000029c577ef7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000029c577f0310_0;
    %load/vec4 v0000029c577ef730_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029c577f0270, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029c577f0470;
T_4 ;
    %wait E_0000029c577e2750;
    %load/vec4 v0000029c577ef7d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000029c577ef730_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0000029c577f0130_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029c577c5280;
T_5 ;
    %wait E_0000029c577e2750;
    %load/vec4 v0000029c577cd3a0_0;
    %assign/vec4 v0000029c577c4ff0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000029c577c5280;
T_6 ;
    %wait E_0000029c577e2750;
    %load/vec4 v0000029c577f0090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000029c577c3390_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 13;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000029c577c2240_0;
    %assign/vec4 v0000029c577c55a0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000029c577c3390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 13;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.7;
T_6.5 ;
    %delay 1, 0;
    %load/vec4 v0000029c577c4ff0_0;
    %assign/vec4 v0000029c57793310_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000029c577dcdb0;
T_7 ;
    %wait E_0000029c577e2550;
    %load/vec4 v0000029c577ef5f0_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %load/vec4 v0000029c577efeb0_0;
    %store/vec4 v0000029c577eff50_0, 0, 16;
    %load/vec4 v0000029c577ef5f0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0000029c577f03b0_0, 0, 13;
    %load/vec4 v0000029c578404e0_0;
    %store/vec4 v0000029c578415c0_0, 0, 1;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0000029c577efeb0_0;
    %store/vec4 v0000029c577efa50_0, 0, 16;
    %load/vec4 v0000029c577ef5f0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0000029c577ef9b0_0, 0, 13;
    %load/vec4 v0000029c578404e0_0;
    %store/vec4 v0000029c57840620_0, 0, 1;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0000029c577efeb0_0;
    %store/vec4 v0000029c57840ee0_0, 0, 16;
    %load/vec4 v0000029c577ef5f0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0000029c57840b20_0, 0, 13;
    %load/vec4 v0000029c578404e0_0;
    %store/vec4 v0000029c57841020_0, 0, 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000029c577dcdb0;
T_8 ;
    %wait E_0000029c577e2750;
    %load/vec4 v0000029c577ef690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029c577ef4b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000029c577ef5f0_0;
    %parti/s 3, 13, 5;
    %assign/vec4 v0000029c577ef4b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000029c577dcdb0;
T_9 ;
    %wait E_0000029c577e2b10;
    %load/vec4 v0000029c577ef4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000029c577efcd0_0, 0, 16;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0000029c577efaf0_0;
    %store/vec4 v0000029c577efcd0_0, 0, 16;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0000029c578409e0_0;
    %store/vec4 v0000029c577efcd0_0, 0, 16;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000029c577c4670;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029c57841de0_0, 0, 1;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0000029c57841de0_0;
    %inv;
    %store/vec4 v0000029c57841de0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000029c577c4670;
T_11 ;
    %fork TD_tb.sysrst, S_0000029c577dcc20;
    %join;
    %delay 10, 0;
    %pushi/vec4 26, 0, 16;
    %assign/vec4 v0000029c57840800_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000029c57841660_0, 0, 16;
    %pushi/vec4 48, 0, 16;
    %store/vec4 v0000029c578403a0_0, 0, 16;
    %fork TD_tb.write_d, S_0000029c577f0710;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000029c577b9000_0, 0, 16;
    %fork TD_tb.read_d, S_0000029c577dca90;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000029c57841660_0, 0, 16;
    %pushi/vec4 49, 0, 16;
    %store/vec4 v0000029c578403a0_0, 0, 16;
    %fork TD_tb.write_d, S_0000029c577f0710;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000029c577b9000_0, 0, 16;
    %fork TD_tb.read_d, S_0000029c577dca90;
    %join;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000029c57841660_0, 0, 16;
    %pushi/vec4 50, 0, 16;
    %store/vec4 v0000029c578403a0_0, 0, 16;
    %fork TD_tb.write_d, S_0000029c577f0710;
    %join;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000029c577b9000_0, 0, 16;
    %fork TD_tb.read_d, S_0000029c577dca90;
    %join;
    %delay 40, 0;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0000029c577b9000_0, 0, 16;
    %fork TD_tb.read_d, S_0000029c577dca90;
    %join;
    %pushi/vec4 8193, 0, 16;
    %store/vec4 v0000029c57841660_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0000029c578403a0_0, 0, 16;
    %fork TD_tb.write_d, S_0000029c577f0710;
    %join;
    %vpi_call/w 3 68 "$display", "|---------------------------|" {0 0 0};
    %vpi_call/w 3 69 "$display", "|---\351\232\217\346\234\272\346\265\213\350\257\225\357\274\214\347\233\256\346\240\207\345\200\274=%d---", v0000029c57840800_0 {0 0 0};
    %vpi_call/w 3 70 "$display", "|---------------------------|" {0 0 0};
    %delay 100, 0;
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000029c577c4670;
T_12 ;
    %vpi_call/w 3 93 "$dumpfile", "tb.lxt" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029c577dcdb0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb_dbus.sv";
    "../dbus.v";
    "../io.v";
    "../ram.v";
