Analysis & Synthesis report for DUT
Fri Apr 29 23:26:07 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Port Connectivity Checks: "pc:pc_instance"
 11. Port Connectivity Checks: "mem:mem_instance"
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Apr 29 23:26:07 2022       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; DUT                                         ;
; Top-level Entity Name       ; DUT                                         ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 12                                          ;
; Total pins                  ; 5                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M2210ZF256C4      ;                    ;
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------+---------+
; ins_decoder.vhd                  ; yes             ; User VHDL File  ; /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd ;         ;
; regs.vhd                         ; yes             ; User VHDL File  ; /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd        ;         ;
; pc.vhdl                          ; yes             ; User VHDL File  ; /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pc.vhdl         ;         ;
; mem.vhd                          ; yes             ; User VHDL File  ; /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/mem.vhd         ;         ;
; ir.vhd                           ; yes             ; User VHDL File  ; /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ir.vhd          ;         ;
; DUT.vhd                          ; yes             ; User VHDL File  ; /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd         ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd         ;         ;
; pipe_reg.vhdl                    ; yes             ; User VHDL File  ; /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl   ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Total logic elements                        ; 12              ;
;     -- Combinational with no register       ; 5               ;
;     -- Register only                        ; 1               ;
;     -- Combinational with a register        ; 6               ;
;                                             ;                 ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 2               ;
;     -- 3 input functions                    ; 1               ;
;     -- 2 input functions                    ; 7               ;
;     -- 1 input functions                    ; 1               ;
;     -- 0 input functions                    ; 0               ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 9               ;
;     -- arithmetic mode                      ; 3               ;
;     -- qfbk mode                            ; 0               ;
;     -- register cascade mode                ; 0               ;
;     -- synchronous clear/load mode          ; 0               ;
;     -- asynchronous clear/load mode         ; 0               ;
;                                             ;                 ;
; Total registers                             ; 7               ;
; Total logic cells in carry chains           ; 4               ;
; I/O pins                                    ; 5               ;
; Maximum fan-out node                        ; input_vector[0] ;
; Maximum fan-out                             ; 7               ;
; Total fan-out                               ; 42              ;
; Average fan-out                             ; 2.47            ;
+---------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                  ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name   ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------+-------------+--------------+
; |DUT                       ; 12 (0)      ; 7            ; 0          ; 5    ; 0            ; 5 (0)        ; 1 (0)             ; 6 (0)            ; 4 (0)           ; 0 (0)      ; |DUT                  ; DUT         ; work         ;
;    |ir:ir_instance|        ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |DUT|ir:ir_instance   ; ir          ; work         ;
;    |mem:mem_instance|      ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT|mem:mem_instance ; mem         ; work         ;
;    |pc:pc_instance|        ; 6 (6)       ; 5            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 4 (4)           ; 0 (0)      ; |DUT|pc:pc_instance   ; pc          ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; ir:ir_instance|ir_store[0][13]         ; Merged with ir:ir_instance|ir_store[0][15] ;
; ir:ir_instance|ir_store[0][14]         ; Merged with ir:ir_instance|ir_store[0][15] ;
; pc:pc_instance|pc[5..15]               ; Lost fanout                                ;
; Total Number of Removed Registers = 13 ;                                            ;
+----------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc:pc_instance"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; if_reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem:mem_instance"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; mem_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 29 23:25:58 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ins_decoder.vhd
    Info (12022): Found design unit 1: ins_dec-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 14
    Info (12023): Found entity 1: ins_dec File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 5
Info (12021): Found 6 design units, including 3 entities, in source file temps.vhd
    Info (12022): Found design unit 1: temp_1-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/temps.vhd Line: 20
    Info (12022): Found design unit 2: temp_2-working2 File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/temps.vhd Line: 69
    Info (12022): Found design unit 3: temp_3-working3 File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/temps.vhd Line: 117
    Info (12023): Found entity 1: temp_1 File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/temps.vhd Line: 6
    Info (12023): Found entity 2: temp_2 File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/temps.vhd Line: 56
    Info (12023): Found entity 3: temp_3 File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/temps.vhd Line: 107
Info (12021): Found 2 design units, including 1 entities, in source file sign_extender_10.vhdl
    Info (12022): Found design unit 1: sign_extender_10_component-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/sign_extender_10.vhdl Line: 14
    Info (12023): Found entity 1: sign_extender_10_component File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/sign_extender_10.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sign_extender_7.vhdl
    Info (12022): Found design unit 1: sign_extender_7_component-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/sign_extender_7.vhdl Line: 14
    Info (12023): Found entity 1: sign_extender_7_component File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/sign_extender_7.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file shifter_7.vhdl
    Info (12022): Found design unit 1: shifter_7-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/shifter_7.vhdl Line: 14
    Info (12023): Found entity 1: shifter_7 File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/shifter_7.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file shifter_1.vhdl
    Info (12022): Found design unit 1: shifter_1-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/shifter_1.vhdl Line: 14
    Info (12023): Found entity 1: shifter_1 File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/shifter_1.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file regs.vhd
    Info (12022): Found design unit 1: registers-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 19
    Info (12023): Found entity 1: registers File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhdl
    Info (12022): Found design unit 1: pc-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pc.vhdl Line: 15
    Info (12023): Found entity 1: pc File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pc.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mem.vhd
    Info (12022): Found design unit 1: mem-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/mem.vhd Line: 16
    Info (12023): Found entity 1: mem File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: ir-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ir.vhd Line: 19
    Info (12023): Found entity 1: ir File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ir.vhd Line: 5
Info (12021): Found 4 design units, including 2 entities, in source file ins_inter.vhd
    Info (12022): Found design unit 1: ins_setter-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_inter.vhd Line: 13
    Info (12022): Found design unit 2: ins_decoder-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_inter.vhd Line: 46
    Info (12023): Found entity 1: ins_setter File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_inter.vhd Line: 6
    Info (12023): Found entity 2: ins_decoder File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_inter.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file DUT.vhd
    Info (12022): Found design unit 1: DUT-DutWrap File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 8
    Info (12023): Found entity 1: DUT File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 14
    Info (12023): Found entity 1: alu File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 6
Info (12021): Found 10 design units, including 5 entities, in source file pipe_reg.vhdl
    Info (12022): Found design unit 1: if_reg-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 14
    Info (12022): Found design unit 2: id_reg-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 43
    Info (12022): Found design unit 3: rd_reg-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 82
    Info (12022): Found design unit 4: execute_reg-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 120
    Info (12022): Found design unit 5: memory_reg-working File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 158
    Info (12023): Found entity 1: if_reg File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 6
    Info (12023): Found entity 2: id_reg File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 32
    Info (12023): Found entity 3: rd_reg File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 70
    Info (12023): Found entity 4: execute_reg File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 109
    Info (12023): Found entity 5: memory_reg File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 148
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "ir" for hierarchy "ir:ir_instance" File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 169
Info (12128): Elaborating entity "if_reg" for hierarchy "if_reg:if_reg_instance" File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 182
Info (12128): Elaborating entity "ins_dec" for hierarchy "ins_dec:id_instance" File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 189
Warning (10492): VHDL Process Statement warning at ins_decoder.vhd(26): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 26
Warning (10631): VHDL Process Statement warning at ins_decoder.vhd(24): inferring latch(es) for signal or variable "id_reg", which holds its previous value in one or more paths through the process File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 24
Warning (10873): Using initial value X (don't care) for net "id_reg[15..12]" at ins_decoder.vhd(10) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 10
Warning (10873): Using initial value X (don't care) for net "id_reg[2..0]" at ins_decoder.vhd(10) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 10
Info (10041): Inferred latch for "id_reg[3]" at ins_decoder.vhd(24) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 24
Info (10041): Inferred latch for "id_reg[4]" at ins_decoder.vhd(24) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 24
Info (10041): Inferred latch for "id_reg[5]" at ins_decoder.vhd(24) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 24
Info (10041): Inferred latch for "id_reg[6]" at ins_decoder.vhd(24) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 24
Info (10041): Inferred latch for "id_reg[7]" at ins_decoder.vhd(24) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 24
Info (10041): Inferred latch for "id_reg[8]" at ins_decoder.vhd(24) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 24
Info (10041): Inferred latch for "id_reg[9]" at ins_decoder.vhd(24) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 24
Info (10041): Inferred latch for "id_reg[10]" at ins_decoder.vhd(24) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 24
Info (10041): Inferred latch for "id_reg[11]" at ins_decoder.vhd(24) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd Line: 24
Info (12128): Elaborating entity "id_reg" for hierarchy "id_reg:id_reg_instance" File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 197
Warning (10631): VHDL Process Statement warning at pipe_reg.vhdl(46): inferring latch(es) for signal or variable "reg_a1", which holds its previous value in one or more paths through the process File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Warning (10631): VHDL Process Statement warning at pipe_reg.vhdl(46): inferring latch(es) for signal or variable "reg_a2", which holds its previous value in one or more paths through the process File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Warning (10631): VHDL Process Statement warning at pipe_reg.vhdl(46): inferring latch(es) for signal or variable "reg_a3", which holds its previous value in one or more paths through the process File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Info (10041): Inferred latch for "reg_a3[0]" at pipe_reg.vhdl(46) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Info (10041): Inferred latch for "reg_a3[1]" at pipe_reg.vhdl(46) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Info (10041): Inferred latch for "reg_a3[2]" at pipe_reg.vhdl(46) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Info (10041): Inferred latch for "reg_a2[0]" at pipe_reg.vhdl(46) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Info (10041): Inferred latch for "reg_a2[1]" at pipe_reg.vhdl(46) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Info (10041): Inferred latch for "reg_a2[2]" at pipe_reg.vhdl(46) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Info (10041): Inferred latch for "reg_a1[0]" at pipe_reg.vhdl(46) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Info (10041): Inferred latch for "reg_a1[1]" at pipe_reg.vhdl(46) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Info (10041): Inferred latch for "reg_a1[2]" at pipe_reg.vhdl(46) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 46
Info (12128): Elaborating entity "registers" for hierarchy "registers:reg_instance" File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 207
Warning (10492): VHDL Process Statement warning at regs.vhd(29): signal "opcode3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 29
Warning (10492): VHDL Process Statement warning at regs.vhd(30): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 30
Warning (10492): VHDL Process Statement warning at regs.vhd(31): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 31
Warning (10492): VHDL Process Statement warning at regs.vhd(32): signal "reg_a3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 32
Warning (10631): VHDL Process Statement warning at regs.vhd(27): inferring latch(es) for signal or variable "reg_rd", which holds its previous value in one or more paths through the process File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[0]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[1]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[2]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[3]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[4]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[5]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[6]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[7]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[8]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[9]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[10]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[11]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[12]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[13]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[14]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[15]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[16]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[17]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[18]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[19]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[20]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[21]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[22]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[23]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[24]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[25]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[26]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[27]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[28]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[29]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[30]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[31]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[32]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[33]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (10041): Inferred latch for "reg_rd[34]" at regs.vhd(27) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd Line: 27
Info (12128): Elaborating entity "rd_reg" for hierarchy "rd_reg:rd_reg_instance" File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 220
Warning (10631): VHDL Process Statement warning at pipe_reg.vhdl(85): inferring latch(es) for signal or variable "alu_a", which holds its previous value in one or more paths through the process File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Warning (10631): VHDL Process Statement warning at pipe_reg.vhdl(85): inferring latch(es) for signal or variable "alu_b", which holds its previous value in one or more paths through the process File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Warning (10631): VHDL Process Statement warning at pipe_reg.vhdl(85): inferring latch(es) for signal or variable "ex_reg", which holds its previous value in one or more paths through the process File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "ex_reg[0]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "ex_reg[1]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "ex_reg[2]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[0]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[1]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[2]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[3]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[4]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[5]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[6]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[7]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[8]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[9]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[10]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[11]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[12]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[13]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[14]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_b[15]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[0]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[1]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[2]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[3]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[4]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[5]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[6]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[7]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[8]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[9]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[10]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[11]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[12]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[13]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[14]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (10041): Inferred latch for "alu_a[15]" at pipe_reg.vhdl(85) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 85
Info (12128): Elaborating entity "execute_reg" for hierarchy "execute_reg:execute_reg_instance" File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 232
Warning (10631): VHDL Process Statement warning at pipe_reg.vhdl(123): inferring latch(es) for signal or variable "mem_reg", which holds its previous value in one or more paths through the process File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[0]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[1]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[2]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[3]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[4]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[5]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[6]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[7]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[8]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[9]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[10]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[11]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[12]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[13]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[14]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[15]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[16]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[17]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (10041): Inferred latch for "mem_reg[18]" at pipe_reg.vhdl(123) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 123
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_instance" File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 242
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(15): object "carry" assigned a value but never read File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 15
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(16): object "zero" assigned a value but never read File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 16
Warning (10631): VHDL Process Statement warning at alu.vhd(18): inferring latch(es) for signal or variable "ex_reg", which holds its previous value in one or more paths through the process File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[0]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[1]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[2]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[3]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[4]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[5]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[6]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[7]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[8]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[9]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[10]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[11]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[12]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[13]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[14]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (10041): Inferred latch for "ex_reg[15]" at alu.vhd(18) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd Line: 18
Info (12128): Elaborating entity "mem" for hierarchy "mem:mem_instance" File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 260
Warning (10541): VHDL Signal Declaration warning at mem.vhd(12): used implicit default value for signal "mem_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/mem.vhd Line: 12
Info (12128): Elaborating entity "memory_reg" for hierarchy "memory_reg:mem_reg_instance" File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 268
Warning (10631): VHDL Process Statement warning at pipe_reg.vhdl(161): inferring latch(es) for signal or variable "wb_in", which holds its previous value in one or more paths through the process File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[0]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[1]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[2]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[3]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[4]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[5]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[6]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[7]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[8]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[9]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[10]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[11]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[12]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[13]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[14]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[15]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[16]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[17]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (10041): Inferred latch for "wb_in[18]" at pipe_reg.vhdl(161) File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl Line: 161
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc_instance" File: /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd Line: 277
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 17 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 12 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 400 megabytes
    Info: Processing ended: Fri Apr 29 23:26:07 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:23


