#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 30 14:32:30 2019
# Process ID: 20670
# Current directory: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj
# Command line: vivado
# Log file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.log
# Journal file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.jou
#-----------------------------------------------------------
start_gui
source create_project.tcl
# set proj_name "RV32IM_PYNQ_Z2"
# if {[info exists ::create_path]} {
# 	set dest_dir $::create_path
# } else {
# 	set dest_dir [file normalize [file dirname [info script]]]
# }
# puts "INFO: Creating new project in $dest_dir"
INFO: Creating new project in /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj
# cd $dest_dir
# set part "xc7z020clg400-1"
# set brd_part "tul.com.tw:pynq-z2:part0:1.0"
# set origin_dir ".."
# set orig_proj_dir "[file normalize "$origin_dir/proj"]"
# set src_dir $origin_dir/src
# set repo_dir $origin_dir/repo
# set_param board.repoPaths "[file normalize "$repo_dir/board_files"]"
# create_project -force $proj_name $dest_dir
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/disk/scratch/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 6529.277 ; gain = 128.797 ; free physical = 2696 ; free virtual = 20979
# set proj_dir [get_property directory [current_project]]
# set obj [get_projects $proj_name]
# set_property "default_lib" "xil_defaultlib" $obj
# set_property "part" $part $obj
# set_property "board_part" $brd_part $obj
# set_property "simulator_language" "Mixed" $obj
# set_property "target_language" "Verilog" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet sources_2] ""]} {
#   create_fileset -srcset sources_2
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -srcset sim_1
# }
# set obj [get_filesets sources_1]
# add_files -quiet $src_dir/inc
# set_property "FILE_TYPE" "Verilog Header" [get_files -of_objects $obj]
# set obj [get_filesets sources_2]
# set_property "ip_repo_paths" "[file normalize $repo_dir]" $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/repo'.
# add_files -quiet $src_dir/hdl
# add_files -quiet [glob -nocomplain ../src/ip/*.xci]
# add_files -quiet [glob -nocomplain ../src/ip/*.xcix]
# add_files -quiet [glob -nocomplain ../src/ip/*/*.xci]
# add_files -quiet [glob -nocomplain ../src/ip/*/*.xcix]
# add_files -fileset constrs_1 -quiet $src_dir/constraints
# add_files -fileset sim_1 -quiet $src_dir/sim
# add_files -quiet [glob -nocomplain ../src/others/*.hex]
# set obj [get_files *.hex]
# set_property "FILE_TYPE" "MEMORY INITIALIZATION FILES" $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#   create_run -name synth_1 -part $part -flow {Vivado Synthesis 2015} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2015" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property "part" $part $obj
# set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
# set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.synth_design.args.fsm_extraction" "off" $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#   create_run -name impl_1 -part $part -flow {Vivado Implementation 2015} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2015" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property "part" $part $obj
# set_property "steps.opt_design.args.directive"   "RuntimeOptimized" $obj
# set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:$proj_name"
INFO: Project created:RV32IM_PYNQ_Z2
# set bd_list [glob -nocomplain $src_dir/bd/*/*.bd]
# if {[llength $bd_list] != 0} {
#   add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $src_dir/bd/*/*.bd]
#   open_bd_design [glob -nocomplain $src_dir/bd/*/*.bd]
#   set design_name [get_bd_designs]
#   set file "$origin_dir/src/bd/$design_name/$design_name.bd"
#   set file [file normalize $file]
#   set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#   if { ![get_property "is_locked" $file_obj] } {
#     set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#   }
#  
#   # Generate the wrapper 
#   set design_name [get_bd_designs]
#   add_files -norecurse [make_wrapper -files [get_files $design_name.bd] -top -force]
# 
#   set obj [get_filesets sources_1]
#   set_property "top" "${design_name}_wrapper" $obj
# }
# set sdk_dir $origin_dir/sdk
# set hw_list [glob -nocomplain $sdk_dir/*hw_platform*]
# if {[llength $hw_list] != 0} {
#   foreach hw_plat $hw_list {
# 	file delete -force $hw_plat
#   }
# }
# delete_fileset sources_2
# set sdk_list [glob -nocomplain $sdk_dir/*]
# set sdk_list [lsearch -inline -all -not -exact $sdk_list "../sdk/.keep"]
# if {[llength $sdk_list] != 0} {
# 	exec xsct -eval "setws -switch ../sdk; importproject ../sdk"
# }
# set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGen'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SyncAsync'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ResetBridge'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OutputSERDES'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TMDS_Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi_0'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 125e4b4f7b174db4a841b17b33996db4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 30 14:34:40 2019. For additional details about this file, please refer to the WebTalk help file at /disk/scratch/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 30 14:34:40 2019...
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 6687.629 ; gain = 0.000 ; free physical = 2564 ; free virtual = 20924
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     203  4.0 0x00000008             sp <= 00002ffc
     204  3.2 0x0000000c             ra <= 00000010
     209  3.8 0x00000014             sp <= 00002fd4
     210  3.3 0x00000018             a5 <= 00002fd4
     211  3.0 0x0000001c             a4 <= 0000038f
     212  2.7 0x00000020               mem[00000fd4] <= 0000038f
     213  2.5 0x00000024             a1 <= 0000000a
     214  2.4 0x00000028             t1 <= 00000000
     215  2.2 0x0000002c             fp <= 000004d2
     216  2.1 0x00000030             s1 <= 00000224
     217  2.0 0x00000034             s2 <= 00001000
     218  2.0 0x00000038             s2 <= 00000911
     219  1.9 0x0000003c             s3 <= 000003b4
     220  1.8 0x00000040             s4 <= 00000306
     221  1.8 0x00000044             s5 <= 000001b0
     222  1.7 0x00000048             fp <= 00136864
     223  1.7 0x0000004c             s1 <= 002192f4
     224  1.6 0x00000050             s2 <= 000b3238
     225  1.6 0x00000054             s3 <= 00051a20
     226  1.6 0x00000058             s4 <= 00000000
     227  1.5 0x0000005c             s5 <= 00000000
     228  1.5 0x00000060             fp <= 0034fb58
     229  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.5 0x0000006c             s4 <= 0034fb58
     233  1.5 0x00000070             s5 <= ffcb04a8
     234  1.5 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     237  1.5 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= 0000038f
     243  1.5 0x0000008c             s2 <= 008053dd
     244  1.4 0x00000090             s3 <= 00676cbb
     245  1.4 0x00000094             s4 <= 008b8d33
     246  1.4 0x00000098             s5 <= 008b8615
     247  1.4 0x0000009c             fp <= 0000038f
     250  1.4 0x000000a0             s2 <= ff7fafb2
     251  1.4 0x000000a4             s3 <= 00676f34
     252  1.4 0x000000a8             s4 <= 008b90c2
     253  1.4 0x000000ac             s5 <= ff747d7a
     254  1.4 0x000000b0             fp <= 00219683
     255  1.4 0x000000b4             fp <= 00a1e6d1
     258  1.4 0x000000b8             s3 <= 00c689e5
     259  1.4 0x000000bc             s6 <= 00c379c5
     260  1.4 0x000000c0             s6 <= 0143ca13
     263  1.4 0x000000c4             s3 <= 018543f6
     264  1.4 0x000000c8             fp <= 00c379c5
     265  1.4 0x000000cc             fp <= 0143ca13
     268  1.4 0x000000d0             fp <= 01cf5ad5
     269  1.4 0x000000d4             s3 <= 004a1923
     271  1.4 0x000000d8             fp <= 01f0edc9
     272  1.4 0x000000dc             fp <= 02713e17
     275  1.5 0x000000e0             fp <= 02fcced9
     276  1.4 0x000000e4             s3 <= 02b6d7fa
     277  1.4 0x000000e8             s4 <= 0000038f
     280  1.5 0x000000ec             s1 <= 00219683
     281  1.5 0x000000f0             s2 <= ff7fac23
     282  1.4 0x000000f4             s3 <= 02b6d475
     283  1.4 0x000000f8             s4 <= 0000038f
     286  1.5 0x000000fc             s1 <= 00219a12
     287  1.5 0x00000100             s2 <= 0080576c
     288  1.4 0x00000104             s3 <= 02b6d7fa
     289  1.4 0x00000108             s5 <= 0000038f
     290  1.4 0x0000010c             t0 <= 00000000
     292  1.4 0x00000110             s1 <= 00219da1
     293  1.4 0x00000114             s2 <= 008053dd
     294  1.4 0x00000118             s3 <= 02b6d475
     295  1.4 0x0000011c             s5 <= 0000038f
     296  1.4 0x00000120             t0 <= 00000000
     298  1.4 0x00000124             s1 <= 0021a130
     299  1.4 0x00000128             s2 <= ff7fafb2
     300  1.4 0x0000012c             s3 <= 02b6d7fa
     301  1.4 0x00000130             t1 <= 00000001
     302  1.4 0x00000134               
     307  1.4 0x00000048             fp <= db61e360
     308  1.4 0x0000004c             s1 <= 0bcc11d4
     309  1.4 0x00000050             s2 <= a8aa92a6
     310  1.4 0x00000054             s3 <= 000ca9e1
     311  1.4 0x00000058             s4 <= 803c199d
     312  1.4 0x0000005c             s5 <= 67cda020
     313  1.4 0x00000060             fp <= e72df534
     314  1.4 0x00000064             s2 <= c17c9d72
     316  1.4 0x00000068             s3 <= e7215cd5
     317  1.4 0x0000006c             s4 <= 676a0ed1
     318  1.4 0x00000070             s5 <= 809faaec
     319  1.4 0x00000074             fp <= f2fa0708
     320  1.4 0x00000078             s2 <= 317d6996
     322  1.4 0x0000007c             s3 <= 15db5bdd
     323  1.4 0x00000080             s4 <= 5a6415d9
     324  1.4 0x00000084             s5 <= 725a5c1c
     325  1.4 0x00000088             fp <= 0000038f
     328  1.4 0x0000008c             s2 <= 317d6607
     329  1.4 0x00000090             s3 <= 15db5852
     330  1.4 0x00000094             s4 <= 5a641968
     331  1.4 0x00000098             s5 <= 725a588d
     332  1.4 0x0000009c             fp <= 0000038f
     335  1.4 0x000000a0             s2 <= ce829d88
     336  1.4 0x000000a4             s3 <= 15db5bdd
     337  1.4 0x000000a8             s4 <= 5a641cf7
     338  1.4 0x000000ac             s5 <= 8da5ab02
     339  1.4 0x000000b0             fp <= 0bcc1563
     340  1.4 0x000000b4             fp <= 3d4977db
     343  1.4 0x000000b8             s3 <= 28922c06
     344  1.4 0x000000bc             s6 <= 491589af
     345  1.4 0x000000c0             s6 <= 7a92ec27
     348  1.4 0x000000c4             s3 <= 5200c021
     349  1.4 0x000000c8             fp <= 491589af
     350  1.4 0x000000cc             fp <= 7a92ec27
     353  1.4 0x000000d0             fp <= d4f7091e
     354  1.4 0x000000d4             s3 <= 86f7c93f
     356  1.4 0x000000d8             fp <= e0c31af2
     357  1.4 0x000000dc             fp <= 12407d6a
     360  1.4 0x000000e0             fp <= 6ca49a61
     361  1.4 0x000000e4             s3 <= ea53535e
     362  1.4 0x000000e8             s4 <= 0000038f
     365  1.4 0x000000ec             s1 <= 0bcc1563
     366  1.4 0x000000f0             s2 <= ce8299f9
     367  1.4 0x000000f4             s3 <= ea5350d1
     368  1.4 0x000000f8             s4 <= 0000038f
     371  1.4 0x000000fc             s1 <= 0bcc18f2
     372  1.4 0x00000100             s2 <= 317d6996
     373  1.4 0x00000104             s3 <= ea53535e
     374  1.4 0x00000108             s5 <= 0000038f
     375  1.4 0x0000010c             t0 <= 00000000
     377  1.4 0x00000110             s1 <= 0bcc1c81
     378  1.4 0x00000114             s2 <= 317d6607
     379  1.4 0x00000118             s3 <= ea5350d1
     380  1.4 0x0000011c             s5 <= 0000038f
     381  1.4 0x00000120             t0 <= 00000000
     383  1.4 0x00000124             s1 <= 0bcc2010
     384  1.4 0x00000128             s2 <= ce829d88
     385  1.4 0x0000012c             s3 <= ea53535e
     386  1.4 0x00000130             t1 <= 00000002
     387  1.4 0x00000134               
     388  1.4 0x00000048             fp <= 9c3ad880
     389  1.4 0x0000004c             s1 <= 9020eff0
     390  1.4 0x00000050             s2 <= de85ab82
     391  1.4 0x00000054             s3 <= 000ca9e1
     392  1.4 0x00000058             s4 <= 30d65ec9
     393  1.4 0x0000005c             s5 <= 858cfb80
     394  1.4 0x00000060             fp <= 2c5bc870
     395  1.4 0x00000064             s2 <= b229e312
     397  1.4 0x00000068             s3 <= 2c576191
     398  1.4 0x0000006c             s4 <= 5d322739
     399  1.4 0x00000070             s5 <= 59313310
     400  1.4 0x00000074             fp <= bc7cb860
     401  1.3 0x00000078             s2 <= 0a52d54e
     403  1.4 0x0000007c             s3 <= 902bd9f1
     404  1.4 0x00000080             s4 <= 19aedf99
     405  1.3 0x00000084             s5 <= 634b8550
     406  1.3 0x00000088             fp <= 0000038f
     409  1.4 0x0000008c             s2 <= 0a52d1bf
     410  1.4 0x00000090             s3 <= 902bda7e
     411  1.4 0x00000094             s4 <= 19aee328
     412  1.3 0x00000098             s5 <= 634b81c1
     413  1.3 0x0000009c             fp <= 0000038f
     416  1.4 0x000000a0             s2 <= f5ad31d0
     417  1.4 0x000000a4             s3 <= 902bd9f1
     418  1.4 0x000000a8             s4 <= 19aee6b7
     419  1.3 0x000000ac             s5 <= 9cb481ce
     420  1.3 0x000000b0             fp <= 9020f37f
     421  1.3 0x000000b4             fp <= 9a73c1af
     424  1.4 0x000000b8             s3 <= 0a58185e
     425  1.4 0x000000bc             s6 <= 2a94b19f
     426  1.3 0x000000c0             s6 <= 34e77fcf
     429  1.4 0x000000c4             s3 <= 3ebf6791
     430  1.4 0x000000c8             fp <= 2a94b19f
     431  1.4 0x000000cc             fp <= 34e77fcf
     434  1.4 0x000000d0             fp <= 4e966686
     435  1.4 0x000000d4             s3 <= 70290117
     437  1.4 0x000000d8             fp <= deb75676
     438  1.4 0x000000dc             fp <= e90a24a6
     441  1.4 0x000000e0             fp <= 02b90b5d
     442  1.4 0x000000e4             s3 <= 72900a4a
     443  1.4 0x000000e8             s4 <= 0000038f
     446  1.4 0x000000ec             s1 <= 9020f37f
     447  1.4 0x000000f0             s2 <= f5ad2e41
     448  1.4 0x000000f4             s3 <= 729009c5
     449  1.4 0x000000f8             s4 <= 0000038f
     452  1.4 0x000000fc             s1 <= 9020f70e
     453  1.4 0x00000100             s2 <= 0a52d54e
     454  1.4 0x00000104             s3 <= 72900a4a
     455  1.4 0x00000108             s5 <= 0000038f
     456  1.4 0x0000010c             t0 <= 00000000
     458  1.4 0x00000110             s1 <= 9020fa9d
     459  1.4 0x00000114             s2 <= 0a52d1bf
     460  1.4 0x00000118             s3 <= 729009c5
     461  1.4 0x0000011c             s5 <= 0000038f
     462  1.4 0x00000120             t0 <= 00000000
     464  1.4 0x00000124             s1 <= 9020fe2c
     465  1.4 0x00000128             s2 <= f5ad31d0
     466  1.4 0x0000012c             s3 <= 72900a4a
     467  1.4 0x00000130             t1 <= 00000003
     468  1.4 0x00000134               
     469  1.4 0x00000048             fp <= 4b30efc0
     470  1.3 0x0000004c             s1 <= 6d028620
     471  1.3 0x00000050             s2 <= ae949d56
     472  1.3 0x00000054             s3 <= 000ca9e1
     473  1.3 0x00000058             s4 <= 43cfd1a1
     474  1.3 0x0000005c             s5 <= 69c21c40
     475  1.3 0x00000060             fp <= b83375e0
     476  1.3 0x00000064             s2 <= f6612776
     478  1.3 0x00000068             s3 <= b83fdc01
     479  1.3 0x0000006c             s4 <= fc034781
     480  1.3 0x00000070             s5 <= b18ea660
     481  1.3 0x00000074             fp <= 2535fc00
     482  1.3 0x00000078             s2 <= 2ed4d48a
     484  1.3 0x0000007c             s3 <= 9d0a2001
     485  1.3 0x00000080             s4 <= 21394381
     486  1.3 0x00000084             s5 <= 73a755a0
     487  1.3 0x00000088             fp <= 0000038f
     490  1.3 0x0000008c             s2 <= 2ed4d0fb
     491  1.3 0x00000090             s3 <= 9d0a238e
     492  1.3 0x00000094             s4 <= 21394710
     493  1.3 0x00000098             s5 <= 73a75211
     494  1.3 0x0000009c             fp <= 0000038f
     497  1.3 0x000000a0             s2 <= d12b3294
     498  1.3 0x000000a4             s3 <= 9d0a2001
     499  1.3 0x000000a8             s4 <= 21394a9f
     500  1.3 0x000000ac             s5 <= 8c58b17e
     501  1.3 0x000000b0             fp <= 6d0289af
     502  1.3 0x000000b4             fp <= 9bd7571b
     505  1.3 0x000000b8             s3 <= 06dd771a
     506  1.3 0x000000bc             s6 <= 08d9dd3b
     507  1.3 0x000000c0             s6 <= 37aeaaa7
     510  1.3 0x000000c4             s3 <= 3173ddbd
     511  1.3 0x000000c8             fp <= 08d9dd3b
     512  1.3 0x000000cc             fp <= 37aeaaa7
     515  1.3 0x000000d0             fp <= 58e7f546
     516  1.3 0x000000d4             s3 <= 699428fb
     518  1.3 0x000000d8             fp <= c5ea7b66
     519  1.3 0x000000dc             fp <= f4bf48d2
     522  1.4 0x000000e0             fp <= 15f89371
     523  1.3 0x000000e4             s3 <= 7c6cbb8a
     524  1.3 0x000000e8             s4 <= 0000038f
     527  1.4 0x000000ec             s1 <= 6d0289af
     528  1.4 0x000000f0             s2 <= d12b2f05
     529  1.4 0x000000f4             s3 <= 7c6cb805
     530  1.3 0x000000f8             s4 <= 0000038f
     533  1.4 0x000000fc             s1 <= 6d028d3e
     534  1.4 0x00000100             s2 <= 2ed4d48a
     535  1.4 0x00000104             s3 <= 7c6cbb8a
     536  1.4 0x00000108             s5 <= 0000038f
     537  1.3 0x0000010c             t0 <= 00000000
     539  1.4 0x00000110             s1 <= 6d0290cd
     540  1.3 0x00000114             s2 <= 2ed4d0fb
     541  1.3 0x00000118             s3 <= 7c6cb805
     542  1.3 0x0000011c             s5 <= 0000038f
     543  1.3 0x00000120             t0 <= 00000000
     545  1.3 0x00000124             s1 <= 6d02945c
     546  1.3 0x00000128             s2 <= d12b3294
     547  1.3 0x0000012c             s3 <= 7c6cbb8a
     548  1.3 0x00000130             t1 <= 00000004
     549  1.3 0x00000134               
     550  1.3 0x00000048             fp <= 8debbd30
     551  1.3 0x0000004c             s1 <= 55ab5fc8
     552  1.3 0x00000050             s2 <= c6ef6016
     553  1.3 0x00000054             s3 <= 000ca9e1
     554  1.3 0x00000058             s4 <= 26914849
     555  1.3 0x0000005c             s5 <= 070a4a50
     556  1.3 0x00000060             fp <= e3971cf8
     557  1.3 0x00000064             s2 <= e358431e
     559  1.3 0x00000068             s3 <= e39bb519
     560  1.3 0x0000006c             s4 <= 0a286541
     561  1.3 0x00000070             s5 <= 23732d58
     562  1.3 0x00000074             fp <= 39427cc0
     563  1.3 0x00000078             s2 <= 55ea39a2
     565  1.3 0x0000007c             s3 <= dad9c9d9
     566  1.3 0x00000080             s4 <= 436ae201
     567  1.3 0x00000084             s5 <= 15cf4f68
     568  1.3 0x00000088             fp <= 0000038f
     571  1.3 0x0000008c             s2 <= 55ea3613
     572  1.3 0x00000090             s3 <= dad9ca56
     573  1.3 0x00000094             s4 <= 436ae590
     574  1.3 0x00000098             s5 <= 15cf4bd9
     575  1.3 0x0000009c             fp <= 0000038f
     578  1.3 0x000000a0             s2 <= aa15cd7c
     579  1.3 0x000000a4             s3 <= dad9c9d9
     580  1.3 0x000000a8             s4 <= 436ae91f
     581  1.3 0x000000ac             s5 <= ea30b7b6
     582  1.3 0x000000b0             fp <= 55ab6357
     583  1.3 0x000000b4             fp <= ab9595db
     586  1.3 0x000000b8             s3 <= 714c5c02
     587  1.3 0x000000bc             s6 <= 0140f5a3
     588  1.3 0x000000c0             s6 <= 572b2827
     591  1.3 0x000000c4             s3 <= 26677425
     592  1.3 0x000000c8             fp <= 0140f5a3
     593  1.3 0x000000cc             fp <= 572b2827
     596  1.3 0x000000d0             fp <= 9a961146
     597  1.3 0x000000d4             s3 <= bcf16563
     599  1.3 0x000000d8             fp <= f041710e
     600  1.3 0x000000dc             fp <= 462ba392
     603  1.3 0x000000e0             fp <= 89968cb1
     604  1.3 0x000000e4             s3 <= 3567e9d2
     605  1.3 0x000000e8             s4 <= 0000038f
     608  1.3 0x000000ec             s1 <= 55ab6357
     609  1.3 0x000000f0             s2 <= aa15c9ed
     610  1.3 0x000000f4             s3 <= 3567ea5d
     611  1.3 0x000000f8             s4 <= 0000038f
     614  1.3 0x000000fc             s1 <= 55ab66e6
     615  1.3 0x00000100             s2 <= 55ea39a2
     616  1.3 0x00000104             s3 <= 3567e9d2
     617  1.3 0x00000108             s5 <= 0000038f
     618  1.3 0x0000010c             t0 <= 00000000
     620  1.3 0x00000110             s1 <= 55ab6a75
     621  1.3 0x00000114             s2 <= 55ea3613
     622  1.3 0x00000118             s3 <= 3567ea5d
     623  1.3 0x0000011c             s5 <= 0000038f
     624  1.3 0x00000120             t0 <= 00000000
     626  1.3 0x00000124             s1 <= 55ab6e04
     627  1.3 0x00000128             s2 <= aa15cd7c
     628  1.3 0x0000012c             s3 <= 3567e9d2
     629  1.3 0x00000130             t1 <= 00000005
     630  1.3 0x00000134               
     631  1.3 0x00000048             fp <= 74767df0
     632  1.3 0x0000004c             s1 <= b6cc6bb8
     633  1.3 0x00000050             s2 <= 0cc9124e
     634  1.3 0x00000054             s3 <= 000ca9e1
     635  1.3 0x00000058             s4 <= 3293e2c9
     636  1.3 0x0000005c             s5 <= f90aaf90
     637  1.3 0x00000060             fp <= 2b42e9a8
     638  1.3 0x00000064             s2 <= e18628a6
     640  1.3 0x00000068             s3 <= 2b4e4049
     641  1.3 0x0000006c             s4 <= 5dd6cc71
     642  1.3 0x00000070             s5 <= cdc7c5e8
     643  1.3 0x00000074             fp <= e20f5560
     644  1.3 0x00000078             s2 <= 00892cba
     646  1.3 0x0000007c             s3 <= c9411529
     647  1.3 0x00000080             s4 <= 3fe621d1
     648  1.3 0x00000084             s5 <= 14478f78
     649  1.3 0x00000088             fp <= 0000038f
     652  1.3 0x0000008c             s2 <= 0089292b
     653  1.3 0x00000090             s3 <= c94116a6
     654  1.3 0x00000094             s4 <= 3fe62560
     655  1.3 0x00000098             s5 <= 14478be9
     656  1.3 0x0000009c             fp <= 0000038f
     659  1.3 0x000000a0             s2 <= ff76da64
     660  1.3 0x000000a4             s3 <= c9411529
     661  1.3 0x000000a8             s4 <= 3fe628ef
     662  1.3 0x000000ac             s5 <= ebb877a6
     663  1.3 0x000000b0             fp <= b6cc6f47
     664  1.3 0x000000b4             fp <= b75594e3
     667  1.3 0x000000b8             s3 <= 7e1481ca
     668  1.3 0x000000bc             s6 <= 6e22009b
     669  1.3 0x000000c0             s6 <= 6eab2637
     672  1.3 0x000000c4             s3 <= 10bfa7fd
     673  1.3 0x000000c8             fp <= 6e22009b
     674  1.3 0x000000cc             fp <= 6eab2637
     677  1.3 0x000000d0             fp <= ae914f26
     678  1.3 0x000000d4             s3 <= be2ee8db
     680  1.3 0x000000d8             fp <= 655dbade
     681  1.3 0x000000dc             fp <= 65e6e07a
     684  1.3 0x000000e0             fp <= a5cd0969
     685  1.3 0x000000e4             s3 <= 1be3e1b2
     686  1.3 0x000000e8             s4 <= 0000038f
     689  1.3 0x000000ec             s1 <= b6cc6f47
     690  1.3 0x000000f0             s2 <= ff76d6d5
     691  1.3 0x000000f4             s3 <= 1be3e23d
     692  1.3 0x000000f8             s4 <= 0000038f
     695  1.3 0x000000fc             s1 <= b6cc72d6
     696  1.3 0x00000100             s2 <= 00892cba
     697  1.3 0x00000104             s3 <= 1be3e1b2
     698  1.3 0x00000108             s5 <= 0000038f
     699  1.3 0x0000010c             t0 <= 00000000
     701  1.3 0x00000110             s1 <= b6cc7665
     702  1.3 0x00000114             s2 <= 0089292b
     703  1.3 0x00000118             s3 <= 1be3e23d
     704  1.3 0x0000011c             s5 <= 0000038f
     705  1.3 0x00000120             t0 <= 00000000
     707  1.3 0x00000124             s1 <= b6cc79f4
     708  1.3 0x00000128             s2 <= ff76da64
     709  1.3 0x0000012c             s3 <= 1be3e1b2
     710  1.3 0x00000130             t1 <= 00000006
     711  1.3 0x00000134               
     712  1.3 0x00000048             fp <= ca316b50
     713  1.3 0x0000004c             s1 <= 4941bd88
     714  1.3 0x00000050             s2 <= 3ff0286e
     715  1.3 0x00000054             s3 <= 000ca9e1
     716  1.3 0x00000058             s4 <= d30cfdb9
     717  1.3 0x0000005c             s5 <= d4fbee30
     718  1.3 0x00000060             fp <= 137328d8
     719  1.3 0x00000064             s2 <= 2c7cff96
     721  1.3 0x00000068             s3 <= 137f8139
     722  1.3 0x0000006c             s4 <= e6802691
     723  1.3 0x00000070             s5 <= c188c558
     724  1.3 0x00000074             fp <= 5cb4e660
     725  1.3 0x00000078             s2 <= 3037e6ca
     727  1.3 0x0000007c             s3 <= 4fcb6759
     728  1.3 0x00000080             s4 <= 43350cf1
     729  1.3 0x00000084             s5 <= 9b2c2108
     730  1.3 0x00000088             fp <= 0000038f
     733  1.3 0x0000008c             s2 <= 3037e33b
     734  1.3 0x00000090             s3 <= 4fcb64d6
     735  1.3 0x00000094             s4 <= 43351080
     736  1.3 0x00000098             s5 <= 9b2c1d79
     737  1.3 0x0000009c             fp <= 0000038f
     740  1.3 0x000000a0             s2 <= cfc82054
     741  1.3 0x000000a4             s3 <= 4fcb6759
     742  1.3 0x000000a8             s4 <= 4335140f
     743  1.3 0x000000ac             s5 <= 64d3e616
     744  1.3 0x000000b0             fp <= 4941c117
     745  1.3 0x000000b4             fp <= 7979a0c3
     748  1.3 0x000000b8             s3 <= 36b2c79a
     749  1.3 0x000000bc             s6 <= c2bb5e4b
     750  1.3 0x000000c0             s6 <= f2f33df7
     753  1.3 0x000000c4             s3 <= c441fa6d
     754  1.3 0x000000c8             fp <= c2bb5e4b
     755  1.3 0x000000cc             fp <= f2f33df7
     758  1.3 0x000000d0             fp <= 36285206
     759  1.3 0x000000d4             s3 <= f269a86b
     761  1.3 0x000000d8             fp <= 7f6a0f8e
     762  1.3 0x000000dc             fp <= afa1ef3a
     765  1.3 0x000000e0             fp <= f2d70349
     766  1.3 0x000000e4             s3 <= 00beab22
     767  1.3 0x000000e8             s4 <= 0000038f
     770  1.3 0x000000ec             s1 <= 4941c117
     771  1.3 0x000000f0             s2 <= cfc81cc5
     772  1.3 0x000000f4             s3 <= 00bea8ad
     773  1.3 0x000000f8             s4 <= 0000038f
     776  1.3 0x000000fc             s1 <= 4941c4a6
     777  1.3 0x00000100             s2 <= 3037e6ca
     778  1.3 0x00000104             s3 <= 00beab22
     779  1.3 0x00000108             s5 <= 0000038f
     780  1.3 0x0000010c             t0 <= 00000000
     782  1.3 0x00000110             s1 <= 4941c835
     783  1.3 0x00000114             s2 <= 3037e33b
     784  1.3 0x00000118             s3 <= 00bea8ad
     785  1.3 0x0000011c             s5 <= 0000038f
     786  1.3 0x00000120             t0 <= 00000000
     788  1.3 0x00000124             s1 <= 4941cbc4
     789  1.3 0x00000128             s2 <= cfc82054
     790  1.3 0x0000012c             s3 <= 00beab22
     791  1.3 0x00000130             t1 <= 00000007
     792  1.3 0x00000134               
     793  1.3 0x00000048             fp <= f02f5c50
     794  1.3 0x0000004c             s1 <= 44846728
     795  1.3 0x00000050             s2 <= a682fdfe
     796  1.3 0x00000054             s3 <= 000ca9e1
     797  1.3 0x00000058             s4 <= 8f9981f9
     798  1.3 0x0000005c             s5 <= 46a12130
     799  1.3 0x00000060             fp <= 34b3c378
     800  1.3 0x00000064             s2 <= 71cf3a86
     802  1.3 0x00000068             s3 <= 34bf6a99
     803  1.3 0x0000006c             s4 <= c44d4571
     804  1.3 0x00000070             s5 <= 11ed5db8
     805  1.3 0x00000074             fp <= 79382aa0
     806  1.3 0x00000078             s2 <= 0768f01a
     808  1.3 0x0000007c             s3 <= 4d874039
     809  1.3 0x00000080             s4 <= 3d857011
     810  1.3 0x00000084             s5 <= 674acce8
     811  1.3 0x00000088             fp <= 0000038f
     814  1.3 0x0000008c             s2 <= 0768ec8b
     815  1.3 0x00000090             s3 <= 4d8743b6
     816  1.3 0x00000094             s4 <= 3d8573a0
     817  1.3 0x00000098             s5 <= 674ac959
     818  1.3 0x0000009c             fp <= 0000038f
     821  1.3 0x000000a0             s2 <= f8971704
     822  1.3 0x000000a4             s3 <= 4d874039
     823  1.3 0x000000a8             s4 <= 3d85772f
     824  1.3 0x000000ac             s5 <= 98b53a36
     825  1.3 0x000000b0             fp <= 44846ab7
     826  1.3 0x000000b4             fp <= 4bed53b3
     829  1.3 0x000000b8             s3 <= 066a138a
     830  1.3 0x000000bc             s6 <= 9071badb
     831  1.3 0x000000c0             s6 <= 97daa3d7
     834  1.3 0x000000c4             s3 <= 91b0b05d
     835  1.3 0x000000c8             fp <= 9071badb
     836  1.3 0x000000cc             fp <= 97daa3d7
     839  1.3 0x000000d0             fp <= d5601b06
     840  1.3 0x000000d4             s3 <= 44d0ab5b
     842  1.3 0x000000d8             fp <= 19e4822e
     843  1.3 0x000000dc             fp <= 214d6b2a
     846  1.3 0x000000e0             fp <= 5ed2e259
     847  1.3 0x000000e4             s3 <= 1a024902
     848  1.3 0x000000e8             s4 <= 0000038f
     851  1.3 0x000000ec             s1 <= 44846ab7
     852  1.3 0x000000f0             s2 <= f8971375
     853  1.3 0x000000f4             s3 <= 1a024a8d
     854  1.3 0x000000f8             s4 <= 0000038f
     857  1.3 0x000000fc             s1 <= 44846e46
     858  1.3 0x00000100             s2 <= 0768f01a
     859  1.3 0x00000104             s3 <= 1a024902
     860  1.3 0x00000108             s5 <= 0000038f
     861  1.3 0x0000010c             t0 <= 00000000
     863  1.3 0x00000110             s1 <= 448471d5
     864  1.3 0x00000114             s2 <= 0768ec8b
     865  1.3 0x00000118             s3 <= 1a024a8d
     866  1.3 0x0000011c             s5 <= 0000038f
     867  1.3 0x00000120             t0 <= 00000000
     869  1.3 0x00000124             s1 <= 44847564
     870  1.3 0x00000128             s2 <= f8971704
     871  1.3 0x0000012c             s3 <= 1a024902
     872  1.3 0x00000130             t1 <= 00000008
     873  1.3 0x00000134               
     874  1.3 0x00000048             fp <= 1699d190
     875  1.3 0x0000004c             s1 <= 9cc65208
     876  1.3 0x00000050             s2 <= 8e21ce1e
     877  1.3 0x00000054             s3 <= 000ca9e1
     878  1.3 0x00000058             s4 <= 630d0a19
     879  1.3 0x0000005c             s5 <= 503daff0
     880  1.3 0x00000060             fp <= b3602398
     881  1.3 0x00000064             s2 <= dac1aa86
     883  1.3 0x00000068             s3 <= b36c8a79
     884  1.3 0x0000006c             s4 <= 166d2db1
     885  1.3 0x00000070             s5 <= 9cdd8c58
     886  1.3 0x00000074             fp <= 502675a0
     887  1.3 0x00000078             s2 <= 7564cb1a
     889  1.3 0x0000007c             s3 <= e34affd9
     890  1.3 0x00000080             s4 <= 6693a351
     891  1.3 0x00000084             s5 <= b348e948
     892  1.3 0x00000088             fp <= 0000038f
     895  1.3 0x0000008c             s2 <= 7564c78b
     896  1.3 0x00000090             s3 <= e34afc56
     897  1.3 0x00000094             s4 <= 6693a6e0
     898  1.3 0x00000098             s5 <= b348e5b9
     899  1.3 0x0000009c             fp <= 0000038f
     902  1.3 0x000000a0             s2 <= 8a9b3c04
     903  1.3 0x000000a4             s3 <= e34affd9
     904  1.3 0x000000a8             s4 <= 6693aa6f
     905  1.3 0x000000ac             s5 <= 4cb71dd6
     906  1.3 0x000000b0             fp <= 9cc65597
     907  1.3 0x000000b4             fp <= 122b1993
     910  1.3 0x000000b8             s3 <= f161e64a
     911  1.3 0x000000bc             s6 <= aef16b9b
     912  1.3 0x000000c0             s6 <= 24562f97
     915  1.3 0x000000c4             s3 <= d537c9dd
     916  1.3 0x000000c8             fp <= aef16b9b
     917  1.3 0x000000cc             fp <= 24562f97
     920  1.3 0x000000d0             fp <= 8ae9da06
     921  1.3 0x000000d4             s3 <= 5fde13db
     923  1.3 0x000000d8             fp <= 27b02c0e
     924  1.3 0x000000dc             fp <= 9d14f00a
     927  1.3 0x000000e0             fp <= 03a89a79
     928  1.3 0x000000e4             s3 <= 5c7689a2
     929  1.3 0x000000e8             s4 <= 0000038f
     932  1.3 0x000000ec             s1 <= 9cc65597
     933  1.3 0x000000f0             s2 <= 8a9b3875
     934  1.3 0x000000f4             s3 <= 5c768a2d
     935  1.3 0x000000f8             s4 <= 0000038f
     938  1.3 0x000000fc             s1 <= 9cc65926
     939  1.3 0x00000100             s2 <= 7564cb1a
     940  1.3 0x00000104             s3 <= 5c7689a2
     941  1.3 0x00000108             s5 <= 0000038f
     942  1.3 0x0000010c             t0 <= 00000000
     944  1.3 0x00000110             s1 <= 9cc65cb5
     945  1.3 0x00000114             s2 <= 7564c78b
     946  1.3 0x00000118             s3 <= 5c768a2d
     947  1.3 0x0000011c             s5 <= 0000038f
     948  1.3 0x00000120             t0 <= 00000000
     950  1.3 0x00000124             s1 <= 9cc66044
     951  1.3 0x00000128             s2 <= 8a9b3c04
     952  1.3 0x0000012c             s3 <= 5c7689a2
     953  1.3 0x00000130             t1 <= 00000009
     954  1.3 0x00000134               
     955  1.3 0x00000048             fp <= e2d57110
     956  1.3 0x0000004c             s1 <= e3321e88
     957  1.3 0x00000050             s2 <= 09d3c77e
     958  1.3 0x00000054             s3 <= 000ca9e1
     959  1.3 0x00000058             s4 <= 4eb35a59
     960  1.3 0x0000005c             s5 <= 3707a070
     961  1.3 0x00000060             fp <= c6078f98
     962  1.3 0x00000064             s2 <= 43cc37e6
     964  1.3 0x00000068             s3 <= c60b2679
     965  1.3 0x0000006c             s4 <= 14bae9f1
     966  1.3 0x00000070             s5 <= 710010d8
     967  1.3 0x00000074             fp <= a939ae20
     968  1.3 0x00000078             s2 <= 656d763a
     970  1.3 0x0000007c             s3 <= 6f328859
     971  1.3 0x00000080             s4 <= bdf49811
     972  1.3 0x00000084             s5 <= 38399d48
     973  1.3 0x00000088             fp <= 0000038f
     976  1.3 0x0000008c             s2 <= 656d72ab
     977  1.3 0x00000090             s3 <= 6f328bd6
     978  1.3 0x00000094             s4 <= bdf49ba0
     979  1.3 0x00000098             s5 <= 383999b9
     980  1.3 0x0000009c             fp <= 0000038f
     983  1.3 0x000000a0             s2 <= 9a9290e4
     984  1.3 0x000000a4             s3 <= 6f328859
     985  1.3 0x000000a8             s4 <= bdf49f2f
     986  1.3 0x000000ac             s5 <= c7c669d6
     987  1.3 0x000000b0             fp <= e3322217
     988  1.3 0x000000b4             fp <= 489f9133
     991  1.3 0x000000b8             s3 <= 27ad196a
     992  1.3 0x000000bc             s6 <= 2bd1afbb
     993  1.3 0x000000c0             s6 <= 913f1ed7
     996  1.3 0x000000c4             s3 <= b69207bd
     997  1.3 0x000000c8             fp <= 2bd1afbb
     998  1.3 0x000000cc             fp <= 913f1ed7
    1001  1.3 0x000000d0             fp <= 4f33be06
    1002  1.3 0x000000d4             s3 <= f9a1b9bb
    1004  1.3 0x000000d8             fp <= 3265dc8e
    1005  1.3 0x000000dc             fp <= 97d34baa
    1008  1.3 0x000000e0             fp <= 55c7ead9
    1009  1.3 0x000000e4             s3 <= ac665362
    1010  1.3 0x000000e8             s4 <= 0000038f
    1013  1.3 0x000000ec             s1 <= e3322217
    1014  1.3 0x000000f0             s2 <= 9a928d55
    1015  1.3 0x000000f4             s3 <= ac6650ed
    1016  1.3 0x000000f8             s4 <= 0000038f
    1019  1.3 0x000000fc             s1 <= e33225a6
    1020  1.3 0x00000100             s2 <= 656d763a
    1021  1.3 0x00000104             s3 <= ac665362
    1022  1.3 0x00000108             s5 <= 0000038f
    1023  1.3 0x0000010c             t0 <= 00000000
    1025  1.3 0x00000110             s1 <= e3322935
    1026  1.3 0x00000114             s2 <= 656d72ab
    1027  1.3 0x00000118             s3 <= ac6650ed
    1028  1.3 0x0000011c             s5 <= 0000038f
    1029  1.3 0x00000120             t0 <= 00000000
    1031  1.3 0x00000124             s1 <= e3322cc4
    1032  1.3 0x00000128             s2 <= 9a9290e4
    1033  1.3 0x0000012c             s3 <= ac665362
    1034  1.3 0x00000130             t1 <= 0000000a
    1035  1.3 0x00000134               
    1040  1.3 0x00000138             sp <= 00002ffc
    1041  1.3 0x0000013c               
    1046  1.3 0x00000010               
$finish called at time : 20941999 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 6721.465 ; gain = 21.301 ; free physical = 2445 ; free virtual = 20847
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 6721.465 ; gain = 33.836 ; free physical = 2446 ; free virtual = 20847
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 6721.465 ; gain = 33.836 ; free physical = 2446 ; free virtual = 20847
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 125e4b4f7b174db4a841b17b33996db4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 6805.617 ; gain = 0.000 ; free physical = 2432 ; free virtual = 20811
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     203  4.0 0x00000008             sp <= 00002ffc
     204  3.2 0x0000000c             ra <= 00000010
     209  3.8 0x00000014             sp <= 00002fd4
     210  3.3 0x00000018             a5 <= 00002fd4
     211  3.0 0x0000001c             a4 <= 0000038f
     212  2.7 0x00000020               mem[00000fd4] <= 0000038f
     213  2.5 0x00000024             a1 <= 0000000a
     214  2.4 0x00000028             t1 <= 00000000
     215  2.2 0x0000002c             fp <= 000004d2
     216  2.1 0x00000030             s1 <= 00000224
     217  2.0 0x00000034             s2 <= 00001000
     218  2.0 0x00000038             s2 <= 00000911
     219  1.9 0x0000003c             s3 <= 000003b4
     220  1.8 0x00000040             s4 <= 00000306
     221  1.8 0x00000044             s5 <= 000001b0
     222  1.7 0x00000048             fp <= 00136864
     223  1.7 0x0000004c             s1 <= 002192f4
     224  1.6 0x00000050             s2 <= 000b3238
     225  1.6 0x00000054             s3 <= 00051a20
     226  1.6 0x00000058             s4 <= 00000000
     227  1.5 0x0000005c             s5 <= 00000000
     228  1.5 0x00000060             fp <= 0034fb58
     229  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.5 0x0000006c             s4 <= 0034fb58
     233  1.5 0x00000070             s5 <= ffcb04a8
     234  1.5 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     237  1.5 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= 0000038f
     243  1.5 0x0000008c             s2 <= 008053dd
     244  1.4 0x00000090             s3 <= 00676cbb
     245  1.4 0x00000094             s4 <= 008b8d33
     246  1.4 0x00000098             s5 <= 008b8615
     247  1.4 0x0000009c             fp <= 0000038f
     250  1.4 0x000000a0             s2 <= ff7fafb2
     251  1.4 0x000000a4             s3 <= 00676f34
     252  1.4 0x000000a8             s4 <= 008b90c2
     253  1.4 0x000000ac             s5 <= ff747d7a
     254  1.4 0x000000b0             fp <= 00219683
     255  1.4 0x000000b4             fp <= 00a1e6d1
     258  1.4 0x000000b8             s3 <= 00c689e5
     259  1.4 0x000000bc             s6 <= 00c379c5
     260  1.4 0x000000c0             s6 <= 0143ca13
     261  1.4 0x000000c4             s3 <= 018543f6
     262  1.4 0x000000c8             fp <= 00c379c5
     263  1.4 0x000000cc             fp <= 0143ca13
     266  1.4 0x000000d0             fp <= 01cf5ad5
     267  1.4 0x000000d4             s3 <= 004a1923
     269  1.4 0x000000d8             fp <= 01f0edc9
     270  1.4 0x000000dc             fp <= 02713e17
     273  1.4 0x000000e0             fp <= 02fcced9
     274  1.4 0x000000e4             s3 <= 02b6d7fa
     275  1.4 0x000000e8             s4 <= 0000038f
     278  1.4 0x000000ec             s1 <= 00219683
     279  1.4 0x000000f0             s2 <= ff7fac23
     280  1.4 0x000000f4             s3 <= 02b6d475
     281  1.4 0x000000f8             s4 <= 0000038f
     284  1.4 0x000000fc             s1 <= 00219a12
     285  1.4 0x00000100             s2 <= 0080576c
     286  1.4 0x00000104             s3 <= 02b6d7fa
     287  1.4 0x00000108             s5 <= 0000038f
     288  1.4 0x0000010c             t0 <= 00000000
     290  1.4 0x00000110             s1 <= 00219da1
     291  1.4 0x00000114             s2 <= 008053dd
     292  1.4 0x00000118             s3 <= 02b6d475
     293  1.4 0x0000011c             s5 <= 0000038f
     294  1.4 0x00000120             t0 <= 00000000
     296  1.4 0x00000124             s1 <= 0021a130
     297  1.4 0x00000128             s2 <= ff7fafb2
     298  1.4 0x0000012c             s3 <= 02b6d7fa
     299  1.4 0x00000130             t1 <= 00000001
     300  1.4 0x00000134               
     305  1.4 0x00000048             fp <= db61e360
     306  1.4 0x0000004c             s1 <= 0bcc11d4
     307  1.4 0x00000050             s2 <= a8aa92a6
     308  1.4 0x00000054             s3 <= 000ca9e1
     309  1.4 0x00000058             s4 <= 803c199d
     310  1.4 0x0000005c             s5 <= 67cda020
     311  1.4 0x00000060             fp <= e72df534
     312  1.4 0x00000064             s2 <= c17c9d72
     314  1.4 0x00000068             s3 <= e7215cd5
     315  1.4 0x0000006c             s4 <= 676a0ed1
     316  1.4 0x00000070             s5 <= 809faaec
     317  1.4 0x00000074             fp <= f2fa0708
     318  1.4 0x00000078             s2 <= 317d6996
     320  1.4 0x0000007c             s3 <= 15db5bdd
     321  1.4 0x00000080             s4 <= 5a6415d9
     322  1.4 0x00000084             s5 <= 725a5c1c
     323  1.4 0x00000088             fp <= 0000038f
     326  1.4 0x0000008c             s2 <= 317d6607
     327  1.4 0x00000090             s3 <= 15db5852
     328  1.4 0x00000094             s4 <= 5a641968
     329  1.4 0x00000098             s5 <= 725a588d
     330  1.4 0x0000009c             fp <= 0000038f
     333  1.4 0x000000a0             s2 <= ce829d88
     334  1.4 0x000000a4             s3 <= 15db5bdd
     335  1.4 0x000000a8             s4 <= 5a641cf7
     336  1.4 0x000000ac             s5 <= 8da5ab02
     337  1.4 0x000000b0             fp <= 0bcc1563
     338  1.3 0x000000b4             fp <= 3d4977db
     341  1.4 0x000000b8             s3 <= 28922c06
     342  1.4 0x000000bc             s6 <= 491589af
     343  1.4 0x000000c0             s6 <= 7a92ec27
     344  1.4 0x000000c4             s3 <= 5200c021
     345  1.3 0x000000c8             fp <= 491589af
     346  1.3 0x000000cc             fp <= 7a92ec27
     349  1.4 0x000000d0             fp <= d4f7091e
     350  1.4 0x000000d4             s3 <= 86f7c93f
     352  1.4 0x000000d8             fp <= e0c31af2
     353  1.4 0x000000dc             fp <= 12407d6a
     356  1.4 0x000000e0             fp <= 6ca49a61
     357  1.4 0x000000e4             s3 <= ea53535e
     358  1.4 0x000000e8             s4 <= 0000038f
     361  1.4 0x000000ec             s1 <= 0bcc1563
     362  1.4 0x000000f0             s2 <= ce8299f9
     363  1.4 0x000000f4             s3 <= ea5350d1
     364  1.4 0x000000f8             s4 <= 0000038f
     367  1.4 0x000000fc             s1 <= 0bcc18f2
     368  1.4 0x00000100             s2 <= 317d6996
     369  1.4 0x00000104             s3 <= ea53535e
     370  1.4 0x00000108             s5 <= 0000038f
     371  1.4 0x0000010c             t0 <= 00000000
     373  1.4 0x00000110             s1 <= 0bcc1c81
     374  1.4 0x00000114             s2 <= 317d6607
     375  1.4 0x00000118             s3 <= ea5350d1
     376  1.4 0x0000011c             s5 <= 0000038f
     377  1.4 0x00000120             t0 <= 00000000
     379  1.4 0x00000124             s1 <= 0bcc2010
     380  1.4 0x00000128             s2 <= ce829d88
     381  1.4 0x0000012c             s3 <= ea53535e
     382  1.4 0x00000130             t1 <= 00000002
     383  1.4 0x00000134               
     384  1.3 0x00000048             fp <= 9c3ad880
     385  1.3 0x0000004c             s1 <= 9020eff0
     386  1.3 0x00000050             s2 <= de85ab82
     387  1.3 0x00000054             s3 <= 000ca9e1
     388  1.3 0x00000058             s4 <= 30d65ec9
     389  1.3 0x0000005c             s5 <= 858cfb80
     390  1.3 0x00000060             fp <= 2c5bc870
     391  1.3 0x00000064             s2 <= b229e312
     393  1.3 0x00000068             s3 <= 2c576191
     394  1.3 0x0000006c             s4 <= 5d322739
     395  1.3 0x00000070             s5 <= 59313310
     396  1.3 0x00000074             fp <= bc7cb860
     397  1.3 0x00000078             s2 <= 0a52d54e
     399  1.3 0x0000007c             s3 <= 902bd9f1
     400  1.3 0x00000080             s4 <= 19aedf99
     401  1.3 0x00000084             s5 <= 634b8550
     402  1.3 0x00000088             fp <= 0000038f
     405  1.3 0x0000008c             s2 <= 0a52d1bf
     406  1.3 0x00000090             s3 <= 902bda7e
     407  1.3 0x00000094             s4 <= 19aee328
     408  1.3 0x00000098             s5 <= 634b81c1
     409  1.3 0x0000009c             fp <= 0000038f
     412  1.3 0x000000a0             s2 <= f5ad31d0
     413  1.3 0x000000a4             s3 <= 902bd9f1
     414  1.3 0x000000a8             s4 <= 19aee6b7
     415  1.3 0x000000ac             s5 <= 9cb481ce
     416  1.3 0x000000b0             fp <= 9020f37f
     417  1.3 0x000000b4             fp <= 9a73c1af
     420  1.3 0x000000b8             s3 <= 0a58185e
     421  1.3 0x000000bc             s6 <= 2a94b19f
     422  1.3 0x000000c0             s6 <= 34e77fcf
     423  1.3 0x000000c4             s3 <= 3ebf6791
     424  1.3 0x000000c8             fp <= 2a94b19f
     425  1.3 0x000000cc             fp <= 34e77fcf
     428  1.3 0x000000d0             fp <= 4e966686
     429  1.3 0x000000d4             s3 <= 70290117
     431  1.3 0x000000d8             fp <= deb75676
     432  1.3 0x000000dc             fp <= e90a24a6
     435  1.3 0x000000e0             fp <= 02b90b5d
     436  1.3 0x000000e4             s3 <= 72900a4a
     437  1.3 0x000000e8             s4 <= 0000038f
     440  1.3 0x000000ec             s1 <= 9020f37f
     441  1.3 0x000000f0             s2 <= f5ad2e41
     442  1.3 0x000000f4             s3 <= 729009c5
     443  1.3 0x000000f8             s4 <= 0000038f
     446  1.3 0x000000fc             s1 <= 9020f70e
     447  1.3 0x00000100             s2 <= 0a52d54e
     448  1.3 0x00000104             s3 <= 72900a4a
     449  1.3 0x00000108             s5 <= 0000038f
     450  1.3 0x0000010c             t0 <= 00000000
     452  1.3 0x00000110             s1 <= 9020fa9d
     453  1.3 0x00000114             s2 <= 0a52d1bf
     454  1.3 0x00000118             s3 <= 729009c5
     455  1.3 0x0000011c             s5 <= 0000038f
     456  1.3 0x00000120             t0 <= 00000000
     458  1.3 0x00000124             s1 <= 9020fe2c
     459  1.3 0x00000128             s2 <= f5ad31d0
     460  1.3 0x0000012c             s3 <= 72900a4a
     461  1.3 0x00000130             t1 <= 00000003
     462  1.3 0x00000134               
     463  1.3 0x00000048             fp <= 4b30efc0
     464  1.3 0x0000004c             s1 <= 6d028620
     465  1.3 0x00000050             s2 <= ae949d56
     466  1.3 0x00000054             s3 <= 000ca9e1
     467  1.3 0x00000058             s4 <= 43cfd1a1
     468  1.3 0x0000005c             s5 <= 69c21c40
     469  1.3 0x00000060             fp <= b83375e0
     470  1.3 0x00000064             s2 <= f6612776
     472  1.3 0x00000068             s3 <= b83fdc01
     473  1.3 0x0000006c             s4 <= fc034781
     474  1.3 0x00000070             s5 <= b18ea660
     475  1.3 0x00000074             fp <= 2535fc00
     476  1.3 0x00000078             s2 <= 2ed4d48a
     478  1.3 0x0000007c             s3 <= 9d0a2001
     479  1.3 0x00000080             s4 <= 21394381
     480  1.3 0x00000084             s5 <= 73a755a0
     481  1.3 0x00000088             fp <= 0000038f
     484  1.3 0x0000008c             s2 <= 2ed4d0fb
     485  1.3 0x00000090             s3 <= 9d0a238e
     486  1.3 0x00000094             s4 <= 21394710
     487  1.3 0x00000098             s5 <= 73a75211
     488  1.3 0x0000009c             fp <= 0000038f
     491  1.3 0x000000a0             s2 <= d12b3294
     492  1.3 0x000000a4             s3 <= 9d0a2001
     493  1.3 0x000000a8             s4 <= 21394a9f
     494  1.3 0x000000ac             s5 <= 8c58b17e
     495  1.3 0x000000b0             fp <= 6d0289af
     496  1.3 0x000000b4             fp <= 9bd7571b
     499  1.3 0x000000b8             s3 <= 06dd771a
     500  1.3 0x000000bc             s6 <= 08d9dd3b
     501  1.3 0x000000c0             s6 <= 37aeaaa7
     502  1.3 0x000000c4             s3 <= 3173ddbd
     503  1.3 0x000000c8             fp <= 08d9dd3b
     504  1.3 0x000000cc             fp <= 37aeaaa7
     507  1.3 0x000000d0             fp <= 58e7f546
     508  1.3 0x000000d4             s3 <= 699428fb
     510  1.3 0x000000d8             fp <= c5ea7b66
     511  1.3 0x000000dc             fp <= f4bf48d2
     514  1.3 0x000000e0             fp <= 15f89371
     515  1.3 0x000000e4             s3 <= 7c6cbb8a
     516  1.3 0x000000e8             s4 <= 0000038f
     519  1.3 0x000000ec             s1 <= 6d0289af
     520  1.3 0x000000f0             s2 <= d12b2f05
     521  1.3 0x000000f4             s3 <= 7c6cb805
     522  1.3 0x000000f8             s4 <= 0000038f
     525  1.3 0x000000fc             s1 <= 6d028d3e
     526  1.3 0x00000100             s2 <= 2ed4d48a
     527  1.3 0x00000104             s3 <= 7c6cbb8a
     528  1.3 0x00000108             s5 <= 0000038f
     529  1.3 0x0000010c             t0 <= 00000000
     531  1.3 0x00000110             s1 <= 6d0290cd
     532  1.3 0x00000114             s2 <= 2ed4d0fb
     533  1.3 0x00000118             s3 <= 7c6cb805
     534  1.3 0x0000011c             s5 <= 0000038f
     535  1.3 0x00000120             t0 <= 00000000
     537  1.3 0x00000124             s1 <= 6d02945c
     538  1.3 0x00000128             s2 <= d12b3294
     539  1.3 0x0000012c             s3 <= 7c6cbb8a
     540  1.3 0x00000130             t1 <= 00000004
     541  1.3 0x00000134               
     542  1.3 0x00000048             fp <= 8debbd30
     543  1.3 0x0000004c             s1 <= 55ab5fc8
     544  1.3 0x00000050             s2 <= c6ef6016
     545  1.3 0x00000054             s3 <= 000ca9e1
     546  1.3 0x00000058             s4 <= 26914849
     547  1.3 0x0000005c             s5 <= 070a4a50
     548  1.3 0x00000060             fp <= e3971cf8
     549  1.3 0x00000064             s2 <= e358431e
     551  1.3 0x00000068             s3 <= e39bb519
     552  1.3 0x0000006c             s4 <= 0a286541
     553  1.3 0x00000070             s5 <= 23732d58
     554  1.3 0x00000074             fp <= 39427cc0
     555  1.3 0x00000078             s2 <= 55ea39a2
     557  1.3 0x0000007c             s3 <= dad9c9d9
     558  1.3 0x00000080             s4 <= 436ae201
     559  1.3 0x00000084             s5 <= 15cf4f68
     560  1.3 0x00000088             fp <= 0000038f
     563  1.3 0x0000008c             s2 <= 55ea3613
     564  1.3 0x00000090             s3 <= dad9ca56
     565  1.3 0x00000094             s4 <= 436ae590
     566  1.3 0x00000098             s5 <= 15cf4bd9
     567  1.3 0x0000009c             fp <= 0000038f
     570  1.3 0x000000a0             s2 <= aa15cd7c
     571  1.3 0x000000a4             s3 <= dad9c9d9
     572  1.3 0x000000a8             s4 <= 436ae91f
     573  1.3 0x000000ac             s5 <= ea30b7b6
     574  1.3 0x000000b0             fp <= 55ab6357
     575  1.3 0x000000b4             fp <= ab9595db
     578  1.3 0x000000b8             s3 <= 714c5c02
     579  1.3 0x000000bc             s6 <= 0140f5a3
     580  1.3 0x000000c0             s6 <= 572b2827
     581  1.3 0x000000c4             s3 <= 26677425
     582  1.3 0x000000c8             fp <= 0140f5a3
     583  1.3 0x000000cc             fp <= 572b2827
     586  1.3 0x000000d0             fp <= 9a961146
     587  1.3 0x000000d4             s3 <= bcf16563
     589  1.3 0x000000d8             fp <= f041710e
     590  1.3 0x000000dc             fp <= 462ba392
     593  1.3 0x000000e0             fp <= 89968cb1
     594  1.3 0x000000e4             s3 <= 3567e9d2
     595  1.3 0x000000e8             s4 <= 0000038f
     598  1.3 0x000000ec             s1 <= 55ab6357
     599  1.3 0x000000f0             s2 <= aa15c9ed
     600  1.3 0x000000f4             s3 <= 3567ea5d
     601  1.3 0x000000f8             s4 <= 0000038f
     604  1.3 0x000000fc             s1 <= 55ab66e6
     605  1.3 0x00000100             s2 <= 55ea39a2
     606  1.3 0x00000104             s3 <= 3567e9d2
     607  1.3 0x00000108             s5 <= 0000038f
     608  1.3 0x0000010c             t0 <= 00000000
     610  1.3 0x00000110             s1 <= 55ab6a75
     611  1.3 0x00000114             s2 <= 55ea3613
     612  1.3 0x00000118             s3 <= 3567ea5d
     613  1.3 0x0000011c             s5 <= 0000038f
     614  1.3 0x00000120             t0 <= 00000000
     616  1.3 0x00000124             s1 <= 55ab6e04
     617  1.3 0x00000128             s2 <= aa15cd7c
     618  1.3 0x0000012c             s3 <= 3567e9d2
     619  1.3 0x00000130             t1 <= 00000005
     620  1.3 0x00000134               
     621  1.3 0x00000048             fp <= 74767df0
     622  1.3 0x0000004c             s1 <= b6cc6bb8
     623  1.3 0x00000050             s2 <= 0cc9124e
     624  1.3 0x00000054             s3 <= 000ca9e1
     625  1.3 0x00000058             s4 <= 3293e2c9
     626  1.3 0x0000005c             s5 <= f90aaf90
     627  1.3 0x00000060             fp <= 2b42e9a8
     628  1.3 0x00000064             s2 <= e18628a6
     630  1.3 0x00000068             s3 <= 2b4e4049
     631  1.3 0x0000006c             s4 <= 5dd6cc71
     632  1.3 0x00000070             s5 <= cdc7c5e8
     633  1.3 0x00000074             fp <= e20f5560
     634  1.3 0x00000078             s2 <= 00892cba
     636  1.3 0x0000007c             s3 <= c9411529
     637  1.3 0x00000080             s4 <= 3fe621d1
     638  1.3 0x00000084             s5 <= 14478f78
     639  1.3 0x00000088             fp <= 0000038f
     642  1.3 0x0000008c             s2 <= 0089292b
     643  1.3 0x00000090             s3 <= c94116a6
     644  1.3 0x00000094             s4 <= 3fe62560
     645  1.3 0x00000098             s5 <= 14478be9
     646  1.3 0x0000009c             fp <= 0000038f
     649  1.3 0x000000a0             s2 <= ff76da64
     650  1.3 0x000000a4             s3 <= c9411529
     651  1.3 0x000000a8             s4 <= 3fe628ef
     652  1.3 0x000000ac             s5 <= ebb877a6
     653  1.3 0x000000b0             fp <= b6cc6f47
     654  1.3 0x000000b4             fp <= b75594e3
     657  1.3 0x000000b8             s3 <= 7e1481ca
     658  1.3 0x000000bc             s6 <= 6e22009b
     659  1.3 0x000000c0             s6 <= 6eab2637
     660  1.3 0x000000c4             s3 <= 10bfa7fd
     661  1.3 0x000000c8             fp <= 6e22009b
     662  1.3 0x000000cc             fp <= 6eab2637
     665  1.3 0x000000d0             fp <= ae914f26
     666  1.3 0x000000d4             s3 <= be2ee8db
     668  1.3 0x000000d8             fp <= 655dbade
     669  1.3 0x000000dc             fp <= 65e6e07a
     672  1.3 0x000000e0             fp <= a5cd0969
     673  1.3 0x000000e4             s3 <= 1be3e1b2
     674  1.3 0x000000e8             s4 <= 0000038f
     677  1.3 0x000000ec             s1 <= b6cc6f47
     678  1.3 0x000000f0             s2 <= ff76d6d5
     679  1.3 0x000000f4             s3 <= 1be3e23d
     680  1.3 0x000000f8             s4 <= 0000038f
     683  1.3 0x000000fc             s1 <= b6cc72d6
     684  1.3 0x00000100             s2 <= 00892cba
     685  1.3 0x00000104             s3 <= 1be3e1b2
     686  1.3 0x00000108             s5 <= 0000038f
     687  1.3 0x0000010c             t0 <= 00000000
     689  1.3 0x00000110             s1 <= b6cc7665
     690  1.3 0x00000114             s2 <= 0089292b
     691  1.3 0x00000118             s3 <= 1be3e23d
     692  1.3 0x0000011c             s5 <= 0000038f
     693  1.3 0x00000120             t0 <= 00000000
     695  1.3 0x00000124             s1 <= b6cc79f4
     696  1.3 0x00000128             s2 <= ff76da64
     697  1.3 0x0000012c             s3 <= 1be3e1b2
     698  1.3 0x00000130             t1 <= 00000006
     699  1.3 0x00000134               
     700  1.3 0x00000048             fp <= ca316b50
     701  1.3 0x0000004c             s1 <= 4941bd88
     702  1.3 0x00000050             s2 <= 3ff0286e
     703  1.3 0x00000054             s3 <= 000ca9e1
     704  1.3 0x00000058             s4 <= d30cfdb9
     705  1.3 0x0000005c             s5 <= d4fbee30
     706  1.3 0x00000060             fp <= 137328d8
     707  1.3 0x00000064             s2 <= 2c7cff96
     709  1.3 0x00000068             s3 <= 137f8139
     710  1.3 0x0000006c             s4 <= e6802691
     711  1.3 0x00000070             s5 <= c188c558
     712  1.3 0x00000074             fp <= 5cb4e660
     713  1.3 0x00000078             s2 <= 3037e6ca
     715  1.3 0x0000007c             s3 <= 4fcb6759
     716  1.3 0x00000080             s4 <= 43350cf1
     717  1.3 0x00000084             s5 <= 9b2c2108
     718  1.3 0x00000088             fp <= 0000038f
     721  1.3 0x0000008c             s2 <= 3037e33b
     722  1.3 0x00000090             s3 <= 4fcb64d6
     723  1.3 0x00000094             s4 <= 43351080
     724  1.3 0x00000098             s5 <= 9b2c1d79
     725  1.3 0x0000009c             fp <= 0000038f
     728  1.3 0x000000a0             s2 <= cfc82054
     729  1.3 0x000000a4             s3 <= 4fcb6759
     730  1.3 0x000000a8             s4 <= 4335140f
     731  1.3 0x000000ac             s5 <= 64d3e616
     732  1.3 0x000000b0             fp <= 4941c117
     733  1.3 0x000000b4             fp <= 7979a0c3
     736  1.3 0x000000b8             s3 <= 36b2c79a
     737  1.3 0x000000bc             s6 <= c2bb5e4b
     738  1.3 0x000000c0             s6 <= f2f33df7
     739  1.3 0x000000c4             s3 <= c441fa6d
     740  1.3 0x000000c8             fp <= c2bb5e4b
     741  1.3 0x000000cc             fp <= f2f33df7
     744  1.3 0x000000d0             fp <= 36285206
     745  1.3 0x000000d4             s3 <= f269a86b
     747  1.3 0x000000d8             fp <= 7f6a0f8e
     748  1.3 0x000000dc             fp <= afa1ef3a
     751  1.3 0x000000e0             fp <= f2d70349
     752  1.3 0x000000e4             s3 <= 00beab22
     753  1.3 0x000000e8             s4 <= 0000038f
     756  1.3 0x000000ec             s1 <= 4941c117
     757  1.3 0x000000f0             s2 <= cfc81cc5
     758  1.3 0x000000f4             s3 <= 00bea8ad
     759  1.3 0x000000f8             s4 <= 0000038f
     762  1.3 0x000000fc             s1 <= 4941c4a6
     763  1.3 0x00000100             s2 <= 3037e6ca
     764  1.3 0x00000104             s3 <= 00beab22
     765  1.3 0x00000108             s5 <= 0000038f
     766  1.3 0x0000010c             t0 <= 00000000
     768  1.3 0x00000110             s1 <= 4941c835
     769  1.3 0x00000114             s2 <= 3037e33b
     770  1.3 0x00000118             s3 <= 00bea8ad
     771  1.3 0x0000011c             s5 <= 0000038f
     772  1.3 0x00000120             t0 <= 00000000
     774  1.3 0x00000124             s1 <= 4941cbc4
     775  1.3 0x00000128             s2 <= cfc82054
     776  1.3 0x0000012c             s3 <= 00beab22
     777  1.3 0x00000130             t1 <= 00000007
     778  1.3 0x00000134               
     779  1.3 0x00000048             fp <= f02f5c50
     780  1.3 0x0000004c             s1 <= 44846728
     781  1.3 0x00000050             s2 <= a682fdfe
     782  1.3 0x00000054             s3 <= 000ca9e1
     783  1.3 0x00000058             s4 <= 8f9981f9
     784  1.3 0x0000005c             s5 <= 46a12130
     785  1.3 0x00000060             fp <= 34b3c378
     786  1.3 0x00000064             s2 <= 71cf3a86
     788  1.3 0x00000068             s3 <= 34bf6a99
     789  1.3 0x0000006c             s4 <= c44d4571
     790  1.3 0x00000070             s5 <= 11ed5db8
     791  1.3 0x00000074             fp <= 79382aa0
     792  1.3 0x00000078             s2 <= 0768f01a
     794  1.3 0x0000007c             s3 <= 4d874039
     795  1.3 0x00000080             s4 <= 3d857011
     796  1.3 0x00000084             s5 <= 674acce8
     797  1.3 0x00000088             fp <= 0000038f
     800  1.3 0x0000008c             s2 <= 0768ec8b
     801  1.3 0x00000090             s3 <= 4d8743b6
     802  1.3 0x00000094             s4 <= 3d8573a0
     803  1.3 0x00000098             s5 <= 674ac959
     804  1.3 0x0000009c             fp <= 0000038f
     807  1.3 0x000000a0             s2 <= f8971704
     808  1.3 0x000000a4             s3 <= 4d874039
     809  1.3 0x000000a8             s4 <= 3d85772f
     810  1.3 0x000000ac             s5 <= 98b53a36
     811  1.3 0x000000b0             fp <= 44846ab7
     812  1.3 0x000000b4             fp <= 4bed53b3
     815  1.3 0x000000b8             s3 <= 066a138a
     816  1.3 0x000000bc             s6 <= 9071badb
     817  1.3 0x000000c0             s6 <= 97daa3d7
     818  1.3 0x000000c4             s3 <= 91b0b05d
     819  1.3 0x000000c8             fp <= 9071badb
     820  1.3 0x000000cc             fp <= 97daa3d7
     823  1.3 0x000000d0             fp <= d5601b06
     824  1.3 0x000000d4             s3 <= 44d0ab5b
     826  1.3 0x000000d8             fp <= 19e4822e
     827  1.3 0x000000dc             fp <= 214d6b2a
     830  1.3 0x000000e0             fp <= 5ed2e259
     831  1.3 0x000000e4             s3 <= 1a024902
     832  1.3 0x000000e8             s4 <= 0000038f
     835  1.3 0x000000ec             s1 <= 44846ab7
     836  1.3 0x000000f0             s2 <= f8971375
     837  1.3 0x000000f4             s3 <= 1a024a8d
     838  1.3 0x000000f8             s4 <= 0000038f
     841  1.3 0x000000fc             s1 <= 44846e46
     842  1.3 0x00000100             s2 <= 0768f01a
     843  1.3 0x00000104             s3 <= 1a024902
     844  1.3 0x00000108             s5 <= 0000038f
     845  1.3 0x0000010c             t0 <= 00000000
     847  1.3 0x00000110             s1 <= 448471d5
     848  1.3 0x00000114             s2 <= 0768ec8b
     849  1.3 0x00000118             s3 <= 1a024a8d
     850  1.3 0x0000011c             s5 <= 0000038f
     851  1.3 0x00000120             t0 <= 00000000
     853  1.3 0x00000124             s1 <= 44847564
     854  1.3 0x00000128             s2 <= f8971704
     855  1.3 0x0000012c             s3 <= 1a024902
     856  1.3 0x00000130             t1 <= 00000008
     857  1.3 0x00000134               
     858  1.3 0x00000048             fp <= 1699d190
     859  1.3 0x0000004c             s1 <= 9cc65208
     860  1.3 0x00000050             s2 <= 8e21ce1e
     861  1.3 0x00000054             s3 <= 000ca9e1
     862  1.3 0x00000058             s4 <= 630d0a19
     863  1.3 0x0000005c             s5 <= 503daff0
     864  1.3 0x00000060             fp <= b3602398
     865  1.3 0x00000064             s2 <= dac1aa86
     867  1.3 0x00000068             s3 <= b36c8a79
     868  1.3 0x0000006c             s4 <= 166d2db1
     869  1.3 0x00000070             s5 <= 9cdd8c58
     870  1.3 0x00000074             fp <= 502675a0
     871  1.3 0x00000078             s2 <= 7564cb1a
     873  1.3 0x0000007c             s3 <= e34affd9
     874  1.3 0x00000080             s4 <= 6693a351
     875  1.3 0x00000084             s5 <= b348e948
     876  1.3 0x00000088             fp <= 0000038f
     879  1.3 0x0000008c             s2 <= 7564c78b
     880  1.3 0x00000090             s3 <= e34afc56
     881  1.3 0x00000094             s4 <= 6693a6e0
     882  1.3 0x00000098             s5 <= b348e5b9
     883  1.3 0x0000009c             fp <= 0000038f
     886  1.3 0x000000a0             s2 <= 8a9b3c04
     887  1.3 0x000000a4             s3 <= e34affd9
     888  1.3 0x000000a8             s4 <= 6693aa6f
     889  1.3 0x000000ac             s5 <= 4cb71dd6
     890  1.3 0x000000b0             fp <= 9cc65597
     891  1.3 0x000000b4             fp <= 122b1993
     894  1.3 0x000000b8             s3 <= f161e64a
     895  1.3 0x000000bc             s6 <= aef16b9b
     896  1.3 0x000000c0             s6 <= 24562f97
     897  1.3 0x000000c4             s3 <= d537c9dd
     898  1.3 0x000000c8             fp <= aef16b9b
     899  1.3 0x000000cc             fp <= 24562f97
     902  1.3 0x000000d0             fp <= 8ae9da06
     903  1.3 0x000000d4             s3 <= 5fde13db
     905  1.3 0x000000d8             fp <= 27b02c0e
     906  1.3 0x000000dc             fp <= 9d14f00a
     909  1.3 0x000000e0             fp <= 03a89a79
     910  1.3 0x000000e4             s3 <= 5c7689a2
     911  1.3 0x000000e8             s4 <= 0000038f
     914  1.3 0x000000ec             s1 <= 9cc65597
     915  1.3 0x000000f0             s2 <= 8a9b3875
     916  1.3 0x000000f4             s3 <= 5c768a2d
     917  1.3 0x000000f8             s4 <= 0000038f
     920  1.3 0x000000fc             s1 <= 9cc65926
     921  1.3 0x00000100             s2 <= 7564cb1a
     922  1.3 0x00000104             s3 <= 5c7689a2
     923  1.3 0x00000108             s5 <= 0000038f
     924  1.3 0x0000010c             t0 <= 00000000
     926  1.3 0x00000110             s1 <= 9cc65cb5
     927  1.3 0x00000114             s2 <= 7564c78b
     928  1.3 0x00000118             s3 <= 5c768a2d
     929  1.3 0x0000011c             s5 <= 0000038f
     930  1.3 0x00000120             t0 <= 00000000
     932  1.3 0x00000124             s1 <= 9cc66044
     933  1.3 0x00000128             s2 <= 8a9b3c04
     934  1.3 0x0000012c             s3 <= 5c7689a2
     935  1.3 0x00000130             t1 <= 00000009
     936  1.3 0x00000134               
     937  1.3 0x00000048             fp <= e2d57110
     938  1.3 0x0000004c             s1 <= e3321e88
     939  1.3 0x00000050             s2 <= 09d3c77e
     940  1.3 0x00000054             s3 <= 000ca9e1
     941  1.3 0x00000058             s4 <= 4eb35a59
     942  1.3 0x0000005c             s5 <= 3707a070
     943  1.3 0x00000060             fp <= c6078f98
     944  1.3 0x00000064             s2 <= 43cc37e6
     946  1.3 0x00000068             s3 <= c60b2679
     947  1.3 0x0000006c             s4 <= 14bae9f1
     948  1.3 0x00000070             s5 <= 710010d8
     949  1.3 0x00000074             fp <= a939ae20
     950  1.3 0x00000078             s2 <= 656d763a
     952  1.3 0x0000007c             s3 <= 6f328859
     953  1.3 0x00000080             s4 <= bdf49811
     954  1.3 0x00000084             s5 <= 38399d48
     955  1.3 0x00000088             fp <= 0000038f
     958  1.3 0x0000008c             s2 <= 656d72ab
     959  1.3 0x00000090             s3 <= 6f328bd6
     960  1.3 0x00000094             s4 <= bdf49ba0
     961  1.3 0x00000098             s5 <= 383999b9
     962  1.3 0x0000009c             fp <= 0000038f
     965  1.3 0x000000a0             s2 <= 9a9290e4
     966  1.3 0x000000a4             s3 <= 6f328859
     967  1.3 0x000000a8             s4 <= bdf49f2f
     968  1.3 0x000000ac             s5 <= c7c669d6
     969  1.3 0x000000b0             fp <= e3322217
     970  1.3 0x000000b4             fp <= 489f9133
     973  1.3 0x000000b8             s3 <= 27ad196a
     974  1.3 0x000000bc             s6 <= 2bd1afbb
     975  1.3 0x000000c0             s6 <= 913f1ed7
     976  1.3 0x000000c4             s3 <= b69207bd
     977  1.3 0x000000c8             fp <= 2bd1afbb
     978  1.3 0x000000cc             fp <= 913f1ed7
     981  1.3 0x000000d0             fp <= 4f33be06
     982  1.3 0x000000d4             s3 <= f9a1b9bb
     984  1.3 0x000000d8             fp <= 3265dc8e
     985  1.3 0x000000dc             fp <= 97d34baa
     988  1.3 0x000000e0             fp <= 55c7ead9
     989  1.3 0x000000e4             s3 <= ac665362
     990  1.3 0x000000e8             s4 <= 0000038f
     993  1.3 0x000000ec             s1 <= e3322217
     994  1.3 0x000000f0             s2 <= 9a928d55
     995  1.3 0x000000f4             s3 <= ac6650ed
     996  1.3 0x000000f8             s4 <= 0000038f
     999  1.3 0x000000fc             s1 <= e33225a6
    1000  1.3 0x00000100             s2 <= 656d763a
    1001  1.3 0x00000104             s3 <= ac665362
    1002  1.3 0x00000108             s5 <= 0000038f
    1003  1.3 0x0000010c             t0 <= 00000000
    1005  1.3 0x00000110             s1 <= e3322935
    1006  1.3 0x00000114             s2 <= 656d72ab
    1007  1.3 0x00000118             s3 <= ac6650ed
    1008  1.3 0x0000011c             s5 <= 0000038f
    1009  1.3 0x00000120             t0 <= 00000000
    1011  1.3 0x00000124             s1 <= e3322cc4
    1012  1.3 0x00000128             s2 <= 9a9290e4
    1013  1.3 0x0000012c             s3 <= ac665362
    1014  1.3 0x00000130             t1 <= 0000000a
    1015  1.3 0x00000134               
    1020  1.3 0x00000138             sp <= 00002ffc
    1021  1.3 0x0000013c               
    1026  1.3 0x00000010               
$finish called at time : 20608666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 6805.617 ; gain = 0.000 ; free physical = 2381 ; free virtual = 20766
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 6805.617 ; gain = 0.000 ; free physical = 2381 ; free virtual = 20766
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 6805.617 ; gain = 0.000 ; free physical = 2381 ; free virtual = 20766
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 125e4b4f7b174db4a841b17b33996db4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 6810.680 ; gain = 0.000 ; free physical = 2459 ; free virtual = 20838
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     204  4.3 0x00000008             sp <= 00002ffc
     205  3.5 0x0000000c             ra <= 00000010
     210  4.0 0x00000014             sp <= 00002fd4
     211  3.5 0x00000018             a5 <= 00002fd4
     212  3.1 0x0000001c             a4 <= 0000038f
     213  2.8 0x00000020               mem[00000fd4] <= 0000038f
     214  2.6 0x00000024             a1 <= 0000000a
     215  2.5 0x00000028             t1 <= 00000000
     216  2.3 0x0000002c             fp <= 000004d2
     217  2.2 0x00000030             s1 <= 00000224
     218  2.1 0x00000034             s2 <= 00001000
     219  2.0 0x00000038             s2 <= 00000911
     220  2.0 0x0000003c             s3 <= 000003b4
     221  1.9 0x00000040             s4 <= 00000306
     222  1.8 0x00000044             s5 <= 000001b0
     223  1.7 0x00000048             fp <= 00136864
     224  1.7 0x0000004c             s1 <= 002192f4
     225  1.7 0x00000050             s2 <= 000b3238
     226  1.6 0x00000054             s3 <= 00051a20
     227  1.6 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     233  1.6 0x00000068             s3 <= 0031e178
     234  1.6 0x0000006c             s4 <= 0034fb58
     235  1.5 0x00000070             s5 <= ffcb04a8
     236  1.5 0x00000074             fp <= 00568e4c
     237  1.5 0x00000078             s2 <= 0080576c
     240  1.5 0x0000007c             s3 <= 00676f34
     241  1.5 0x00000080             s4 <= 008b89a4
     242  1.5 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 0000038f
     247  1.6 0x0000008c             s2 <= 008053dd
     248  1.5 0x00000090             s3 <= 00676cbb
     249  1.5 0x00000094             s4 <= 008b8d33
     250  1.5 0x00000098             s5 <= 008b8615
     251  1.5 0x0000009c             fp <= 0000038f
     255  1.6 0x000000a0             s2 <= ff7fafb2
     256  1.6 0x000000a4             s3 <= 00676f34
     257  1.6 0x000000a8             s4 <= 008b90c2
     258  1.5 0x000000ac             s5 <= ff747d7a
     259  1.5 0x000000b0             fp <= 00219683
     260  1.5 0x000000b4             fp <= 00a1e6d1
     264  1.6 0x000000b8             s3 <= 00c689e5
     265  1.6 0x000000bc             s6 <= 00c379c5
     266  1.5 0x000000c0             s6 <= 0143ca13
     267  1.5 0x000000c4             s3 <= 018543f6
     268  1.5 0x000000c8             fp <= 00c379c5
     269  1.5 0x000000cc             fp <= 0143ca13
     273  1.6 0x000000d0             fp <= 01cf5ad5
     274  1.5 0x000000d4             s3 <= 004a1923
     277  1.6 0x000000d8             fp <= 01f0edc9
     278  1.6 0x000000dc             fp <= 02713e17
     282  1.6 0x000000e0             fp <= 02fcced9
     283  1.6 0x000000e4             s3 <= 02b6d7fa
     284  1.6 0x000000e8             s4 <= 0000038f
     288  1.6 0x000000ec             s1 <= 00219683
     289  1.6 0x000000f0             s2 <= ff7fac23
     290  1.6 0x000000f4             s3 <= 02b6d475
     291  1.6 0x000000f8             s4 <= 0000038f
     295  1.6 0x000000fc             s1 <= 00219a12
     296  1.6 0x00000100             s2 <= 0080576c
     297  1.6 0x00000104             s3 <= 02b6d7fa
     298  1.6 0x00000108             s5 <= 0000038f
     299  1.6 0x0000010c             t0 <= 00000000
     302  1.6 0x00000110             s1 <= 00219da1
     303  1.6 0x00000114             s2 <= 008053dd
     304  1.6 0x00000118             s3 <= 02b6d475
     305  1.6 0x0000011c             s5 <= 0000038f
     306  1.6 0x00000120             t0 <= 00000000
     309  1.6 0x00000124             s1 <= 0021a130
     310  1.6 0x00000128             s2 <= ff7fafb2
     311  1.6 0x0000012c             s3 <= 02b6d7fa
     312  1.6 0x00000130             t1 <= 00000001
     313  1.6 0x00000134               
     318  1.6 0x00000048             fp <= db61e360
     319  1.6 0x0000004c             s1 <= 0bcc11d4
     320  1.6 0x00000050             s2 <= a8aa92a6
     321  1.6 0x00000054             s3 <= 000ca9e1
     322  1.6 0x00000058             s4 <= 803c199d
     323  1.6 0x0000005c             s5 <= 67cda020
     324  1.6 0x00000060             fp <= e72df534
     325  1.6 0x00000064             s2 <= c17c9d72
     328  1.6 0x00000068             s3 <= e7215cd5
     329  1.6 0x0000006c             s4 <= 676a0ed1
     330  1.6 0x00000070             s5 <= 809faaec
     331  1.6 0x00000074             fp <= f2fa0708
     332  1.5 0x00000078             s2 <= 317d6996
     335  1.6 0x0000007c             s3 <= 15db5bdd
     336  1.6 0x00000080             s4 <= 5a6415d9
     337  1.5 0x00000084             s5 <= 725a5c1c
     338  1.5 0x00000088             fp <= 0000038f
     342  1.6 0x0000008c             s2 <= 317d6607
     343  1.6 0x00000090             s3 <= 15db5852
     344  1.6 0x00000094             s4 <= 5a641968
     345  1.5 0x00000098             s5 <= 725a588d
     346  1.5 0x0000009c             fp <= 0000038f
     350  1.6 0x000000a0             s2 <= ce829d88
     351  1.6 0x000000a4             s3 <= 15db5bdd
     352  1.6 0x000000a8             s4 <= 5a641cf7
     353  1.5 0x000000ac             s5 <= 8da5ab02
     354  1.5 0x000000b0             fp <= 0bcc1563
     355  1.5 0x000000b4             fp <= 3d4977db
     359  1.6 0x000000b8             s3 <= 28922c06
     360  1.6 0x000000bc             s6 <= 491589af
     361  1.5 0x000000c0             s6 <= 7a92ec27
     362  1.5 0x000000c4             s3 <= 5200c021
     363  1.5 0x000000c8             fp <= 491589af
     364  1.5 0x000000cc             fp <= 7a92ec27
     368  1.6 0x000000d0             fp <= d4f7091e
     369  1.5 0x000000d4             s3 <= 86f7c93f
     372  1.6 0x000000d8             fp <= e0c31af2
     373  1.6 0x000000dc             fp <= 12407d6a
     377  1.6 0x000000e0             fp <= 6ca49a61
     378  1.6 0x000000e4             s3 <= ea53535e
     379  1.6 0x000000e8             s4 <= 0000038f
     383  1.6 0x000000ec             s1 <= 0bcc1563
     384  1.6 0x000000f0             s2 <= ce8299f9
     385  1.6 0x000000f4             s3 <= ea5350d1
     386  1.6 0x000000f8             s4 <= 0000038f
     390  1.6 0x000000fc             s1 <= 0bcc18f2
     391  1.6 0x00000100             s2 <= 317d6996
     392  1.6 0x00000104             s3 <= ea53535e
     393  1.6 0x00000108             s5 <= 0000038f
     394  1.6 0x0000010c             t0 <= 00000000
     397  1.6 0x00000110             s1 <= 0bcc1c81
     398  1.6 0x00000114             s2 <= 317d6607
     399  1.6 0x00000118             s3 <= ea5350d1
     400  1.6 0x0000011c             s5 <= 0000038f
     401  1.6 0x00000120             t0 <= 00000000
     404  1.6 0x00000124             s1 <= 0bcc2010
     405  1.6 0x00000128             s2 <= ce829d88
     406  1.6 0x0000012c             s3 <= ea53535e
     407  1.6 0x00000130             t1 <= 00000002
     408  1.6 0x00000134               
     409  1.5 0x00000048             fp <= 9c3ad880
     410  1.5 0x0000004c             s1 <= 9020eff0
     411  1.5 0x00000050             s2 <= de85ab82
     412  1.5 0x00000054             s3 <= 000ca9e1
     413  1.5 0x00000058             s4 <= 30d65ec9
     414  1.5 0x0000005c             s5 <= 858cfb80
     415  1.5 0x00000060             fp <= 2c5bc870
     416  1.5 0x00000064             s2 <= b229e312
     419  1.5 0x00000068             s3 <= 2c576191
     420  1.5 0x0000006c             s4 <= 5d322739
     421  1.5 0x00000070             s5 <= 59313310
     422  1.5 0x00000074             fp <= bc7cb860
     423  1.5 0x00000078             s2 <= 0a52d54e
     426  1.5 0x0000007c             s3 <= 902bd9f1
     427  1.5 0x00000080             s4 <= 19aedf99
     428  1.5 0x00000084             s5 <= 634b8550
     429  1.5 0x00000088             fp <= 0000038f
     433  1.5 0x0000008c             s2 <= 0a52d1bf
     434  1.5 0x00000090             s3 <= 902bda7e
     435  1.5 0x00000094             s4 <= 19aee328
     436  1.5 0x00000098             s5 <= 634b81c1
     437  1.5 0x0000009c             fp <= 0000038f
     441  1.5 0x000000a0             s2 <= f5ad31d0
     442  1.5 0x000000a4             s3 <= 902bd9f1
     443  1.5 0x000000a8             s4 <= 19aee6b7
     444  1.5 0x000000ac             s5 <= 9cb481ce
     445  1.5 0x000000b0             fp <= 9020f37f
     446  1.5 0x000000b4             fp <= 9a73c1af
     450  1.5 0x000000b8             s3 <= 0a58185e
     451  1.5 0x000000bc             s6 <= 2a94b19f
     452  1.5 0x000000c0             s6 <= 34e77fcf
     453  1.5 0x000000c4             s3 <= 3ebf6791
     454  1.5 0x000000c8             fp <= 2a94b19f
     455  1.5 0x000000cc             fp <= 34e77fcf
     459  1.5 0x000000d0             fp <= 4e966686
     460  1.5 0x000000d4             s3 <= 70290117
     463  1.5 0x000000d8             fp <= deb75676
     464  1.5 0x000000dc             fp <= e90a24a6
     468  1.5 0x000000e0             fp <= 02b90b5d
     469  1.5 0x000000e4             s3 <= 72900a4a
     470  1.5 0x000000e8             s4 <= 0000038f
     474  1.5 0x000000ec             s1 <= 9020f37f
     475  1.5 0x000000f0             s2 <= f5ad2e41
     476  1.5 0x000000f4             s3 <= 729009c5
     477  1.5 0x000000f8             s4 <= 0000038f
     481  1.5 0x000000fc             s1 <= 9020f70e
     482  1.5 0x00000100             s2 <= 0a52d54e
     483  1.5 0x00000104             s3 <= 72900a4a
     484  1.5 0x00000108             s5 <= 0000038f
     485  1.5 0x0000010c             t0 <= 00000000
     488  1.5 0x00000110             s1 <= 9020fa9d
     489  1.5 0x00000114             s2 <= 0a52d1bf
     490  1.5 0x00000118             s3 <= 729009c5
     491  1.5 0x0000011c             s5 <= 0000038f
     492  1.5 0x00000120             t0 <= 00000000
     495  1.5 0x00000124             s1 <= 9020fe2c
     496  1.5 0x00000128             s2 <= f5ad31d0
     497  1.5 0x0000012c             s3 <= 72900a4a
     498  1.5 0x00000130             t1 <= 00000003
     499  1.5 0x00000134               
     500  1.5 0x00000048             fp <= 4b30efc0
     501  1.5 0x0000004c             s1 <= 6d028620
     502  1.5 0x00000050             s2 <= ae949d56
     503  1.5 0x00000054             s3 <= 000ca9e1
     504  1.5 0x00000058             s4 <= 43cfd1a1
     505  1.5 0x0000005c             s5 <= 69c21c40
     506  1.5 0x00000060             fp <= b83375e0
     507  1.5 0x00000064             s2 <= f6612776
     510  1.5 0x00000068             s3 <= b83fdc01
     511  1.5 0x0000006c             s4 <= fc034781
     512  1.5 0x00000070             s5 <= b18ea660
     513  1.5 0x00000074             fp <= 2535fc00
     514  1.5 0x00000078             s2 <= 2ed4d48a
     517  1.5 0x0000007c             s3 <= 9d0a2001
     518  1.5 0x00000080             s4 <= 21394381
     519  1.5 0x00000084             s5 <= 73a755a0
     520  1.5 0x00000088             fp <= 0000038f
     524  1.5 0x0000008c             s2 <= 2ed4d0fb
     525  1.5 0x00000090             s3 <= 9d0a238e
     526  1.5 0x00000094             s4 <= 21394710
     527  1.5 0x00000098             s5 <= 73a75211
     528  1.5 0x0000009c             fp <= 0000038f
     532  1.5 0x000000a0             s2 <= d12b3294
     533  1.5 0x000000a4             s3 <= 9d0a2001
     534  1.5 0x000000a8             s4 <= 21394a9f
     535  1.5 0x000000ac             s5 <= 8c58b17e
     536  1.5 0x000000b0             fp <= 6d0289af
     537  1.5 0x000000b4             fp <= 9bd7571b
     541  1.5 0x000000b8             s3 <= 06dd771a
     542  1.5 0x000000bc             s6 <= 08d9dd3b
     543  1.5 0x000000c0             s6 <= 37aeaaa7
     544  1.5 0x000000c4             s3 <= 3173ddbd
     545  1.5 0x000000c8             fp <= 08d9dd3b
     546  1.5 0x000000cc             fp <= 37aeaaa7
     550  1.5 0x000000d0             fp <= 58e7f546
     551  1.5 0x000000d4             s3 <= 699428fb
     554  1.5 0x000000d8             fp <= c5ea7b66
     555  1.5 0x000000dc             fp <= f4bf48d2
     559  1.5 0x000000e0             fp <= 15f89371
     560  1.5 0x000000e4             s3 <= 7c6cbb8a
     561  1.5 0x000000e8             s4 <= 0000038f
     565  1.5 0x000000ec             s1 <= 6d0289af
     566  1.5 0x000000f0             s2 <= d12b2f05
     567  1.5 0x000000f4             s3 <= 7c6cb805
     568  1.5 0x000000f8             s4 <= 0000038f
     572  1.5 0x000000fc             s1 <= 6d028d3e
     573  1.5 0x00000100             s2 <= 2ed4d48a
     574  1.5 0x00000104             s3 <= 7c6cbb8a
     575  1.5 0x00000108             s5 <= 0000038f
     576  1.5 0x0000010c             t0 <= 00000000
     579  1.5 0x00000110             s1 <= 6d0290cd
     580  1.5 0x00000114             s2 <= 2ed4d0fb
     581  1.5 0x00000118             s3 <= 7c6cb805
     582  1.5 0x0000011c             s5 <= 0000038f
     583  1.5 0x00000120             t0 <= 00000000
     586  1.5 0x00000124             s1 <= 6d02945c
     587  1.5 0x00000128             s2 <= d12b3294
     588  1.5 0x0000012c             s3 <= 7c6cbb8a
     589  1.5 0x00000130             t1 <= 00000004
     590  1.5 0x00000134               
     591  1.5 0x00000048             fp <= 8debbd30
     592  1.5 0x0000004c             s1 <= 55ab5fc8
     593  1.5 0x00000050             s2 <= c6ef6016
     594  1.5 0x00000054             s3 <= 000ca9e1
     595  1.5 0x00000058             s4 <= 26914849
     596  1.5 0x0000005c             s5 <= 070a4a50
     597  1.5 0x00000060             fp <= e3971cf8
     598  1.5 0x00000064             s2 <= e358431e
     601  1.5 0x00000068             s3 <= e39bb519
     602  1.5 0x0000006c             s4 <= 0a286541
     603  1.5 0x00000070             s5 <= 23732d58
     604  1.5 0x00000074             fp <= 39427cc0
     605  1.5 0x00000078             s2 <= 55ea39a2
     608  1.5 0x0000007c             s3 <= dad9c9d9
     609  1.5 0x00000080             s4 <= 436ae201
     610  1.5 0x00000084             s5 <= 15cf4f68
     611  1.5 0x00000088             fp <= 0000038f
     615  1.5 0x0000008c             s2 <= 55ea3613
     616  1.5 0x00000090             s3 <= dad9ca56
     617  1.5 0x00000094             s4 <= 436ae590
     618  1.5 0x00000098             s5 <= 15cf4bd9
     619  1.5 0x0000009c             fp <= 0000038f
     623  1.5 0x000000a0             s2 <= aa15cd7c
     624  1.5 0x000000a4             s3 <= dad9c9d9
     625  1.5 0x000000a8             s4 <= 436ae91f
     626  1.5 0x000000ac             s5 <= ea30b7b6
     627  1.5 0x000000b0             fp <= 55ab6357
     628  1.5 0x000000b4             fp <= ab9595db
     632  1.5 0x000000b8             s3 <= 714c5c02
     633  1.5 0x000000bc             s6 <= 0140f5a3
     634  1.5 0x000000c0             s6 <= 572b2827
     635  1.5 0x000000c4             s3 <= 26677425
     636  1.5 0x000000c8             fp <= 0140f5a3
     637  1.5 0x000000cc             fp <= 572b2827
     641  1.5 0x000000d0             fp <= 9a961146
     642  1.5 0x000000d4             s3 <= bcf16563
     645  1.5 0x000000d8             fp <= f041710e
     646  1.5 0x000000dc             fp <= 462ba392
     650  1.5 0x000000e0             fp <= 89968cb1
     651  1.5 0x000000e4             s3 <= 3567e9d2
     652  1.5 0x000000e8             s4 <= 0000038f
     656  1.5 0x000000ec             s1 <= 55ab6357
     657  1.5 0x000000f0             s2 <= aa15c9ed
     658  1.5 0x000000f4             s3 <= 3567ea5d
     659  1.5 0x000000f8             s4 <= 0000038f
     663  1.5 0x000000fc             s1 <= 55ab66e6
     664  1.5 0x00000100             s2 <= 55ea39a2
     665  1.5 0x00000104             s3 <= 3567e9d2
     666  1.5 0x00000108             s5 <= 0000038f
     667  1.5 0x0000010c             t0 <= 00000000
     670  1.5 0x00000110             s1 <= 55ab6a75
     671  1.5 0x00000114             s2 <= 55ea3613
     672  1.5 0x00000118             s3 <= 3567ea5d
     673  1.5 0x0000011c             s5 <= 0000038f
     674  1.5 0x00000120             t0 <= 00000000
     677  1.5 0x00000124             s1 <= 55ab6e04
     678  1.5 0x00000128             s2 <= aa15cd7c
     679  1.5 0x0000012c             s3 <= 3567e9d2
     680  1.5 0x00000130             t1 <= 00000005
     681  1.5 0x00000134               
     682  1.5 0x00000048             fp <= 74767df0
     683  1.5 0x0000004c             s1 <= b6cc6bb8
     684  1.5 0x00000050             s2 <= 0cc9124e
     685  1.5 0x00000054             s3 <= 000ca9e1
     686  1.5 0x00000058             s4 <= 3293e2c9
     687  1.5 0x0000005c             s5 <= f90aaf90
     688  1.5 0x00000060             fp <= 2b42e9a8
     689  1.5 0x00000064             s2 <= e18628a6
     692  1.5 0x00000068             s3 <= 2b4e4049
     693  1.5 0x0000006c             s4 <= 5dd6cc71
     694  1.5 0x00000070             s5 <= cdc7c5e8
     695  1.5 0x00000074             fp <= e20f5560
     696  1.5 0x00000078             s2 <= 00892cba
     699  1.5 0x0000007c             s3 <= c9411529
     700  1.5 0x00000080             s4 <= 3fe621d1
     701  1.5 0x00000084             s5 <= 14478f78
     702  1.5 0x00000088             fp <= 0000038f
     706  1.5 0x0000008c             s2 <= 0089292b
     707  1.5 0x00000090             s3 <= c94116a6
     708  1.5 0x00000094             s4 <= 3fe62560
     709  1.5 0x00000098             s5 <= 14478be9
     710  1.5 0x0000009c             fp <= 0000038f
     714  1.5 0x000000a0             s2 <= ff76da64
     715  1.5 0x000000a4             s3 <= c9411529
     716  1.5 0x000000a8             s4 <= 3fe628ef
     717  1.5 0x000000ac             s5 <= ebb877a6
     718  1.5 0x000000b0             fp <= b6cc6f47
     719  1.5 0x000000b4             fp <= b75594e3
     723  1.5 0x000000b8             s3 <= 7e1481ca
     724  1.5 0x000000bc             s6 <= 6e22009b
     725  1.5 0x000000c0             s6 <= 6eab2637
     726  1.5 0x000000c4             s3 <= 10bfa7fd
     727  1.5 0x000000c8             fp <= 6e22009b
     728  1.5 0x000000cc             fp <= 6eab2637
     732  1.5 0x000000d0             fp <= ae914f26
     733  1.5 0x000000d4             s3 <= be2ee8db
     736  1.5 0x000000d8             fp <= 655dbade
     737  1.5 0x000000dc             fp <= 65e6e07a
     741  1.5 0x000000e0             fp <= a5cd0969
     742  1.5 0x000000e4             s3 <= 1be3e1b2
     743  1.5 0x000000e8             s4 <= 0000038f
     747  1.5 0x000000ec             s1 <= b6cc6f47
     748  1.5 0x000000f0             s2 <= ff76d6d5
     749  1.5 0x000000f4             s3 <= 1be3e23d
     750  1.5 0x000000f8             s4 <= 0000038f
     754  1.5 0x000000fc             s1 <= b6cc72d6
     755  1.5 0x00000100             s2 <= 00892cba
     756  1.5 0x00000104             s3 <= 1be3e1b2
     757  1.5 0x00000108             s5 <= 0000038f
     758  1.5 0x0000010c             t0 <= 00000000
     761  1.5 0x00000110             s1 <= b6cc7665
     762  1.5 0x00000114             s2 <= 0089292b
     763  1.5 0x00000118             s3 <= 1be3e23d
     764  1.5 0x0000011c             s5 <= 0000038f
     765  1.5 0x00000120             t0 <= 00000000
     768  1.5 0x00000124             s1 <= b6cc79f4
     769  1.5 0x00000128             s2 <= ff76da64
     770  1.5 0x0000012c             s3 <= 1be3e1b2
     771  1.5 0x00000130             t1 <= 00000006
     772  1.5 0x00000134               
     773  1.5 0x00000048             fp <= ca316b50
     774  1.5 0x0000004c             s1 <= 4941bd88
     775  1.5 0x00000050             s2 <= 3ff0286e
     776  1.5 0x00000054             s3 <= 000ca9e1
     777  1.5 0x00000058             s4 <= d30cfdb9
     778  1.5 0x0000005c             s5 <= d4fbee30
     779  1.5 0x00000060             fp <= 137328d8
     780  1.5 0x00000064             s2 <= 2c7cff96
     783  1.5 0x00000068             s3 <= 137f8139
     784  1.5 0x0000006c             s4 <= e6802691
     785  1.5 0x00000070             s5 <= c188c558
     786  1.5 0x00000074             fp <= 5cb4e660
     787  1.5 0x00000078             s2 <= 3037e6ca
     790  1.5 0x0000007c             s3 <= 4fcb6759
     791  1.5 0x00000080             s4 <= 43350cf1
     792  1.5 0x00000084             s5 <= 9b2c2108
     793  1.5 0x00000088             fp <= 0000038f
     797  1.5 0x0000008c             s2 <= 3037e33b
     798  1.5 0x00000090             s3 <= 4fcb64d6
     799  1.5 0x00000094             s4 <= 43351080
     800  1.5 0x00000098             s5 <= 9b2c1d79
     801  1.5 0x0000009c             fp <= 0000038f
     805  1.5 0x000000a0             s2 <= cfc82054
     806  1.5 0x000000a4             s3 <= 4fcb6759
     807  1.5 0x000000a8             s4 <= 4335140f
     808  1.5 0x000000ac             s5 <= 64d3e616
     809  1.5 0x000000b0             fp <= 4941c117
     810  1.5 0x000000b4             fp <= 7979a0c3
     814  1.5 0x000000b8             s3 <= 36b2c79a
     815  1.5 0x000000bc             s6 <= c2bb5e4b
     816  1.5 0x000000c0             s6 <= f2f33df7
     817  1.5 0x000000c4             s3 <= c441fa6d
     818  1.5 0x000000c8             fp <= c2bb5e4b
     819  1.5 0x000000cc             fp <= f2f33df7
     823  1.5 0x000000d0             fp <= 36285206
     824  1.5 0x000000d4             s3 <= f269a86b
     827  1.5 0x000000d8             fp <= 7f6a0f8e
     828  1.5 0x000000dc             fp <= afa1ef3a
     832  1.5 0x000000e0             fp <= f2d70349
     833  1.5 0x000000e4             s3 <= 00beab22
     834  1.5 0x000000e8             s4 <= 0000038f
     838  1.5 0x000000ec             s1 <= 4941c117
     839  1.5 0x000000f0             s2 <= cfc81cc5
     840  1.5 0x000000f4             s3 <= 00bea8ad
     841  1.5 0x000000f8             s4 <= 0000038f
     845  1.5 0x000000fc             s1 <= 4941c4a6
     846  1.5 0x00000100             s2 <= 3037e6ca
     847  1.5 0x00000104             s3 <= 00beab22
     848  1.5 0x00000108             s5 <= 0000038f
     849  1.5 0x0000010c             t0 <= 00000000
     852  1.5 0x00000110             s1 <= 4941c835
     853  1.5 0x00000114             s2 <= 3037e33b
     854  1.5 0x00000118             s3 <= 00bea8ad
     855  1.5 0x0000011c             s5 <= 0000038f
     856  1.5 0x00000120             t0 <= 00000000
     859  1.5 0x00000124             s1 <= 4941cbc4
     860  1.5 0x00000128             s2 <= cfc82054
     861  1.5 0x0000012c             s3 <= 00beab22
     862  1.5 0x00000130             t1 <= 00000007
     863  1.5 0x00000134               
     864  1.5 0x00000048             fp <= f02f5c50
     865  1.5 0x0000004c             s1 <= 44846728
     866  1.5 0x00000050             s2 <= a682fdfe
     867  1.5 0x00000054             s3 <= 000ca9e1
     868  1.5 0x00000058             s4 <= 8f9981f9
     869  1.5 0x0000005c             s5 <= 46a12130
     870  1.5 0x00000060             fp <= 34b3c378
     871  1.5 0x00000064             s2 <= 71cf3a86
     874  1.5 0x00000068             s3 <= 34bf6a99
     875  1.5 0x0000006c             s4 <= c44d4571
     876  1.5 0x00000070             s5 <= 11ed5db8
     877  1.5 0x00000074             fp <= 79382aa0
     878  1.5 0x00000078             s2 <= 0768f01a
     881  1.5 0x0000007c             s3 <= 4d874039
     882  1.5 0x00000080             s4 <= 3d857011
     883  1.5 0x00000084             s5 <= 674acce8
     884  1.5 0x00000088             fp <= 0000038f
     888  1.5 0x0000008c             s2 <= 0768ec8b
     889  1.5 0x00000090             s3 <= 4d8743b6
     890  1.5 0x00000094             s4 <= 3d8573a0
     891  1.5 0x00000098             s5 <= 674ac959
     892  1.5 0x0000009c             fp <= 0000038f
     896  1.5 0x000000a0             s2 <= f8971704
     897  1.5 0x000000a4             s3 <= 4d874039
     898  1.5 0x000000a8             s4 <= 3d85772f
     899  1.5 0x000000ac             s5 <= 98b53a36
     900  1.5 0x000000b0             fp <= 44846ab7
     901  1.5 0x000000b4             fp <= 4bed53b3
     905  1.5 0x000000b8             s3 <= 066a138a
     906  1.5 0x000000bc             s6 <= 9071badb
     907  1.5 0x000000c0             s6 <= 97daa3d7
     908  1.5 0x000000c4             s3 <= 91b0b05d
     909  1.5 0x000000c8             fp <= 9071badb
     910  1.5 0x000000cc             fp <= 97daa3d7
     914  1.5 0x000000d0             fp <= d5601b06
     915  1.5 0x000000d4             s3 <= 44d0ab5b
     918  1.5 0x000000d8             fp <= 19e4822e
     919  1.5 0x000000dc             fp <= 214d6b2a
     923  1.5 0x000000e0             fp <= 5ed2e259
     924  1.5 0x000000e4             s3 <= 1a024902
     925  1.5 0x000000e8             s4 <= 0000038f
     929  1.5 0x000000ec             s1 <= 44846ab7
     930  1.5 0x000000f0             s2 <= f8971375
     931  1.5 0x000000f4             s3 <= 1a024a8d
     932  1.5 0x000000f8             s4 <= 0000038f
     936  1.5 0x000000fc             s1 <= 44846e46
     937  1.5 0x00000100             s2 <= 0768f01a
     938  1.5 0x00000104             s3 <= 1a024902
     939  1.5 0x00000108             s5 <= 0000038f
     940  1.5 0x0000010c             t0 <= 00000000
     943  1.5 0x00000110             s1 <= 448471d5
     944  1.5 0x00000114             s2 <= 0768ec8b
     945  1.5 0x00000118             s3 <= 1a024a8d
     946  1.5 0x0000011c             s5 <= 0000038f
     947  1.5 0x00000120             t0 <= 00000000
     950  1.5 0x00000124             s1 <= 44847564
     951  1.5 0x00000128             s2 <= f8971704
     952  1.5 0x0000012c             s3 <= 1a024902
     953  1.5 0x00000130             t1 <= 00000008
     954  1.5 0x00000134               
     955  1.5 0x00000048             fp <= 1699d190
     956  1.5 0x0000004c             s1 <= 9cc65208
     957  1.5 0x00000050             s2 <= 8e21ce1e
     958  1.5 0x00000054             s3 <= 000ca9e1
     959  1.5 0x00000058             s4 <= 630d0a19
     960  1.5 0x0000005c             s5 <= 503daff0
     961  1.5 0x00000060             fp <= b3602398
     962  1.5 0x00000064             s2 <= dac1aa86
     965  1.5 0x00000068             s3 <= b36c8a79
     966  1.5 0x0000006c             s4 <= 166d2db1
     967  1.5 0x00000070             s5 <= 9cdd8c58
     968  1.5 0x00000074             fp <= 502675a0
     969  1.5 0x00000078             s2 <= 7564cb1a
     972  1.5 0x0000007c             s3 <= e34affd9
     973  1.5 0x00000080             s4 <= 6693a351
     974  1.5 0x00000084             s5 <= b348e948
     975  1.5 0x00000088             fp <= 0000038f
     979  1.5 0x0000008c             s2 <= 7564c78b
     980  1.5 0x00000090             s3 <= e34afc56
     981  1.5 0x00000094             s4 <= 6693a6e0
     982  1.5 0x00000098             s5 <= b348e5b9
     983  1.5 0x0000009c             fp <= 0000038f
     987  1.5 0x000000a0             s2 <= 8a9b3c04
     988  1.5 0x000000a4             s3 <= e34affd9
     989  1.5 0x000000a8             s4 <= 6693aa6f
     990  1.5 0x000000ac             s5 <= 4cb71dd6
     991  1.5 0x000000b0             fp <= 9cc65597
     992  1.5 0x000000b4             fp <= 122b1993
     996  1.5 0x000000b8             s3 <= f161e64a
     997  1.5 0x000000bc             s6 <= aef16b9b
     998  1.5 0x000000c0             s6 <= 24562f97
     999  1.5 0x000000c4             s3 <= d537c9dd
    1000  1.5 0x000000c8             fp <= aef16b9b
    1001  1.5 0x000000cc             fp <= 24562f97
    1005  1.5 0x000000d0             fp <= 8ae9da06
    1006  1.5 0x000000d4             s3 <= 5fde13db
    1009  1.5 0x000000d8             fp <= 27b02c0e
    1010  1.5 0x000000dc             fp <= 9d14f00a
    1014  1.5 0x000000e0             fp <= 03a89a79
    1015  1.5 0x000000e4             s3 <= 5c7689a2
    1016  1.5 0x000000e8             s4 <= 0000038f
    1020  1.5 0x000000ec             s1 <= 9cc65597
    1021  1.5 0x000000f0             s2 <= 8a9b3875
    1022  1.5 0x000000f4             s3 <= 5c768a2d
    1023  1.5 0x000000f8             s4 <= 0000038f
    1027  1.5 0x000000fc             s1 <= 9cc65926
    1028  1.5 0x00000100             s2 <= 7564cb1a
    1029  1.5 0x00000104             s3 <= 5c7689a2
    1030  1.5 0x00000108             s5 <= 0000038f
    1031  1.5 0x0000010c             t0 <= 00000000
    1034  1.5 0x00000110             s1 <= 9cc65cb5
    1035  1.5 0x00000114             s2 <= 7564c78b
    1036  1.5 0x00000118             s3 <= 5c768a2d
    1037  1.5 0x0000011c             s5 <= 0000038f
    1038  1.5 0x00000120             t0 <= 00000000
    1041  1.5 0x00000124             s1 <= 9cc66044
    1042  1.5 0x00000128             s2 <= 8a9b3c04
    1043  1.5 0x0000012c             s3 <= 5c7689a2
    1044  1.5 0x00000130             t1 <= 00000009
    1045  1.5 0x00000134               
    1046  1.5 0x00000048             fp <= e2d57110
    1047  1.5 0x0000004c             s1 <= e3321e88
    1048  1.5 0x00000050             s2 <= 09d3c77e
    1049  1.5 0x00000054             s3 <= 000ca9e1
    1050  1.5 0x00000058             s4 <= 4eb35a59
    1051  1.5 0x0000005c             s5 <= 3707a070
    1052  1.5 0x00000060             fp <= c6078f98
    1053  1.5 0x00000064             s2 <= 43cc37e6
    1056  1.5 0x00000068             s3 <= c60b2679
    1057  1.5 0x0000006c             s4 <= 14bae9f1
    1058  1.5 0x00000070             s5 <= 710010d8
    1059  1.5 0x00000074             fp <= a939ae20
    1060  1.5 0x00000078             s2 <= 656d763a
    1063  1.5 0x0000007c             s3 <= 6f328859
    1064  1.5 0x00000080             s4 <= bdf49811
    1065  1.5 0x00000084             s5 <= 38399d48
    1066  1.5 0x00000088             fp <= 0000038f
    1070  1.5 0x0000008c             s2 <= 656d72ab
    1071  1.5 0x00000090             s3 <= 6f328bd6
    1072  1.5 0x00000094             s4 <= bdf49ba0
    1073  1.5 0x00000098             s5 <= 383999b9
    1074  1.5 0x0000009c             fp <= 0000038f
    1078  1.5 0x000000a0             s2 <= 9a9290e4
    1079  1.5 0x000000a4             s3 <= 6f328859
    1080  1.5 0x000000a8             s4 <= bdf49f2f
    1081  1.5 0x000000ac             s5 <= c7c669d6
    1082  1.5 0x000000b0             fp <= e3322217
    1083  1.5 0x000000b4             fp <= 489f9133
    1087  1.5 0x000000b8             s3 <= 27ad196a
    1088  1.5 0x000000bc             s6 <= 2bd1afbb
    1089  1.5 0x000000c0             s6 <= 913f1ed7
    1090  1.5 0x000000c4             s3 <= b69207bd
    1091  1.5 0x000000c8             fp <= 2bd1afbb
    1092  1.5 0x000000cc             fp <= 913f1ed7
    1096  1.5 0x000000d0             fp <= 4f33be06
    1097  1.5 0x000000d4             s3 <= f9a1b9bb
    1100  1.5 0x000000d8             fp <= 3265dc8e
    1101  1.5 0x000000dc             fp <= 97d34baa
    1105  1.5 0x000000e0             fp <= 55c7ead9
    1106  1.5 0x000000e4             s3 <= ac665362
    1107  1.5 0x000000e8             s4 <= 0000038f
    1111  1.5 0x000000ec             s1 <= e3322217
    1112  1.5 0x000000f0             s2 <= 9a928d55
    1113  1.5 0x000000f4             s3 <= ac6650ed
    1114  1.5 0x000000f8             s4 <= 0000038f
    1118  1.5 0x000000fc             s1 <= e33225a6
    1119  1.5 0x00000100             s2 <= 656d763a
    1120  1.5 0x00000104             s3 <= ac665362
    1121  1.5 0x00000108             s5 <= 0000038f
    1122  1.5 0x0000010c             t0 <= 00000000
    1125  1.5 0x00000110             s1 <= e3322935
    1126  1.5 0x00000114             s2 <= 656d72ab
    1127  1.5 0x00000118             s3 <= ac6650ed
    1128  1.5 0x0000011c             s5 <= 0000038f
    1129  1.5 0x00000120             t0 <= 00000000
    1132  1.5 0x00000124             s1 <= e3322cc4
    1133  1.5 0x00000128             s2 <= 9a9290e4
    1134  1.5 0x0000012c             s3 <= ac665362
    1135  1.5 0x00000130             t1 <= 0000000a
    1136  1.5 0x00000134               
    1141  1.5 0x00000138             sp <= 00002ffc
    1142  1.5 0x0000013c               
    1147  1.5 0x00000010               
$finish called at time : 22625332 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 6810.680 ; gain = 0.000 ; free physical = 2384 ; free virtual = 20769
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 6810.680 ; gain = 0.000 ; free physical = 2384 ; free virtual = 20769
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 6810.680 ; gain = 0.000 ; free physical = 2384 ; free virtual = 20769
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 125e4b4f7b174db4a841b17b33996db4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 6828.688 ; gain = 0.000 ; free physical = 2480 ; free virtual = 20869
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 0000038f
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     228  1.3 0x00000068             s3 <= 0031e178
     229  1.3 0x0000006c             s4 <= 0034fb58
     230  1.3 0x00000070             s5 <= ffcb04a8
     231  1.3 0x00000074             fp <= 00568e4c
     232  1.3 0x00000078             s2 <= 0080576c
     233  1.3 0x0000007c             s3 <= 00676f34
     234  1.3 0x00000080             s4 <= 008b89a4
     235  1.3 0x00000084             s5 <= 008b89a4
     236  1.3 0x00000088             fp <= 0000038f
     238  1.3 0x0000008c             s2 <= 008053dd
     239  1.3 0x00000090             s3 <= 00676cbb
     240  1.3 0x00000094             s4 <= 008b8d33
     241  1.3 0x00000098             s5 <= 008b8615
     242  1.2 0x0000009c             fp <= 0000038f
     244  1.3 0x000000a0             s2 <= ff7fafb2
     245  1.3 0x000000a4             s3 <= 00676f34
     246  1.2 0x000000a8             s4 <= 008b90c2
     247  1.2 0x000000ac             s5 <= ff747d7a
     248  1.2 0x000000b0             fp <= 00219683
     249  1.2 0x000000b4             fp <= 00a1e6d1
     250  1.2 0x000000b8             s3 <= 00c689e5
     251  1.2 0x000000bc             s6 <= 00c379c5
     252  1.2 0x000000c0             s6 <= 0143ca13
     253  1.2 0x000000c4             s3 <= 018543f6
     254  1.2 0x000000c8             fp <= 00c379c5
     255  1.2 0x000000cc             fp <= 0143ca13
     256  1.2 0x000000d0             fp <= 01cf5ad5
     257  1.2 0x000000d4             s3 <= 004a1923
     258  1.2 0x000000d8             fp <= 01f0edc9
     259  1.2 0x000000dc             fp <= 02713e17
     260  1.2 0x000000e0             fp <= 02fcced9
     261  1.2 0x000000e4             s3 <= 02b6d7fa
     262  1.2 0x000000e8             s4 <= 0000038f
     264  1.2 0x000000ec             s1 <= 00219683
     265  1.2 0x000000f0             s2 <= ff7fac23
     266  1.2 0x000000f4             s3 <= 02b6d475
     267  1.2 0x000000f8             s4 <= 0000038f
     269  1.2 0x000000fc             s1 <= 00219a12
     270  1.2 0x00000100             s2 <= 0080576c
     271  1.2 0x00000104             s3 <= 02b6d7fa
     272  1.2 0x00000108             s5 <= 0000038f
     273  1.2 0x0000010c             t0 <= 00000000
     274  1.2 0x00000110             s1 <= 00219da1
     275  1.2 0x00000114             s2 <= 008053dd
     276  1.2 0x00000118             s3 <= 02b6d475
     277  1.2 0x0000011c             s5 <= 0000038f
     278  1.2 0x00000120             t0 <= 00000000
     279  1.1 0x00000124             s1 <= 0021a130
     280  1.1 0x00000128             s2 <= ff7fafb2
     281  1.1 0x0000012c             s3 <= 02b6d7fa
     282  1.1 0x00000130             t1 <= 00000001
     283  1.1 0x00000134               
     288  1.2 0x00000048             fp <= db61e360
     289  1.2 0x0000004c             s1 <= 0bcc11d4
     290  1.2 0x00000050             s2 <= a8aa92a6
     291  1.2 0x00000054             s3 <= 000ca9e1
     292  1.2 0x00000058             s4 <= 803c199d
     293  1.2 0x0000005c             s5 <= 67cda020
     294  1.2 0x00000060             fp <= e72df534
     295  1.2 0x00000064             s2 <= c17c9d72
     296  1.2 0x00000068             s3 <= e7215cd5
     297  1.2 0x0000006c             s4 <= 676a0ed1
     298  1.2 0x00000070             s5 <= 809faaec
     299  1.2 0x00000074             fp <= f2fa0708
     300  1.2 0x00000078             s2 <= 317d6996
     301  1.2 0x0000007c             s3 <= 15db5bdd
     302  1.2 0x00000080             s4 <= 5a6415d9
     303  1.1 0x00000084             s5 <= 725a5c1c
     304  1.1 0x00000088             fp <= 0000038f
     306  1.2 0x0000008c             s2 <= 317d6607
     307  1.2 0x00000090             s3 <= 15db5852
     308  1.2 0x00000094             s4 <= 5a641968
     309  1.1 0x00000098             s5 <= 725a588d
     310  1.1 0x0000009c             fp <= 0000038f
     312  1.2 0x000000a0             s2 <= ce829d88
     313  1.2 0x000000a4             s3 <= 15db5bdd
     314  1.2 0x000000a8             s4 <= 5a641cf7
     315  1.1 0x000000ac             s5 <= 8da5ab02
     316  1.1 0x000000b0             fp <= 0bcc1563
     317  1.1 0x000000b4             fp <= 3d4977db
     318  1.1 0x000000b8             s3 <= 28922c06
     319  1.1 0x000000bc             s6 <= 491589af
     320  1.1 0x000000c0             s6 <= 7a92ec27
     321  1.1 0x000000c4             s3 <= 5200c021
     322  1.1 0x000000c8             fp <= 491589af
     323  1.1 0x000000cc             fp <= 7a92ec27
     324  1.1 0x000000d0             fp <= d4f7091e
     325  1.1 0x000000d4             s3 <= 86f7c93f
     326  1.1 0x000000d8             fp <= e0c31af2
     327  1.1 0x000000dc             fp <= 12407d6a
     328  1.1 0x000000e0             fp <= 6ca49a61
     329  1.1 0x000000e4             s3 <= ea53535e
     330  1.1 0x000000e8             s4 <= 0000038f
     332  1.1 0x000000ec             s1 <= 0bcc1563
     333  1.1 0x000000f0             s2 <= ce8299f9
     334  1.1 0x000000f4             s3 <= ea5350d1
     335  1.1 0x000000f8             s4 <= 0000038f
     337  1.1 0x000000fc             s1 <= 0bcc18f2
     338  1.1 0x00000100             s2 <= 317d6996
     339  1.1 0x00000104             s3 <= ea53535e
     340  1.1 0x00000108             s5 <= 0000038f
     341  1.1 0x0000010c             t0 <= 00000000
     342  1.1 0x00000110             s1 <= 0bcc1c81
     343  1.1 0x00000114             s2 <= 317d6607
     344  1.1 0x00000118             s3 <= ea5350d1
     345  1.1 0x0000011c             s5 <= 0000038f
     346  1.1 0x00000120             t0 <= 00000000
     347  1.1 0x00000124             s1 <= 0bcc2010
     348  1.1 0x00000128             s2 <= ce829d88
     349  1.1 0x0000012c             s3 <= ea53535e
     350  1.1 0x00000130             t1 <= 00000002
     351  1.1 0x00000134               
     352  1.1 0x00000048             fp <= 9c3ad880
     353  1.1 0x0000004c             s1 <= 9020eff0
     354  1.1 0x00000050             s2 <= de85ab82
     355  1.1 0x00000054             s3 <= 000ca9e1
     356  1.1 0x00000058             s4 <= 30d65ec9
     357  1.1 0x0000005c             s5 <= 858cfb80
     358  1.1 0x00000060             fp <= 2c5bc870
     359  1.1 0x00000064             s2 <= b229e312
     360  1.1 0x00000068             s3 <= 2c576191
     361  1.1 0x0000006c             s4 <= 5d322739
     362  1.1 0x00000070             s5 <= 59313310
     363  1.1 0x00000074             fp <= bc7cb860
     364  1.1 0x00000078             s2 <= 0a52d54e
     365  1.1 0x0000007c             s3 <= 902bd9f1
     366  1.1 0x00000080             s4 <= 19aedf99
     367  1.1 0x00000084             s5 <= 634b8550
     368  1.1 0x00000088             fp <= 0000038f
     370  1.1 0x0000008c             s2 <= 0a52d1bf
     371  1.1 0x00000090             s3 <= 902bda7e
     372  1.1 0x00000094             s4 <= 19aee328
     373  1.1 0x00000098             s5 <= 634b81c1
     374  1.1 0x0000009c             fp <= 0000038f
     376  1.1 0x000000a0             s2 <= f5ad31d0
     377  1.1 0x000000a4             s3 <= 902bd9f1
     378  1.1 0x000000a8             s4 <= 19aee6b7
     379  1.1 0x000000ac             s5 <= 9cb481ce
     380  1.1 0x000000b0             fp <= 9020f37f
     381  1.1 0x000000b4             fp <= 9a73c1af
     382  1.1 0x000000b8             s3 <= 0a58185e
     383  1.1 0x000000bc             s6 <= 2a94b19f
     384  1.1 0x000000c0             s6 <= 34e77fcf
     385  1.1 0x000000c4             s3 <= 3ebf6791
     386  1.1 0x000000c8             fp <= 2a94b19f
     387  1.1 0x000000cc             fp <= 34e77fcf
     388  1.1 0x000000d0             fp <= 4e966686
     389  1.1 0x000000d4             s3 <= 70290117
     390  1.1 0x000000d8             fp <= deb75676
     391  1.1 0x000000dc             fp <= e90a24a6
     392  1.1 0x000000e0             fp <= 02b90b5d
     393  1.1 0x000000e4             s3 <= 72900a4a
     394  1.1 0x000000e8             s4 <= 0000038f
     396  1.1 0x000000ec             s1 <= 9020f37f
     397  1.1 0x000000f0             s2 <= f5ad2e41
     398  1.1 0x000000f4             s3 <= 729009c5
     399  1.1 0x000000f8             s4 <= 0000038f
     401  1.1 0x000000fc             s1 <= 9020f70e
     402  1.1 0x00000100             s2 <= 0a52d54e
     403  1.1 0x00000104             s3 <= 72900a4a
     404  1.1 0x00000108             s5 <= 0000038f
     405  1.1 0x0000010c             t0 <= 00000000
     406  1.1 0x00000110             s1 <= 9020fa9d
     407  1.1 0x00000114             s2 <= 0a52d1bf
     408  1.1 0x00000118             s3 <= 729009c5
     409  1.1 0x0000011c             s5 <= 0000038f
     410  1.1 0x00000120             t0 <= 00000000
     411  1.1 0x00000124             s1 <= 9020fe2c
     412  1.1 0x00000128             s2 <= f5ad31d0
     413  1.1 0x0000012c             s3 <= 72900a4a
     414  1.1 0x00000130             t1 <= 00000003
     415  1.1 0x00000134               
     416  1.1 0x00000048             fp <= 4b30efc0
     417  1.1 0x0000004c             s1 <= 6d028620
     418  1.1 0x00000050             s2 <= ae949d56
     419  1.1 0x00000054             s3 <= 000ca9e1
     420  1.1 0x00000058             s4 <= 43cfd1a1
     421  1.1 0x0000005c             s5 <= 69c21c40
     422  1.1 0x00000060             fp <= b83375e0
     423  1.1 0x00000064             s2 <= f6612776
     424  1.1 0x00000068             s3 <= b83fdc01
     425  1.1 0x0000006c             s4 <= fc034781
     426  1.1 0x00000070             s5 <= b18ea660
     427  1.1 0x00000074             fp <= 2535fc00
     428  1.1 0x00000078             s2 <= 2ed4d48a
     429  1.1 0x0000007c             s3 <= 9d0a2001
     430  1.1 0x00000080             s4 <= 21394381
     431  1.1 0x00000084             s5 <= 73a755a0
     432  1.1 0x00000088             fp <= 0000038f
     434  1.1 0x0000008c             s2 <= 2ed4d0fb
     435  1.1 0x00000090             s3 <= 9d0a238e
     436  1.1 0x00000094             s4 <= 21394710
     437  1.1 0x00000098             s5 <= 73a75211
     438  1.1 0x0000009c             fp <= 0000038f
     440  1.1 0x000000a0             s2 <= d12b3294
     441  1.1 0x000000a4             s3 <= 9d0a2001
     442  1.1 0x000000a8             s4 <= 21394a9f
     443  1.1 0x000000ac             s5 <= 8c58b17e
     444  1.1 0x000000b0             fp <= 6d0289af
     445  1.1 0x000000b4             fp <= 9bd7571b
     446  1.1 0x000000b8             s3 <= 06dd771a
     447  1.1 0x000000bc             s6 <= 08d9dd3b
     448  1.1 0x000000c0             s6 <= 37aeaaa7
     449  1.1 0x000000c4             s3 <= 3173ddbd
     450  1.1 0x000000c8             fp <= 08d9dd3b
     451  1.1 0x000000cc             fp <= 37aeaaa7
     452  1.1 0x000000d0             fp <= 58e7f546
     453  1.1 0x000000d4             s3 <= 699428fb
     454  1.1 0x000000d8             fp <= c5ea7b66
     455  1.1 0x000000dc             fp <= f4bf48d2
     456  1.1 0x000000e0             fp <= 15f89371
     457  1.1 0x000000e4             s3 <= 7c6cbb8a
     458  1.1 0x000000e8             s4 <= 0000038f
     460  1.1 0x000000ec             s1 <= 6d0289af
     461  1.1 0x000000f0             s2 <= d12b2f05
     462  1.1 0x000000f4             s3 <= 7c6cb805
     463  1.1 0x000000f8             s4 <= 0000038f
     465  1.1 0x000000fc             s1 <= 6d028d3e
     466  1.1 0x00000100             s2 <= 2ed4d48a
     467  1.1 0x00000104             s3 <= 7c6cbb8a
     468  1.1 0x00000108             s5 <= 0000038f
     469  1.1 0x0000010c             t0 <= 00000000
     470  1.1 0x00000110             s1 <= 6d0290cd
     471  1.1 0x00000114             s2 <= 2ed4d0fb
     472  1.1 0x00000118             s3 <= 7c6cb805
     473  1.1 0x0000011c             s5 <= 0000038f
     474  1.1 0x00000120             t0 <= 00000000
     475  1.1 0x00000124             s1 <= 6d02945c
     476  1.1 0x00000128             s2 <= d12b3294
     477  1.1 0x0000012c             s3 <= 7c6cbb8a
     478  1.1 0x00000130             t1 <= 00000004
     479  1.1 0x00000134               
     480  1.1 0x00000048             fp <= 8debbd30
     481  1.1 0x0000004c             s1 <= 55ab5fc8
     482  1.1 0x00000050             s2 <= c6ef6016
     483  1.1 0x00000054             s3 <= 000ca9e1
     484  1.1 0x00000058             s4 <= 26914849
     485  1.1 0x0000005c             s5 <= 070a4a50
     486  1.1 0x00000060             fp <= e3971cf8
     487  1.1 0x00000064             s2 <= e358431e
     488  1.1 0x00000068             s3 <= e39bb519
     489  1.1 0x0000006c             s4 <= 0a286541
     490  1.1 0x00000070             s5 <= 23732d58
     491  1.1 0x00000074             fp <= 39427cc0
     492  1.1 0x00000078             s2 <= 55ea39a2
     493  1.1 0x0000007c             s3 <= dad9c9d9
     494  1.1 0x00000080             s4 <= 436ae201
     495  1.1 0x00000084             s5 <= 15cf4f68
     496  1.1 0x00000088             fp <= 0000038f
     498  1.1 0x0000008c             s2 <= 55ea3613
     499  1.1 0x00000090             s3 <= dad9ca56
     500  1.1 0x00000094             s4 <= 436ae590
     501  1.1 0x00000098             s5 <= 15cf4bd9
     502  1.1 0x0000009c             fp <= 0000038f
     504  1.1 0x000000a0             s2 <= aa15cd7c
     505  1.1 0x000000a4             s3 <= dad9c9d9
     506  1.1 0x000000a8             s4 <= 436ae91f
     507  1.1 0x000000ac             s5 <= ea30b7b6
     508  1.1 0x000000b0             fp <= 55ab6357
     509  1.1 0x000000b4             fp <= ab9595db
     510  1.1 0x000000b8             s3 <= 714c5c02
     511  1.1 0x000000bc             s6 <= 0140f5a3
     512  1.1 0x000000c0             s6 <= 572b2827
     513  1.1 0x000000c4             s3 <= 26677425
     514  1.1 0x000000c8             fp <= 0140f5a3
     515  1.1 0x000000cc             fp <= 572b2827
     516  1.1 0x000000d0             fp <= 9a961146
     517  1.1 0x000000d4             s3 <= bcf16563
     518  1.1 0x000000d8             fp <= f041710e
     519  1.1 0x000000dc             fp <= 462ba392
     520  1.1 0x000000e0             fp <= 89968cb1
     521  1.1 0x000000e4             s3 <= 3567e9d2
     522  1.1 0x000000e8             s4 <= 0000038f
     524  1.1 0x000000ec             s1 <= 55ab6357
     525  1.1 0x000000f0             s2 <= aa15c9ed
     526  1.1 0x000000f4             s3 <= 3567ea5d
     527  1.1 0x000000f8             s4 <= 0000038f
     529  1.1 0x000000fc             s1 <= 55ab66e6
     530  1.1 0x00000100             s2 <= 55ea39a2
     531  1.1 0x00000104             s3 <= 3567e9d2
     532  1.1 0x00000108             s5 <= 0000038f
     533  1.1 0x0000010c             t0 <= 00000000
     534  1.1 0x00000110             s1 <= 55ab6a75
     535  1.1 0x00000114             s2 <= 55ea3613
     536  1.1 0x00000118             s3 <= 3567ea5d
     537  1.1 0x0000011c             s5 <= 0000038f
     538  1.1 0x00000120             t0 <= 00000000
     539  1.1 0x00000124             s1 <= 55ab6e04
     540  1.1 0x00000128             s2 <= aa15cd7c
     541  1.1 0x0000012c             s3 <= 3567e9d2
     542  1.1 0x00000130             t1 <= 00000005
     543  1.1 0x00000134               
     544  1.1 0x00000048             fp <= 74767df0
     545  1.1 0x0000004c             s1 <= b6cc6bb8
     546  1.1 0x00000050             s2 <= 0cc9124e
     547  1.1 0x00000054             s3 <= 000ca9e1
     548  1.1 0x00000058             s4 <= 3293e2c9
     549  1.1 0x0000005c             s5 <= f90aaf90
     550  1.1 0x00000060             fp <= 2b42e9a8
     551  1.1 0x00000064             s2 <= e18628a6
     552  1.1 0x00000068             s3 <= 2b4e4049
     553  1.1 0x0000006c             s4 <= 5dd6cc71
     554  1.1 0x00000070             s5 <= cdc7c5e8
     555  1.1 0x00000074             fp <= e20f5560
     556  1.1 0x00000078             s2 <= 00892cba
     557  1.1 0x0000007c             s3 <= c9411529
     558  1.1 0x00000080             s4 <= 3fe621d1
     559  1.1 0x00000084             s5 <= 14478f78
     560  1.1 0x00000088             fp <= 0000038f
     562  1.1 0x0000008c             s2 <= 0089292b
     563  1.1 0x00000090             s3 <= c94116a6
     564  1.1 0x00000094             s4 <= 3fe62560
     565  1.1 0x00000098             s5 <= 14478be9
     566  1.1 0x0000009c             fp <= 0000038f
     568  1.1 0x000000a0             s2 <= ff76da64
     569  1.1 0x000000a4             s3 <= c9411529
     570  1.1 0x000000a8             s4 <= 3fe628ef
     571  1.1 0x000000ac             s5 <= ebb877a6
     572  1.1 0x000000b0             fp <= b6cc6f47
     573  1.1 0x000000b4             fp <= b75594e3
     574  1.1 0x000000b8             s3 <= 7e1481ca
     575  1.1 0x000000bc             s6 <= 6e22009b
     576  1.1 0x000000c0             s6 <= 6eab2637
     577  1.1 0x000000c4             s3 <= 10bfa7fd
     578  1.1 0x000000c8             fp <= 6e22009b
     579  1.1 0x000000cc             fp <= 6eab2637
     580  1.1 0x000000d0             fp <= ae914f26
     581  1.1 0x000000d4             s3 <= be2ee8db
     582  1.1 0x000000d8             fp <= 655dbade
     583  1.1 0x000000dc             fp <= 65e6e07a
     584  1.1 0x000000e0             fp <= a5cd0969
     585  1.1 0x000000e4             s3 <= 1be3e1b2
     586  1.1 0x000000e8             s4 <= 0000038f
     588  1.1 0x000000ec             s1 <= b6cc6f47
     589  1.1 0x000000f0             s2 <= ff76d6d5
     590  1.1 0x000000f4             s3 <= 1be3e23d
     591  1.1 0x000000f8             s4 <= 0000038f
     593  1.1 0x000000fc             s1 <= b6cc72d6
     594  1.1 0x00000100             s2 <= 00892cba
     595  1.1 0x00000104             s3 <= 1be3e1b2
     596  1.1 0x00000108             s5 <= 0000038f
     597  1.1 0x0000010c             t0 <= 00000000
     598  1.1 0x00000110             s1 <= b6cc7665
     599  1.1 0x00000114             s2 <= 0089292b
     600  1.1 0x00000118             s3 <= 1be3e23d
     601  1.1 0x0000011c             s5 <= 0000038f
     602  1.1 0x00000120             t0 <= 00000000
     603  1.1 0x00000124             s1 <= b6cc79f4
     604  1.1 0x00000128             s2 <= ff76da64
     605  1.1 0x0000012c             s3 <= 1be3e1b2
     606  1.1 0x00000130             t1 <= 00000006
     607  1.1 0x00000134               
     608  1.1 0x00000048             fp <= ca316b50
     609  1.1 0x0000004c             s1 <= 4941bd88
     610  1.1 0x00000050             s2 <= 3ff0286e
     611  1.1 0x00000054             s3 <= 000ca9e1
     612  1.1 0x00000058             s4 <= d30cfdb9
     613  1.1 0x0000005c             s5 <= d4fbee30
     614  1.1 0x00000060             fp <= 137328d8
     615  1.1 0x00000064             s2 <= 2c7cff96
     616  1.0 0x00000068             s3 <= 137f8139
     617  1.0 0x0000006c             s4 <= e6802691
     618  1.0 0x00000070             s5 <= c188c558
     619  1.0 0x00000074             fp <= 5cb4e660
     620  1.0 0x00000078             s2 <= 3037e6ca
     621  1.0 0x0000007c             s3 <= 4fcb6759
     622  1.0 0x00000080             s4 <= 43350cf1
     623  1.0 0x00000084             s5 <= 9b2c2108
     624  1.0 0x00000088             fp <= 0000038f
     626  1.1 0x0000008c             s2 <= 3037e33b
     627  1.0 0x00000090             s3 <= 4fcb64d6
     628  1.0 0x00000094             s4 <= 43351080
     629  1.0 0x00000098             s5 <= 9b2c1d79
     630  1.0 0x0000009c             fp <= 0000038f
     632  1.1 0x000000a0             s2 <= cfc82054
     633  1.1 0x000000a4             s3 <= 4fcb6759
     634  1.1 0x000000a8             s4 <= 4335140f
     635  1.1 0x000000ac             s5 <= 64d3e616
     636  1.1 0x000000b0             fp <= 4941c117
     637  1.1 0x000000b4             fp <= 7979a0c3
     638  1.0 0x000000b8             s3 <= 36b2c79a
     639  1.0 0x000000bc             s6 <= c2bb5e4b
     640  1.0 0x000000c0             s6 <= f2f33df7
     641  1.0 0x000000c4             s3 <= c441fa6d
     642  1.0 0x000000c8             fp <= c2bb5e4b
     643  1.0 0x000000cc             fp <= f2f33df7
     644  1.0 0x000000d0             fp <= 36285206
     645  1.0 0x000000d4             s3 <= f269a86b
     646  1.0 0x000000d8             fp <= 7f6a0f8e
     647  1.0 0x000000dc             fp <= afa1ef3a
     648  1.0 0x000000e0             fp <= f2d70349
     649  1.0 0x000000e4             s3 <= 00beab22
     650  1.0 0x000000e8             s4 <= 0000038f
     652  1.0 0x000000ec             s1 <= 4941c117
     653  1.0 0x000000f0             s2 <= cfc81cc5
     654  1.0 0x000000f4             s3 <= 00bea8ad
     655  1.0 0x000000f8             s4 <= 0000038f
     657  1.1 0x000000fc             s1 <= 4941c4a6
     658  1.1 0x00000100             s2 <= 3037e6ca
     659  1.1 0x00000104             s3 <= 00beab22
     660  1.0 0x00000108             s5 <= 0000038f
     661  1.0 0x0000010c             t0 <= 00000000
     662  1.0 0x00000110             s1 <= 4941c835
     663  1.0 0x00000114             s2 <= 3037e33b
     664  1.0 0x00000118             s3 <= 00bea8ad
     665  1.0 0x0000011c             s5 <= 0000038f
     666  1.0 0x00000120             t0 <= 00000000
     667  1.0 0x00000124             s1 <= 4941cbc4
     668  1.0 0x00000128             s2 <= cfc82054
     669  1.0 0x0000012c             s3 <= 00beab22
     670  1.0 0x00000130             t1 <= 00000007
     671  1.0 0x00000134               
     672  1.0 0x00000048             fp <= f02f5c50
     673  1.0 0x0000004c             s1 <= 44846728
     674  1.0 0x00000050             s2 <= a682fdfe
     675  1.0 0x00000054             s3 <= 000ca9e1
     676  1.0 0x00000058             s4 <= 8f9981f9
     677  1.0 0x0000005c             s5 <= 46a12130
     678  1.0 0x00000060             fp <= 34b3c378
     679  1.0 0x00000064             s2 <= 71cf3a86
     680  1.0 0x00000068             s3 <= 34bf6a99
     681  1.0 0x0000006c             s4 <= c44d4571
     682  1.0 0x00000070             s5 <= 11ed5db8
     683  1.0 0x00000074             fp <= 79382aa0
     684  1.0 0x00000078             s2 <= 0768f01a
     685  1.0 0x0000007c             s3 <= 4d874039
     686  1.0 0x00000080             s4 <= 3d857011
     687  1.0 0x00000084             s5 <= 674acce8
     688  1.0 0x00000088             fp <= 0000038f
     690  1.0 0x0000008c             s2 <= 0768ec8b
     691  1.0 0x00000090             s3 <= 4d8743b6
     692  1.0 0x00000094             s4 <= 3d8573a0
     693  1.0 0x00000098             s5 <= 674ac959
     694  1.0 0x0000009c             fp <= 0000038f
     696  1.0 0x000000a0             s2 <= f8971704
     697  1.0 0x000000a4             s3 <= 4d874039
     698  1.0 0x000000a8             s4 <= 3d85772f
     699  1.0 0x000000ac             s5 <= 98b53a36
     700  1.0 0x000000b0             fp <= 44846ab7
     701  1.0 0x000000b4             fp <= 4bed53b3
     702  1.0 0x000000b8             s3 <= 066a138a
     703  1.0 0x000000bc             s6 <= 9071badb
     704  1.0 0x000000c0             s6 <= 97daa3d7
     705  1.0 0x000000c4             s3 <= 91b0b05d
     706  1.0 0x000000c8             fp <= 9071badb
     707  1.0 0x000000cc             fp <= 97daa3d7
     708  1.0 0x000000d0             fp <= d5601b06
     709  1.0 0x000000d4             s3 <= 44d0ab5b
     710  1.0 0x000000d8             fp <= 19e4822e
     711  1.0 0x000000dc             fp <= 214d6b2a
     712  1.0 0x000000e0             fp <= 5ed2e259
     713  1.0 0x000000e4             s3 <= 1a024902
     714  1.0 0x000000e8             s4 <= 0000038f
     716  1.0 0x000000ec             s1 <= 44846ab7
     717  1.0 0x000000f0             s2 <= f8971375
     718  1.0 0x000000f4             s3 <= 1a024a8d
     719  1.0 0x000000f8             s4 <= 0000038f
     721  1.0 0x000000fc             s1 <= 44846e46
     722  1.0 0x00000100             s2 <= 0768f01a
     723  1.0 0x00000104             s3 <= 1a024902
     724  1.0 0x00000108             s5 <= 0000038f
     725  1.0 0x0000010c             t0 <= 00000000
     726  1.0 0x00000110             s1 <= 448471d5
     727  1.0 0x00000114             s2 <= 0768ec8b
     728  1.0 0x00000118             s3 <= 1a024a8d
     729  1.0 0x0000011c             s5 <= 0000038f
     730  1.0 0x00000120             t0 <= 00000000
     731  1.0 0x00000124             s1 <= 44847564
     732  1.0 0x00000128             s2 <= f8971704
     733  1.0 0x0000012c             s3 <= 1a024902
     734  1.0 0x00000130             t1 <= 00000008
     735  1.0 0x00000134               
     736  1.0 0x00000048             fp <= 1699d190
     737  1.0 0x0000004c             s1 <= 9cc65208
     738  1.0 0x00000050             s2 <= 8e21ce1e
     739  1.0 0x00000054             s3 <= 000ca9e1
     740  1.0 0x00000058             s4 <= 630d0a19
     741  1.0 0x0000005c             s5 <= 503daff0
     742  1.0 0x00000060             fp <= b3602398
     743  1.0 0x00000064             s2 <= dac1aa86
     744  1.0 0x00000068             s3 <= b36c8a79
     745  1.0 0x0000006c             s4 <= 166d2db1
     746  1.0 0x00000070             s5 <= 9cdd8c58
     747  1.0 0x00000074             fp <= 502675a0
     748  1.0 0x00000078             s2 <= 7564cb1a
     749  1.0 0x0000007c             s3 <= e34affd9
     750  1.0 0x00000080             s4 <= 6693a351
     751  1.0 0x00000084             s5 <= b348e948
     752  1.0 0x00000088             fp <= 0000038f
     754  1.0 0x0000008c             s2 <= 7564c78b
     755  1.0 0x00000090             s3 <= e34afc56
     756  1.0 0x00000094             s4 <= 6693a6e0
     757  1.0 0x00000098             s5 <= b348e5b9
     758  1.0 0x0000009c             fp <= 0000038f
     760  1.0 0x000000a0             s2 <= 8a9b3c04
     761  1.0 0x000000a4             s3 <= e34affd9
     762  1.0 0x000000a8             s4 <= 6693aa6f
     763  1.0 0x000000ac             s5 <= 4cb71dd6
     764  1.0 0x000000b0             fp <= 9cc65597
     765  1.0 0x000000b4             fp <= 122b1993
     766  1.0 0x000000b8             s3 <= f161e64a
     767  1.0 0x000000bc             s6 <= aef16b9b
     768  1.0 0x000000c0             s6 <= 24562f97
     769  1.0 0x000000c4             s3 <= d537c9dd
     770  1.0 0x000000c8             fp <= aef16b9b
     771  1.0 0x000000cc             fp <= 24562f97
     772  1.0 0x000000d0             fp <= 8ae9da06
     773  1.0 0x000000d4             s3 <= 5fde13db
     774  1.0 0x000000d8             fp <= 27b02c0e
     775  1.0 0x000000dc             fp <= 9d14f00a
     776  1.0 0x000000e0             fp <= 03a89a79
     777  1.0 0x000000e4             s3 <= 5c7689a2
     778  1.0 0x000000e8             s4 <= 0000038f
     780  1.0 0x000000ec             s1 <= 9cc65597
     781  1.0 0x000000f0             s2 <= 8a9b3875
     782  1.0 0x000000f4             s3 <= 5c768a2d
     783  1.0 0x000000f8             s4 <= 0000038f
     785  1.0 0x000000fc             s1 <= 9cc65926
     786  1.0 0x00000100             s2 <= 7564cb1a
     787  1.0 0x00000104             s3 <= 5c7689a2
     788  1.0 0x00000108             s5 <= 0000038f
     789  1.0 0x0000010c             t0 <= 00000000
     790  1.0 0x00000110             s1 <= 9cc65cb5
     791  1.0 0x00000114             s2 <= 7564c78b
     792  1.0 0x00000118             s3 <= 5c768a2d
     793  1.0 0x0000011c             s5 <= 0000038f
     794  1.0 0x00000120             t0 <= 00000000
     795  1.0 0x00000124             s1 <= 9cc66044
     796  1.0 0x00000128             s2 <= 8a9b3c04
     797  1.0 0x0000012c             s3 <= 5c7689a2
     798  1.0 0x00000130             t1 <= 00000009
     799  1.0 0x00000134               
     800  1.0 0x00000048             fp <= e2d57110
     801  1.0 0x0000004c             s1 <= e3321e88
     802  1.0 0x00000050             s2 <= 09d3c77e
     803  1.0 0x00000054             s3 <= 000ca9e1
     804  1.0 0x00000058             s4 <= 4eb35a59
     805  1.0 0x0000005c             s5 <= 3707a070
     806  1.0 0x00000060             fp <= c6078f98
     807  1.0 0x00000064             s2 <= 43cc37e6
     808  1.0 0x00000068             s3 <= c60b2679
     809  1.0 0x0000006c             s4 <= 14bae9f1
     810  1.0 0x00000070             s5 <= 710010d8
     811  1.0 0x00000074             fp <= a939ae20
     812  1.0 0x00000078             s2 <= 656d763a
     813  1.0 0x0000007c             s3 <= 6f328859
     814  1.0 0x00000080             s4 <= bdf49811
     815  1.0 0x00000084             s5 <= 38399d48
     816  1.0 0x00000088             fp <= 0000038f
     818  1.0 0x0000008c             s2 <= 656d72ab
     819  1.0 0x00000090             s3 <= 6f328bd6
     820  1.0 0x00000094             s4 <= bdf49ba0
     821  1.0 0x00000098             s5 <= 383999b9
     822  1.0 0x0000009c             fp <= 0000038f
     824  1.0 0x000000a0             s2 <= 9a9290e4
     825  1.0 0x000000a4             s3 <= 6f328859
     826  1.0 0x000000a8             s4 <= bdf49f2f
     827  1.0 0x000000ac             s5 <= c7c669d6
     828  1.0 0x000000b0             fp <= e3322217
     829  1.0 0x000000b4             fp <= 489f9133
     830  1.0 0x000000b8             s3 <= 27ad196a
     831  1.0 0x000000bc             s6 <= 2bd1afbb
     832  1.0 0x000000c0             s6 <= 913f1ed7
     833  1.0 0x000000c4             s3 <= b69207bd
     834  1.0 0x000000c8             fp <= 2bd1afbb
     835  1.0 0x000000cc             fp <= 913f1ed7
     836  1.0 0x000000d0             fp <= 4f33be06
     837  1.0 0x000000d4             s3 <= f9a1b9bb
     838  1.0 0x000000d8             fp <= 3265dc8e
     839  1.0 0x000000dc             fp <= 97d34baa
     840  1.0 0x000000e0             fp <= 55c7ead9
     841  1.0 0x000000e4             s3 <= ac665362
     842  1.0 0x000000e8             s4 <= 0000038f
     844  1.0 0x000000ec             s1 <= e3322217
     845  1.0 0x000000f0             s2 <= 9a928d55
     846  1.0 0x000000f4             s3 <= ac6650ed
     847  1.0 0x000000f8             s4 <= 0000038f
     849  1.0 0x000000fc             s1 <= e33225a6
     850  1.0 0x00000100             s2 <= 656d763a
     851  1.0 0x00000104             s3 <= ac665362
     852  1.0 0x00000108             s5 <= 0000038f
     853  1.0 0x0000010c             t0 <= 00000000
     854  1.0 0x00000110             s1 <= e3322935
     855  1.0 0x00000114             s2 <= 656d72ab
     856  1.0 0x00000118             s3 <= ac6650ed
     857  1.0 0x0000011c             s5 <= 0000038f
     858  1.0 0x00000120             t0 <= 00000000
     859  1.0 0x00000124             s1 <= e3322cc4
     860  1.0 0x00000128             s2 <= 9a9290e4
     861  1.0 0x0000012c             s3 <= ac665362
     862  1.0 0x00000130             t1 <= 0000000a
     863  1.0 0x00000134               
     868  1.0 0x00000138             sp <= 00002ffc
     869  1.0 0x0000013c               
     874  1.1 0x00000010               
$finish called at time : 20208666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 6828.688 ; gain = 0.000 ; free physical = 2399 ; free virtual = 20791
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 6828.688 ; gain = 0.000 ; free physical = 2399 ; free virtual = 20791
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 6828.688 ; gain = 0.000 ; free physical = 2399 ; free virtual = 20791
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 125e4b4f7b174db4a841b17b33996db4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 6857.703 ; gain = 0.000 ; free physical = 2471 ; free virtual = 20869
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 0000038f
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     228  1.3 0x00000068             s3 <= 0031e178
     229  1.3 0x0000006c             s4 <= 0034fb58
     230  1.3 0x00000070             s5 <= ffcb04a8
     231  1.3 0x00000074             fp <= 00568e4c
     232  1.3 0x00000078             s2 <= 0080576c
     233  1.3 0x0000007c             s3 <= 00676f34
     234  1.3 0x00000080             s4 <= 008b89a4
     235  1.3 0x00000084             s5 <= 008b89a4
     236  1.3 0x00000088             fp <= 0000038f
     238  1.3 0x0000008c             s2 <= 008053dd
     239  1.3 0x00000090             s3 <= 00676cbb
     240  1.3 0x00000094             s4 <= 008b8d33
     241  1.3 0x00000098             s5 <= 008b8615
     242  1.2 0x0000009c             fp <= 0000038f
     244  1.3 0x000000a0             s2 <= ff7fafb2
     245  1.3 0x000000a4             s3 <= 00676f34
     246  1.2 0x000000a8             s4 <= 008b90c2
     247  1.2 0x000000ac             s5 <= ff747d7a
     248  1.2 0x000000b0             fp <= 00219683
     249  1.2 0x000000b4             fp <= 00a1e6d1
     250  1.2 0x000000b8             s3 <= 00c689e5
     251  1.2 0x000000bc             s6 <= 00c379c5
     252  1.2 0x000000c0             s6 <= 0143ca13
     253  1.2 0x000000c4             s3 <= 018543f6
     254  1.2 0x000000c8             fp <= 00c379c5
     255  1.2 0x000000cc             fp <= 0143ca13
     256  1.2 0x000000d0             fp <= 01cf5ad5
     257  1.2 0x000000d4             s3 <= 004a1923
     258  1.2 0x000000d8             fp <= 01f0edc9
     259  1.2 0x000000dc             fp <= 02713e17
     260  1.2 0x000000e0             fp <= 02fcced9
     261  1.2 0x000000e4             s3 <= 02b6d7fa
     262  1.2 0x000000e8             s4 <= 0000038f
     264  1.2 0x000000ec             s1 <= 00219683
     265  1.2 0x000000f0             s2 <= ff7fac23
     266  1.2 0x000000f4             s3 <= 02b6d475
     267  1.2 0x000000f8             s4 <= 0000038f
     269  1.2 0x000000fc             s1 <= 00219a12
     270  1.2 0x00000100             s2 <= 0080576c
     271  1.2 0x00000104             s3 <= 02b6d7fa
     272  1.2 0x00000108             s5 <= 0000038f
     273  1.2 0x0000010c             t0 <= 00000000
     274  1.2 0x00000110             s1 <= 00219da1
     275  1.2 0x00000114             s2 <= 008053dd
     276  1.2 0x00000118             s3 <= 02b6d475
     277  1.2 0x0000011c             s5 <= 0000038f
     278  1.2 0x00000120             t0 <= 00000000
     279  1.1 0x00000124             s1 <= 0021a130
     280  1.1 0x00000128             s2 <= ff7fafb2
     281  1.1 0x0000012c             s3 <= 02b6d7fa
     282  1.1 0x00000130             t1 <= 00000001
     283  1.1 0x00000134               
     288  1.2 0x00000048             fp <= db61e360
     289  1.2 0x0000004c             s1 <= 0bcc11d4
     290  1.2 0x00000050             s2 <= a8aa92a6
     291  1.2 0x00000054             s3 <= 000ca9e1
     292  1.2 0x00000058             s4 <= 803c199d
     293  1.2 0x0000005c             s5 <= 67cda020
     294  1.2 0x00000060             fp <= e72df534
     295  1.2 0x00000064             s2 <= c17c9d72
     296  1.2 0x00000068             s3 <= e7215cd5
     297  1.2 0x0000006c             s4 <= 676a0ed1
     298  1.2 0x00000070             s5 <= 809faaec
     299  1.2 0x00000074             fp <= f2fa0708
     300  1.2 0x00000078             s2 <= 317d6996
     301  1.2 0x0000007c             s3 <= 15db5bdd
     302  1.2 0x00000080             s4 <= 5a6415d9
     303  1.1 0x00000084             s5 <= 725a5c1c
     304  1.1 0x00000088             fp <= 0000038f
     306  1.2 0x0000008c             s2 <= 317d6607
     307  1.2 0x00000090             s3 <= 15db5852
     308  1.2 0x00000094             s4 <= 5a641968
     309  1.1 0x00000098             s5 <= 725a588d
     310  1.1 0x0000009c             fp <= 0000038f
     312  1.2 0x000000a0             s2 <= ce829d88
     313  1.2 0x000000a4             s3 <= 15db5bdd
     314  1.2 0x000000a8             s4 <= 5a641cf7
     315  1.1 0x000000ac             s5 <= 8da5ab02
     316  1.1 0x000000b0             fp <= 0bcc1563
     317  1.1 0x000000b4             fp <= 3d4977db
     318  1.1 0x000000b8             s3 <= 28922c06
     319  1.1 0x000000bc             s6 <= 491589af
     320  1.1 0x000000c0             s6 <= 7a92ec27
     321  1.1 0x000000c4             s3 <= 5200c021
     322  1.1 0x000000c8             fp <= 491589af
     323  1.1 0x000000cc             fp <= 7a92ec27
     324  1.1 0x000000d0             fp <= d4f7091e
     325  1.1 0x000000d4             s3 <= 86f7c93f
     326  1.1 0x000000d8             fp <= e0c31af2
     327  1.1 0x000000dc             fp <= 12407d6a
     328  1.1 0x000000e0             fp <= 6ca49a61
     329  1.1 0x000000e4             s3 <= ea53535e
     330  1.1 0x000000e8             s4 <= 0000038f
     332  1.1 0x000000ec             s1 <= 0bcc1563
     333  1.1 0x000000f0             s2 <= ce8299f9
     334  1.1 0x000000f4             s3 <= ea5350d1
     335  1.1 0x000000f8             s4 <= 0000038f
     337  1.1 0x000000fc             s1 <= 0bcc18f2
     338  1.1 0x00000100             s2 <= 317d6996
     339  1.1 0x00000104             s3 <= ea53535e
     340  1.1 0x00000108             s5 <= 0000038f
     341  1.1 0x0000010c             t0 <= 00000000
     342  1.1 0x00000110             s1 <= 0bcc1c81
     343  1.1 0x00000114             s2 <= 317d6607
     344  1.1 0x00000118             s3 <= ea5350d1
     345  1.1 0x0000011c             s5 <= 0000038f
     346  1.1 0x00000120             t0 <= 00000000
     347  1.1 0x00000124             s1 <= 0bcc2010
     348  1.1 0x00000128             s2 <= ce829d88
     349  1.1 0x0000012c             s3 <= ea53535e
     350  1.1 0x00000130             t1 <= 00000002
     351  1.1 0x00000134               
     352  1.1 0x00000048             fp <= 9c3ad880
     353  1.1 0x0000004c             s1 <= 9020eff0
     354  1.1 0x00000050             s2 <= de85ab82
     355  1.1 0x00000054             s3 <= 000ca9e1
     356  1.1 0x00000058             s4 <= 30d65ec9
     357  1.1 0x0000005c             s5 <= 858cfb80
     358  1.1 0x00000060             fp <= 2c5bc870
     359  1.1 0x00000064             s2 <= b229e312
     360  1.1 0x00000068             s3 <= 2c576191
     361  1.1 0x0000006c             s4 <= 5d322739
     362  1.1 0x00000070             s5 <= 59313310
     363  1.1 0x00000074             fp <= bc7cb860
     364  1.1 0x00000078             s2 <= 0a52d54e
     365  1.1 0x0000007c             s3 <= 902bd9f1
     366  1.1 0x00000080             s4 <= 19aedf99
     367  1.1 0x00000084             s5 <= 634b8550
     368  1.1 0x00000088             fp <= 0000038f
     370  1.1 0x0000008c             s2 <= 0a52d1bf
     371  1.1 0x00000090             s3 <= 902bda7e
     372  1.1 0x00000094             s4 <= 19aee328
     373  1.1 0x00000098             s5 <= 634b81c1
     374  1.1 0x0000009c             fp <= 0000038f
     376  1.1 0x000000a0             s2 <= f5ad31d0
     377  1.1 0x000000a4             s3 <= 902bd9f1
     378  1.1 0x000000a8             s4 <= 19aee6b7
     379  1.1 0x000000ac             s5 <= 9cb481ce
     380  1.1 0x000000b0             fp <= 9020f37f
     381  1.1 0x000000b4             fp <= 9a73c1af
     382  1.1 0x000000b8             s3 <= 0a58185e
     383  1.1 0x000000bc             s6 <= 2a94b19f
     384  1.1 0x000000c0             s6 <= 34e77fcf
     385  1.1 0x000000c4             s3 <= 3ebf6791
     386  1.1 0x000000c8             fp <= 2a94b19f
     387  1.1 0x000000cc             fp <= 34e77fcf
     388  1.1 0x000000d0             fp <= 4e966686
     389  1.1 0x000000d4             s3 <= 70290117
     390  1.1 0x000000d8             fp <= deb75676
     391  1.1 0x000000dc             fp <= e90a24a6
     392  1.1 0x000000e0             fp <= 02b90b5d
     393  1.1 0x000000e4             s3 <= 72900a4a
     394  1.1 0x000000e8             s4 <= 0000038f
     396  1.1 0x000000ec             s1 <= 9020f37f
     397  1.1 0x000000f0             s2 <= f5ad2e41
     398  1.1 0x000000f4             s3 <= 729009c5
     399  1.1 0x000000f8             s4 <= 0000038f
     401  1.1 0x000000fc             s1 <= 9020f70e
     402  1.1 0x00000100             s2 <= 0a52d54e
     403  1.1 0x00000104             s3 <= 72900a4a
     404  1.1 0x00000108             s5 <= 0000038f
     405  1.1 0x0000010c             t0 <= 00000000
     406  1.1 0x00000110             s1 <= 9020fa9d
     407  1.1 0x00000114             s2 <= 0a52d1bf
     408  1.1 0x00000118             s3 <= 729009c5
     409  1.1 0x0000011c             s5 <= 0000038f
     410  1.1 0x00000120             t0 <= 00000000
     411  1.1 0x00000124             s1 <= 9020fe2c
     412  1.1 0x00000128             s2 <= f5ad31d0
     413  1.1 0x0000012c             s3 <= 72900a4a
     414  1.1 0x00000130             t1 <= 00000003
     415  1.1 0x00000134               
     416  1.1 0x00000048             fp <= 4b30efc0
     417  1.1 0x0000004c             s1 <= 6d028620
     418  1.1 0x00000050             s2 <= ae949d56
     419  1.1 0x00000054             s3 <= 000ca9e1
     420  1.1 0x00000058             s4 <= 43cfd1a1
     421  1.1 0x0000005c             s5 <= 69c21c40
     422  1.1 0x00000060             fp <= b83375e0
     423  1.1 0x00000064             s2 <= f6612776
     424  1.1 0x00000068             s3 <= b83fdc01
     425  1.1 0x0000006c             s4 <= fc034781
     426  1.1 0x00000070             s5 <= b18ea660
     427  1.1 0x00000074             fp <= 2535fc00
     428  1.1 0x00000078             s2 <= 2ed4d48a
     429  1.1 0x0000007c             s3 <= 9d0a2001
     430  1.1 0x00000080             s4 <= 21394381
     431  1.1 0x00000084             s5 <= 73a755a0
     432  1.1 0x00000088             fp <= 0000038f
     434  1.1 0x0000008c             s2 <= 2ed4d0fb
     435  1.1 0x00000090             s3 <= 9d0a238e
     436  1.1 0x00000094             s4 <= 21394710
     437  1.1 0x00000098             s5 <= 73a75211
     438  1.1 0x0000009c             fp <= 0000038f
     440  1.1 0x000000a0             s2 <= d12b3294
     441  1.1 0x000000a4             s3 <= 9d0a2001
     442  1.1 0x000000a8             s4 <= 21394a9f
     443  1.1 0x000000ac             s5 <= 8c58b17e
     444  1.1 0x000000b0             fp <= 6d0289af
     445  1.1 0x000000b4             fp <= 9bd7571b
     446  1.1 0x000000b8             s3 <= 06dd771a
     447  1.1 0x000000bc             s6 <= 08d9dd3b
     448  1.1 0x000000c0             s6 <= 37aeaaa7
     449  1.1 0x000000c4             s3 <= 3173ddbd
     450  1.1 0x000000c8             fp <= 08d9dd3b
     451  1.1 0x000000cc             fp <= 37aeaaa7
     452  1.1 0x000000d0             fp <= 58e7f546
     453  1.1 0x000000d4             s3 <= 699428fb
     454  1.1 0x000000d8             fp <= c5ea7b66
     455  1.1 0x000000dc             fp <= f4bf48d2
     456  1.1 0x000000e0             fp <= 15f89371
     457  1.1 0x000000e4             s3 <= 7c6cbb8a
     458  1.1 0x000000e8             s4 <= 0000038f
     460  1.1 0x000000ec             s1 <= 6d0289af
     461  1.1 0x000000f0             s2 <= d12b2f05
     462  1.1 0x000000f4             s3 <= 7c6cb805
     463  1.1 0x000000f8             s4 <= 0000038f
     465  1.1 0x000000fc             s1 <= 6d028d3e
     466  1.1 0x00000100             s2 <= 2ed4d48a
     467  1.1 0x00000104             s3 <= 7c6cbb8a
     468  1.1 0x00000108             s5 <= 0000038f
     469  1.1 0x0000010c             t0 <= 00000000
     470  1.1 0x00000110             s1 <= 6d0290cd
     471  1.1 0x00000114             s2 <= 2ed4d0fb
     472  1.1 0x00000118             s3 <= 7c6cb805
     473  1.1 0x0000011c             s5 <= 0000038f
     474  1.1 0x00000120             t0 <= 00000000
     475  1.1 0x00000124             s1 <= 6d02945c
     476  1.1 0x00000128             s2 <= d12b3294
     477  1.1 0x0000012c             s3 <= 7c6cbb8a
     478  1.1 0x00000130             t1 <= 00000004
     479  1.1 0x00000134               
     480  1.1 0x00000048             fp <= 8debbd30
     481  1.1 0x0000004c             s1 <= 55ab5fc8
     482  1.1 0x00000050             s2 <= c6ef6016
     483  1.1 0x00000054             s3 <= 000ca9e1
     484  1.1 0x00000058             s4 <= 26914849
     485  1.1 0x0000005c             s5 <= 070a4a50
     486  1.1 0x00000060             fp <= e3971cf8
     487  1.1 0x00000064             s2 <= e358431e
     488  1.1 0x00000068             s3 <= e39bb519
     489  1.1 0x0000006c             s4 <= 0a286541
     490  1.1 0x00000070             s5 <= 23732d58
     491  1.1 0x00000074             fp <= 39427cc0
     492  1.1 0x00000078             s2 <= 55ea39a2
     493  1.1 0x0000007c             s3 <= dad9c9d9
     494  1.1 0x00000080             s4 <= 436ae201
     495  1.1 0x00000084             s5 <= 15cf4f68
     496  1.1 0x00000088             fp <= 0000038f
     498  1.1 0x0000008c             s2 <= 55ea3613
     499  1.1 0x00000090             s3 <= dad9ca56
     500  1.1 0x00000094             s4 <= 436ae590
     501  1.1 0x00000098             s5 <= 15cf4bd9
     502  1.1 0x0000009c             fp <= 0000038f
     504  1.1 0x000000a0             s2 <= aa15cd7c
     505  1.1 0x000000a4             s3 <= dad9c9d9
     506  1.1 0x000000a8             s4 <= 436ae91f
     507  1.1 0x000000ac             s5 <= ea30b7b6
     508  1.1 0x000000b0             fp <= 55ab6357
     509  1.1 0x000000b4             fp <= ab9595db
     510  1.1 0x000000b8             s3 <= 714c5c02
     511  1.1 0x000000bc             s6 <= 0140f5a3
     512  1.1 0x000000c0             s6 <= 572b2827
     513  1.1 0x000000c4             s3 <= 26677425
     514  1.1 0x000000c8             fp <= 0140f5a3
     515  1.1 0x000000cc             fp <= 572b2827
     516  1.1 0x000000d0             fp <= 9a961146
     517  1.1 0x000000d4             s3 <= bcf16563
     518  1.1 0x000000d8             fp <= f041710e
     519  1.1 0x000000dc             fp <= 462ba392
     520  1.1 0x000000e0             fp <= 89968cb1
     521  1.1 0x000000e4             s3 <= 3567e9d2
     522  1.1 0x000000e8             s4 <= 0000038f
     524  1.1 0x000000ec             s1 <= 55ab6357
     525  1.1 0x000000f0             s2 <= aa15c9ed
     526  1.1 0x000000f4             s3 <= 3567ea5d
     527  1.1 0x000000f8             s4 <= 0000038f
     529  1.1 0x000000fc             s1 <= 55ab66e6
     530  1.1 0x00000100             s2 <= 55ea39a2
     531  1.1 0x00000104             s3 <= 3567e9d2
     532  1.1 0x00000108             s5 <= 0000038f
     533  1.1 0x0000010c             t0 <= 00000000
     534  1.1 0x00000110             s1 <= 55ab6a75
     535  1.1 0x00000114             s2 <= 55ea3613
     536  1.1 0x00000118             s3 <= 3567ea5d
     537  1.1 0x0000011c             s5 <= 0000038f
     538  1.1 0x00000120             t0 <= 00000000
     539  1.1 0x00000124             s1 <= 55ab6e04
     540  1.1 0x00000128             s2 <= aa15cd7c
     541  1.1 0x0000012c             s3 <= 3567e9d2
     542  1.1 0x00000130             t1 <= 00000005
     543  1.1 0x00000134               
     544  1.1 0x00000048             fp <= 74767df0
     545  1.1 0x0000004c             s1 <= b6cc6bb8
     546  1.1 0x00000050             s2 <= 0cc9124e
     547  1.1 0x00000054             s3 <= 000ca9e1
     548  1.1 0x00000058             s4 <= 3293e2c9
     549  1.1 0x0000005c             s5 <= f90aaf90
     550  1.1 0x00000060             fp <= 2b42e9a8
     551  1.1 0x00000064             s2 <= e18628a6
     552  1.1 0x00000068             s3 <= 2b4e4049
     553  1.1 0x0000006c             s4 <= 5dd6cc71
     554  1.1 0x00000070             s5 <= cdc7c5e8
     555  1.1 0x00000074             fp <= e20f5560
     556  1.1 0x00000078             s2 <= 00892cba
     557  1.1 0x0000007c             s3 <= c9411529
     558  1.1 0x00000080             s4 <= 3fe621d1
     559  1.1 0x00000084             s5 <= 14478f78
     560  1.1 0x00000088             fp <= 0000038f
     562  1.1 0x0000008c             s2 <= 0089292b
     563  1.1 0x00000090             s3 <= c94116a6
     564  1.1 0x00000094             s4 <= 3fe62560
     565  1.1 0x00000098             s5 <= 14478be9
     566  1.1 0x0000009c             fp <= 0000038f
     568  1.1 0x000000a0             s2 <= ff76da64
     569  1.1 0x000000a4             s3 <= c9411529
     570  1.1 0x000000a8             s4 <= 3fe628ef
     571  1.1 0x000000ac             s5 <= ebb877a6
     572  1.1 0x000000b0             fp <= b6cc6f47
     573  1.1 0x000000b4             fp <= b75594e3
     574  1.1 0x000000b8             s3 <= 7e1481ca
     575  1.1 0x000000bc             s6 <= 6e22009b
     576  1.1 0x000000c0             s6 <= 6eab2637
     577  1.1 0x000000c4             s3 <= 10bfa7fd
     578  1.1 0x000000c8             fp <= 6e22009b
     579  1.1 0x000000cc             fp <= 6eab2637
     580  1.1 0x000000d0             fp <= ae914f26
     581  1.1 0x000000d4             s3 <= be2ee8db
     582  1.1 0x000000d8             fp <= 655dbade
     583  1.1 0x000000dc             fp <= 65e6e07a
     584  1.1 0x000000e0             fp <= a5cd0969
     585  1.1 0x000000e4             s3 <= 1be3e1b2
     586  1.1 0x000000e8             s4 <= 0000038f
     588  1.1 0x000000ec             s1 <= b6cc6f47
     589  1.1 0x000000f0             s2 <= ff76d6d5
     590  1.1 0x000000f4             s3 <= 1be3e23d
     591  1.1 0x000000f8             s4 <= 0000038f
     593  1.1 0x000000fc             s1 <= b6cc72d6
     594  1.1 0x00000100             s2 <= 00892cba
     595  1.1 0x00000104             s3 <= 1be3e1b2
     596  1.1 0x00000108             s5 <= 0000038f
     597  1.1 0x0000010c             t0 <= 00000000
     598  1.1 0x00000110             s1 <= b6cc7665
     599  1.1 0x00000114             s2 <= 0089292b
     600  1.1 0x00000118             s3 <= 1be3e23d
     601  1.1 0x0000011c             s5 <= 0000038f
     602  1.1 0x00000120             t0 <= 00000000
     603  1.1 0x00000124             s1 <= b6cc79f4
     604  1.1 0x00000128             s2 <= ff76da64
     605  1.1 0x0000012c             s3 <= 1be3e1b2
     606  1.1 0x00000130             t1 <= 00000006
     607  1.1 0x00000134               
     608  1.1 0x00000048             fp <= ca316b50
     609  1.1 0x0000004c             s1 <= 4941bd88
     610  1.1 0x00000050             s2 <= 3ff0286e
     611  1.1 0x00000054             s3 <= 000ca9e1
     612  1.1 0x00000058             s4 <= d30cfdb9
     613  1.1 0x0000005c             s5 <= d4fbee30
     614  1.1 0x00000060             fp <= 137328d8
     615  1.1 0x00000064             s2 <= 2c7cff96
     616  1.0 0x00000068             s3 <= 137f8139
     617  1.0 0x0000006c             s4 <= e6802691
     618  1.0 0x00000070             s5 <= c188c558
     619  1.0 0x00000074             fp <= 5cb4e660
     620  1.0 0x00000078             s2 <= 3037e6ca
     621  1.0 0x0000007c             s3 <= 4fcb6759
     622  1.0 0x00000080             s4 <= 43350cf1
     623  1.0 0x00000084             s5 <= 9b2c2108
     624  1.0 0x00000088             fp <= 0000038f
     626  1.1 0x0000008c             s2 <= 3037e33b
     627  1.0 0x00000090             s3 <= 4fcb64d6
     628  1.0 0x00000094             s4 <= 43351080
     629  1.0 0x00000098             s5 <= 9b2c1d79
     630  1.0 0x0000009c             fp <= 0000038f
     632  1.1 0x000000a0             s2 <= cfc82054
     633  1.1 0x000000a4             s3 <= 4fcb6759
     634  1.1 0x000000a8             s4 <= 4335140f
     635  1.1 0x000000ac             s5 <= 64d3e616
     636  1.1 0x000000b0             fp <= 4941c117
     637  1.1 0x000000b4             fp <= 7979a0c3
     638  1.0 0x000000b8             s3 <= 36b2c79a
     639  1.0 0x000000bc             s6 <= c2bb5e4b
     640  1.0 0x000000c0             s6 <= f2f33df7
     641  1.0 0x000000c4             s3 <= c441fa6d
     642  1.0 0x000000c8             fp <= c2bb5e4b
     643  1.0 0x000000cc             fp <= f2f33df7
     644  1.0 0x000000d0             fp <= 36285206
     645  1.0 0x000000d4             s3 <= f269a86b
     646  1.0 0x000000d8             fp <= 7f6a0f8e
     647  1.0 0x000000dc             fp <= afa1ef3a
     648  1.0 0x000000e0             fp <= f2d70349
     649  1.0 0x000000e4             s3 <= 00beab22
     650  1.0 0x000000e8             s4 <= 0000038f
     652  1.0 0x000000ec             s1 <= 4941c117
     653  1.0 0x000000f0             s2 <= cfc81cc5
     654  1.0 0x000000f4             s3 <= 00bea8ad
     655  1.0 0x000000f8             s4 <= 0000038f
     657  1.1 0x000000fc             s1 <= 4941c4a6
     658  1.1 0x00000100             s2 <= 3037e6ca
     659  1.1 0x00000104             s3 <= 00beab22
     660  1.0 0x00000108             s5 <= 0000038f
     661  1.0 0x0000010c             t0 <= 00000000
     662  1.0 0x00000110             s1 <= 4941c835
     663  1.0 0x00000114             s2 <= 3037e33b
     664  1.0 0x00000118             s3 <= 00bea8ad
     665  1.0 0x0000011c             s5 <= 0000038f
     666  1.0 0x00000120             t0 <= 00000000
     667  1.0 0x00000124             s1 <= 4941cbc4
     668  1.0 0x00000128             s2 <= cfc82054
     669  1.0 0x0000012c             s3 <= 00beab22
     670  1.0 0x00000130             t1 <= 00000007
     671  1.0 0x00000134               
     672  1.0 0x00000048             fp <= f02f5c50
     673  1.0 0x0000004c             s1 <= 44846728
     674  1.0 0x00000050             s2 <= a682fdfe
     675  1.0 0x00000054             s3 <= 000ca9e1
     676  1.0 0x00000058             s4 <= 8f9981f9
     677  1.0 0x0000005c             s5 <= 46a12130
     678  1.0 0x00000060             fp <= 34b3c378
     679  1.0 0x00000064             s2 <= 71cf3a86
     680  1.0 0x00000068             s3 <= 34bf6a99
     681  1.0 0x0000006c             s4 <= c44d4571
     682  1.0 0x00000070             s5 <= 11ed5db8
     683  1.0 0x00000074             fp <= 79382aa0
     684  1.0 0x00000078             s2 <= 0768f01a
     685  1.0 0x0000007c             s3 <= 4d874039
     686  1.0 0x00000080             s4 <= 3d857011
     687  1.0 0x00000084             s5 <= 674acce8
     688  1.0 0x00000088             fp <= 0000038f
     690  1.0 0x0000008c             s2 <= 0768ec8b
     691  1.0 0x00000090             s3 <= 4d8743b6
     692  1.0 0x00000094             s4 <= 3d8573a0
     693  1.0 0x00000098             s5 <= 674ac959
     694  1.0 0x0000009c             fp <= 0000038f
     696  1.0 0x000000a0             s2 <= f8971704
     697  1.0 0x000000a4             s3 <= 4d874039
     698  1.0 0x000000a8             s4 <= 3d85772f
     699  1.0 0x000000ac             s5 <= 98b53a36
     700  1.0 0x000000b0             fp <= 44846ab7
     701  1.0 0x000000b4             fp <= 4bed53b3
     702  1.0 0x000000b8             s3 <= 066a138a
     703  1.0 0x000000bc             s6 <= 9071badb
     704  1.0 0x000000c0             s6 <= 97daa3d7
     705  1.0 0x000000c4             s3 <= 91b0b05d
     706  1.0 0x000000c8             fp <= 9071badb
     707  1.0 0x000000cc             fp <= 97daa3d7
     708  1.0 0x000000d0             fp <= d5601b06
     709  1.0 0x000000d4             s3 <= 44d0ab5b
     710  1.0 0x000000d8             fp <= 19e4822e
     711  1.0 0x000000dc             fp <= 214d6b2a
     712  1.0 0x000000e0             fp <= 5ed2e259
     713  1.0 0x000000e4             s3 <= 1a024902
     714  1.0 0x000000e8             s4 <= 0000038f
     716  1.0 0x000000ec             s1 <= 44846ab7
     717  1.0 0x000000f0             s2 <= f8971375
     718  1.0 0x000000f4             s3 <= 1a024a8d
     719  1.0 0x000000f8             s4 <= 0000038f
     721  1.0 0x000000fc             s1 <= 44846e46
     722  1.0 0x00000100             s2 <= 0768f01a
     723  1.0 0x00000104             s3 <= 1a024902
     724  1.0 0x00000108             s5 <= 0000038f
     725  1.0 0x0000010c             t0 <= 00000000
     726  1.0 0x00000110             s1 <= 448471d5
     727  1.0 0x00000114             s2 <= 0768ec8b
     728  1.0 0x00000118             s3 <= 1a024a8d
     729  1.0 0x0000011c             s5 <= 0000038f
     730  1.0 0x00000120             t0 <= 00000000
     731  1.0 0x00000124             s1 <= 44847564
     732  1.0 0x00000128             s2 <= f8971704
     733  1.0 0x0000012c             s3 <= 1a024902
     734  1.0 0x00000130             t1 <= 00000008
     735  1.0 0x00000134               
     736  1.0 0x00000048             fp <= 1699d190
     737  1.0 0x0000004c             s1 <= 9cc65208
     738  1.0 0x00000050             s2 <= 8e21ce1e
     739  1.0 0x00000054             s3 <= 000ca9e1
     740  1.0 0x00000058             s4 <= 630d0a19
     741  1.0 0x0000005c             s5 <= 503daff0
     742  1.0 0x00000060             fp <= b3602398
     743  1.0 0x00000064             s2 <= dac1aa86
     744  1.0 0x00000068             s3 <= b36c8a79
     745  1.0 0x0000006c             s4 <= 166d2db1
     746  1.0 0x00000070             s5 <= 9cdd8c58
     747  1.0 0x00000074             fp <= 502675a0
     748  1.0 0x00000078             s2 <= 7564cb1a
     749  1.0 0x0000007c             s3 <= e34affd9
     750  1.0 0x00000080             s4 <= 6693a351
     751  1.0 0x00000084             s5 <= b348e948
     752  1.0 0x00000088             fp <= 0000038f
     754  1.0 0x0000008c             s2 <= 7564c78b
     755  1.0 0x00000090             s3 <= e34afc56
     756  1.0 0x00000094             s4 <= 6693a6e0
     757  1.0 0x00000098             s5 <= b348e5b9
     758  1.0 0x0000009c             fp <= 0000038f
     760  1.0 0x000000a0             s2 <= 8a9b3c04
     761  1.0 0x000000a4             s3 <= e34affd9
     762  1.0 0x000000a8             s4 <= 6693aa6f
     763  1.0 0x000000ac             s5 <= 4cb71dd6
     764  1.0 0x000000b0             fp <= 9cc65597
     765  1.0 0x000000b4             fp <= 122b1993
     766  1.0 0x000000b8             s3 <= f161e64a
     767  1.0 0x000000bc             s6 <= aef16b9b
     768  1.0 0x000000c0             s6 <= 24562f97
     769  1.0 0x000000c4             s3 <= d537c9dd
     770  1.0 0x000000c8             fp <= aef16b9b
     771  1.0 0x000000cc             fp <= 24562f97
     772  1.0 0x000000d0             fp <= 8ae9da06
     773  1.0 0x000000d4             s3 <= 5fde13db
     774  1.0 0x000000d8             fp <= 27b02c0e
     775  1.0 0x000000dc             fp <= 9d14f00a
     776  1.0 0x000000e0             fp <= 03a89a79
     777  1.0 0x000000e4             s3 <= 5c7689a2
     778  1.0 0x000000e8             s4 <= 0000038f
     780  1.0 0x000000ec             s1 <= 9cc65597
     781  1.0 0x000000f0             s2 <= 8a9b3875
     782  1.0 0x000000f4             s3 <= 5c768a2d
     783  1.0 0x000000f8             s4 <= 0000038f
     785  1.0 0x000000fc             s1 <= 9cc65926
     786  1.0 0x00000100             s2 <= 7564cb1a
     787  1.0 0x00000104             s3 <= 5c7689a2
     788  1.0 0x00000108             s5 <= 0000038f
     789  1.0 0x0000010c             t0 <= 00000000
     790  1.0 0x00000110             s1 <= 9cc65cb5
     791  1.0 0x00000114             s2 <= 7564c78b
     792  1.0 0x00000118             s3 <= 5c768a2d
     793  1.0 0x0000011c             s5 <= 0000038f
     794  1.0 0x00000120             t0 <= 00000000
     795  1.0 0x00000124             s1 <= 9cc66044
     796  1.0 0x00000128             s2 <= 8a9b3c04
     797  1.0 0x0000012c             s3 <= 5c7689a2
     798  1.0 0x00000130             t1 <= 00000009
     799  1.0 0x00000134               
     800  1.0 0x00000048             fp <= e2d57110
     801  1.0 0x0000004c             s1 <= e3321e88
     802  1.0 0x00000050             s2 <= 09d3c77e
     803  1.0 0x00000054             s3 <= 000ca9e1
     804  1.0 0x00000058             s4 <= 4eb35a59
     805  1.0 0x0000005c             s5 <= 3707a070
     806  1.0 0x00000060             fp <= c6078f98
     807  1.0 0x00000064             s2 <= 43cc37e6
     808  1.0 0x00000068             s3 <= c60b2679
     809  1.0 0x0000006c             s4 <= 14bae9f1
     810  1.0 0x00000070             s5 <= 710010d8
     811  1.0 0x00000074             fp <= a939ae20
     812  1.0 0x00000078             s2 <= 656d763a
     813  1.0 0x0000007c             s3 <= 6f328859
     814  1.0 0x00000080             s4 <= bdf49811
     815  1.0 0x00000084             s5 <= 38399d48
     816  1.0 0x00000088             fp <= 0000038f
     818  1.0 0x0000008c             s2 <= 656d72ab
     819  1.0 0x00000090             s3 <= 6f328bd6
     820  1.0 0x00000094             s4 <= bdf49ba0
     821  1.0 0x00000098             s5 <= 383999b9
     822  1.0 0x0000009c             fp <= 0000038f
     824  1.0 0x000000a0             s2 <= 9a9290e4
     825  1.0 0x000000a4             s3 <= 6f328859
     826  1.0 0x000000a8             s4 <= bdf49f2f
     827  1.0 0x000000ac             s5 <= c7c669d6
     828  1.0 0x000000b0             fp <= e3322217
     829  1.0 0x000000b4             fp <= 489f9133
     830  1.0 0x000000b8             s3 <= 27ad196a
     831  1.0 0x000000bc             s6 <= 2bd1afbb
     832  1.0 0x000000c0             s6 <= 913f1ed7
     833  1.0 0x000000c4             s3 <= b69207bd
     834  1.0 0x000000c8             fp <= 2bd1afbb
     835  1.0 0x000000cc             fp <= 913f1ed7
     836  1.0 0x000000d0             fp <= 4f33be06
     837  1.0 0x000000d4             s3 <= f9a1b9bb
     838  1.0 0x000000d8             fp <= 3265dc8e
     839  1.0 0x000000dc             fp <= 97d34baa
     840  1.0 0x000000e0             fp <= 55c7ead9
     841  1.0 0x000000e4             s3 <= ac665362
     842  1.0 0x000000e8             s4 <= 0000038f
     844  1.0 0x000000ec             s1 <= e3322217
     845  1.0 0x000000f0             s2 <= 9a928d55
     846  1.0 0x000000f4             s3 <= ac6650ed
     847  1.0 0x000000f8             s4 <= 0000038f
     849  1.0 0x000000fc             s1 <= e33225a6
     850  1.0 0x00000100             s2 <= 656d763a
     851  1.0 0x00000104             s3 <= ac665362
     852  1.0 0x00000108             s5 <= 0000038f
     853  1.0 0x0000010c             t0 <= 00000000
     854  1.0 0x00000110             s1 <= e3322935
     855  1.0 0x00000114             s2 <= 656d72ab
     856  1.0 0x00000118             s3 <= ac6650ed
     857  1.0 0x0000011c             s5 <= 0000038f
     858  1.0 0x00000120             t0 <= 00000000
     859  1.0 0x00000124             s1 <= e3322cc4
     860  1.0 0x00000128             s2 <= 9a9290e4
     861  1.0 0x0000012c             s3 <= ac665362
     862  1.0 0x00000130             t1 <= 0000000a
     863  1.0 0x00000134               
     868  1.0 0x00000138             sp <= 00002ffc
     869  1.0 0x0000013c               
     874  1.1 0x00000010               
$finish called at time : 20208666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 6857.703 ; gain = 0.000 ; free physical = 2345 ; free virtual = 20786
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 6857.703 ; gain = 0.000 ; free physical = 2345 ; free virtual = 20786
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 6857.703 ; gain = 0.000 ; free physical = 2345 ; free virtual = 20786
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 30 14:49:20 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 14:50:28 2019...
