#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: LAPTOP-HH0DB6L7
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri Oct 13 16:56:29 2023
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.idf' ...
IP Compiler exited.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.idf' ...
Process exit normally.
C: Flow-2006: Fic file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/synthesize/tinyriscv_soc_top_syn.fic". 
Process exit normally.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf' ...
C: Flow-2008: IP file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v". 


Process "Compile" started.
Current time: Sat Oct 14 21:22:26 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable SystemVerilog features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 18)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Analyzing module ifu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v(line number: 20)] Analyzing module exu_mem (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v(line number: 23)] Analyzing module exu_alu_datapath (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v(line number: 20)] Analyzing module exu_commit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 20)] Analyzing module ifu_idu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 20)] Analyzing module idu_exu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v(line number: 20)] Analyzing module gen_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 20)] Analyzing module gpr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Analyzing module vld_rdy (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 55)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 22)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 21)] Analyzing module idu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 20)] Analyzing module tinyriscv_core (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number: 22)] Analyzing module divider (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 20)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 20)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 20)] Analyzing module rst_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v(line number: 21)] Analyzing module pipe_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Analyzing module gen_en_dffnr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v(line number: 20)] Analyzing module exu_dispatch (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 20)] Analyzing module exu_muldiv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 21)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 18)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 42)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 46)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 50)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 67)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 68)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 69)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 88)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 21)] Analyzing module exu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram1 (library work)
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 18)] Analyzing module ram1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram2 (library work)
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 18)] Analyzing module ram2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.689s wall, 0.016s user + 0.031s system = 0.047s CPU (2.8%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 48)] Elaborating instance pll1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 243)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 118)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 121)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 122)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 123)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 124)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 125)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 126)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 127)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 128)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 129)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 134)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 135)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 136)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 137)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 138)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 139)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 140)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[12] in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 179)] Elaborating instance u_rst_ctrl
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 20)] Elaborating module rst_ctrl
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 37)] Elaborating instance ext_rst_sync
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 18)] Elaborating module gen_ticks_sync
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync} parameter value:
    DP = 32'b00000000000000000000000000000010
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 37)] Elaborating instance rst_0_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync.rst_0_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 39)] Elaborating instance rst_0_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync.rst_0_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 192)] Elaborating instance u_tinyriscv_core
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 20)] Elaborating module tinyriscv_core
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 139)] Elaborating instance u_ifu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Elaborating module ifu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 83)] Elaborating instance pc_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu.pc_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Give an initial value for the no drive output pin inst_valid_o in graph of sdm module ifu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 160)] Elaborating instance u_pipe_ctrl
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v(line number: 21)] Elaborating module pipe_ctrl
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 174)] Elaborating instance u_gpr_reg
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 20)] Elaborating module gpr_reg
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 186)] Elaborating instance u_csr_reg
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 202)] Elaborating instance u_ifu_idu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 20)] Elaborating module ifu_idu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 40)] Elaborating instance inst_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu_idu.inst_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 45)] Elaborating instance inst_addr_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu_idu.inst_addr_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 214)] Elaborating instance u_idu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 21)] Elaborating module idu
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 268)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 234)] Elaborating instance u_idu_exu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 20)] Elaborating module idu_exu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 52)] Elaborating instance info_bus_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.info_bus_ff} parameter value:
    DW = 32'b00000000000000000000000000010011
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 57)] Elaborating instance imm_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.imm_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 62)] Elaborating instance pc_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.pc_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 67)] Elaborating instance rs1_rdata_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rs1_rdata_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 72)] Elaborating instance rs2_rdata_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rs2_rdata_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 77)] Elaborating instance rd_waddr_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rd_waddr_ff} parameter value:
    DW = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 82)] Elaborating instance rd_we_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rd_we_ff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 87)] Elaborating instance inst_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.inst_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 257)] Elaborating instance u_exu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 21)] Elaborating module exu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 143)] Elaborating instance u_exu_dispatch
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v(line number: 20)] Elaborating module exu_dispatch
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 231)] Elaborating instance u_exu_alu_datapath
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v(line number: 23)] Elaborating module exu_alu_datapath
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 283)] Elaborating instance u_exu_mem
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v(line number: 20)] Elaborating module exu_mem
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 315)] Elaborating instance u_exu_muldiv
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 20)] Elaborating module exu_muldiv
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 49)] Elaborating instance u_divider
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number: 22)] Elaborating module divider
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 63)] Elaborating instance mul_op1_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_op1_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 65)] Elaborating instance mul_op2_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_op2_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 69)] Elaborating instance mul_ready_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_ready_ff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 335)] Elaborating instance u_exu_commit
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v(line number: 20)] Elaborating module exu_commit
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 297)] Elaborating instance u_clint
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 21)] Elaborating module clint
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 78)] Elaborating instance pc_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.pc_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 81)] Elaborating instance if_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.if_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 84)] Elaborating instance id_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.id_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 87)] Elaborating instance ex_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.ex_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 225)] Elaborating instance u_rom
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Module instance {tinyriscv_soc_top.u_rom} parameter value:
    DP = 32'b00000000000000000000010000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 53)] Elaborating instance rom111
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 18)] Elaborating module ram1
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 130)] Elaborating instance U_ipml_spram_ram1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram1
I: Module instance {tinyriscv_soc_top.u_rom.rom111.U_ipml_spram_ram1} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001110
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[26] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[35] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[26] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[35] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 65)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.u_rom.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 45)] Elaborating instance vld_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_rom.u_vld_rdy.vld_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 242)] Elaborating instance u_ram
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Module instance {tinyriscv_soc_top.u_ram} parameter value:
    DP = 32'b00000000000000000001000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 54)] Elaborating instance ram222
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 18)] Elaborating module ram2
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 130)] Elaborating instance U_ipml_spram_ram2
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram2
I: Module instance {tinyriscv_soc_top.u_ram.ram222.U_ipml_spram_ram2} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = TRANSPARENT_WRITE
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[26] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[35] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[26] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[35] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 65)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.u_ram.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 257)] Elaborating instance timer_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 20)] Elaborating module timer
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 159)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.timer_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 273)] Elaborating instance uart_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 20)] Elaborating module uart
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 459)] Elaborating instance spi1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Elaborating module spi
I: Module instance {tinyriscv_soc_top.uart_0.spi1} parameter value:
    SPI_CTRL = 8'b00100000
    SPI_DATA = 8'b00100100
    SPI_STATUS = 8'b00101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 487)] Elaborating instance spi2
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Elaborating module spi
I: Module instance {tinyriscv_soc_top.uart_0.spi2} parameter value:
    SPI_CTRL = 8'b00110000
    SPI_DATA = 8'b00110100
    SPI_STATUS = 8'b00111000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 713)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.uart_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 323)] Elaborating instance gpio_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 18)] Elaborating module gpio
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 145)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.gpio_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 345)] Elaborating instance u_jtag_top
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 20)] Elaborating module jtag_top
I: Module instance {tinyriscv_soc_top.u_jtag_top} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 73)] Elaborating instance u_jtag_driver
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 18)] Elaborating module jtag_driver
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    IDCODE_VERSION = 4'b0001
    IDCODE_PART_NUMBER = 16'b1110001000000000
    IDCODE_MANUFLD = 11'b10100110111
    DTM_VERSION = 4'b0001
    IR_BITS = 32'b00000000000000000000000000000101
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
    SHIFT_REG_BITS = 32'b00000000000000000000000000101000
    TEST_LOGIC_RESET = 4'b0000
    RUN_TEST_IDLE = 4'b0001
    SELECT_DR = 4'b0010
    CAPTURE_DR = 4'b0011
    SHIFT_DR = 4'b0100
    EXIT1_DR = 4'b0101
    PAUSE_DR = 4'b0110
    EXIT2_DR = 4'b0111
    UPDATE_DR = 4'b1000
    SELECT_IR = 4'b1001
    CAPTURE_IR = 4'b1010
    SHIFT_IR = 4'b1011
    EXIT1_IR = 4'b1100
    PAUSE_IR = 4'b1101
    EXIT2_IR = 4'b1110
    UPDATE_IR = 4'b1111
    REG_BYPASS = 5'b11111
    REG_IDCODE = 5'b00001
    REG_DMI = 5'b10001
    REG_DTMCS = 5'b10000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 267)] Elaborating instance tx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver.tx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 280)] Elaborating instance rx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver.rx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 91)] Elaborating instance u_jtag_dm
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 22)] Elaborating module jtag_dm
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
    SHIFT_REG_BITS = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 358)] Elaborating instance tx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm.tx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 371)] Elaborating instance rx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm.rx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Elaborating instance u_rib
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Elaborating module rib
I: Module instance {tinyriscv_soc_top.u_rib} parameter value:
    MASTER_NUM = 32'b00000000000000000000000000000011
    SLAVE_NUM = 32'b00000000000000000000000000000101
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_req_rdy_o in graph of sdm module rib
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_rsp_vld_o in graph of sdm module rib
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_data_o in graph of sdm module rib
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 345)] Net jtag_reg_data_i connected to input port of module instance tinyriscv_soc_top.u_jtag_top has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_addr_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_data_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_sel_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_req_vld_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_rsp_rdy_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_we_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.211s wall, 0.172s user + 0.031s system = 0.203s CPU (96.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.115s wall, 0.109s user + 0.000s system = 0.109s CPU (95.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 135)] Feedback mux created for signal 'rx_data_r'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 1.431s wall, 0.781s user + 0.656s system = 1.438s CPU (100.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (81.0%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.110s wall, 0.109s user + 0.000s system = 0.109s CPU (99.6%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N35 N100 tx_start 
S0(0001)-->S1(0010): xx1
S0(0001)-->S0(0001): xx0
S1(0010)-->S1(0010): 0xx
S1(0010)-->S2(0100): 1xx
S2(0100)-->S2(0100): x0x
S2(0100)-->S3(1000): x1x
S3(1000)-->S3(1000): 0xx
S3(1000)-->S0(0001): 1xx

I: FSM csr_state_fsm[4:0] inferred.
FSM csr_state_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N150 N179 
S0(00001)-->S2(00100): x1
S0(00001)-->S3(01000): 1x
S1(00010)-->S4(10000): xx
S2(00100)-->S1(00010): xx
S4(10000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S4(10000)-->S0(00001): xx

I: FSM jtag_state_fsm[3:0] inferred.
FSM jtag_state_fsm[3:0] STG:
Number of reachable states: 16
Input nets: jtag_TMS 
S0(0000)-->S0(0000): 1
S1(0001)-->S2(0010): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S2(0010)-->S9(1001): 1
S3(0011)-->S5(0101): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S2(0010): 1
S9(1001)-->S0(0000): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S15(1111)-->S1(0001): 0
S15(1111)-->S2(0010): 1
S12(1100)-->S15(1111): 1
S14(1110)-->S15(1111): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: rx_valid 
S0(001)-->S1(010): 1
S1(010)-->S2(100): x
S2(100)-->S0(001): x

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N9 req_i 
S0(001)-->S1(010): x1
S0(001)-->S0(001): x0
S1(010)-->S1(010): 1x
S1(010)-->S2(100): 0x
S2(100)-->S2(100): 0x
S2(100)-->S0(001): 1x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: req 
S0(01)-->S1(10): 1
S1(10)-->S1(10): 1
S0(01)-->S0(01): 0
S1(10)-->S0(01): 0

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N204 N229 start_i 
S0(0001)-->S1(0010): xx1
S1(0010)-->S0(0001): x0x
S1(0010)-->S0(0001): xx0
S1(0010)-->S2(0100): x11
S2(0100)-->S0(0001): xx0
S2(0100)-->S3(1000): 1x1
S3(1000)-->S0(0001): xxx

Executing : FSM inference successfully. Time elapsed: 0.139s wall, 0.047s user + 0.094s system = 0.141s CPU (101.5%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N135 (bmsWIDEMUX).
I: Constant propagation done on N41 (bmsWIDEMUX).
I: Constant propagation done on N81 (bmsWIDEMUX).
I: Constant propagation done on N121 (bmsWIDEMUX).
I: Constant propagation done on N161 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N30 (bmsWIDEMUX).
I: Constant propagation done on N40 (bmsWIDEMUX).
I: Constant propagation done on N31 (bmsWIDEMUX).
I: Constant propagation done on N43 (bmsWIDEMUX).
I: Constant propagation done on N45 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.358s wall, 0.344s user + 0.000s system = 0.344s CPU (96.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Sat Oct 14 21:22:32 2023
Action compile: Peak memory pool usage is 176 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Oct 14 21:22:33 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:jtag_TCK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name tinyriscv_soc_top|jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name tinyriscv_soc_top|jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group tinyriscv_soc_top|jtag_TCK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group tinyriscv_soc_top|jtag_TCK successfully.
C: SDC-2025: Clock source 'n:clk_in' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name tinyriscv_soc_top|clk_in [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name tinyriscv_soc_top|clk_in [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group tinyriscv_soc_top|clk_in
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group tinyriscv_soc_top|clk_in successfully.
C: SDC-2025: Clock source 'n:pll1/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins pll1/u_pll_e1:CLKOUT1
Executing : get_pins pll1/u_pll_e1:CLKOUT1 successfully.
Executing : create_clock -name pll|pll1/u_pll_e1/CLKOUT1 [get_pins pll1/u_pll_e1:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll|pll1/u_pll_e1/CLKOUT1 [get_pins pll1/u_pll_e1:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll|pll1/u_pll_e1/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll|pll1/u_pll_e1/CLKOUT1 successfully.
Start pre-mapping.
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'csr_state_fsm[4:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number:112)] The user initial state for regs on FSM csr_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'csr_state_fsm[4:0]':
I: from  u_tinyriscv_core/u_clint/csr_state[4] u_tinyriscv_core/u_clint/csr_state[3] u_tinyriscv_core/u_clint/csr_state[2] u_tinyriscv_core/u_clint/csr_state[1] u_tinyriscv_core/u_clint/csr_state[0]
I: to  u_tinyriscv_core/u_clint/csr_state_4 u_tinyriscv_core/u_clint/csr_state_3 u_tinyriscv_core/u_clint/csr_state_2 u_tinyriscv_core/u_clint/csr_state_1 u_tinyriscv_core/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number:66)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[3] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[2] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[1] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[0]
I: to  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_3 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_2 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_1 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number:226)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  uart_0/state[3] uart_0/state[2] uart_0/state[1] uart_0/state[0]
I: to  uart_0/state_3 uart_0/state_2 uart_0/state_1 uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number:152)] The user initial state for regs on FSM state_fsm[2:0] is 001 and be encoded 001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/state[2] u_jtag_top/u_jtag_dm/state[1] u_jtag_top/u_jtag_dm/state[0]
I: to  u_jtag_top/u_jtag_dm/state_2 u_jtag_top/u_jtag_dm/state_1 u_jtag_top/u_jtag_dm/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number:52)] The user initial state for regs on FSM state_fsm[2:0] is 001 and be encoded 001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/tx/state[2] u_jtag_top/u_jtag_dm/tx/state[1] u_jtag_top/u_jtag_dm/tx/state[0]
I: to  u_jtag_top/u_jtag_dm/tx/state_2 u_jtag_top/u_jtag_dm/tx/state_1 u_jtag_top/u_jtag_dm/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number:48)] The user initial state for regs on FSM state_fsm[1:0] is 01 and be encoded 01.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_jtag_top/u_jtag_dm/rx/state[1] u_jtag_top/u_jtag_dm/rx/state[0]
I: to  u_jtag_top/u_jtag_dm/rx/state_1 u_jtag_top/u_jtag_dm/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'jtag_state_fsm[3:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number:130)] The user initial state for regs on FSM jtag_state_fsm[3:0] is 0000 and be encoded 0000000000000001.
I: Encoding table of FSM 'jtag_state_fsm[3:0]':
I: from  u_jtag_top/u_jtag_driver/jtag_state[3] u_jtag_top/u_jtag_driver/jtag_state[2] u_jtag_top/u_jtag_driver/jtag_state[1] u_jtag_top/u_jtag_driver/jtag_state[0]
I: to  u_jtag_top/u_jtag_driver/jtag_state_15 u_jtag_top/u_jtag_driver/jtag_state_14 u_jtag_top/u_jtag_driver/jtag_state_13 u_jtag_top/u_jtag_driver/jtag_state_12 u_jtag_top/u_jtag_driver/jtag_state_11 u_jtag_top/u_jtag_driver/jtag_state_10 u_jtag_top/u_jtag_driver/jtag_state_9 u_jtag_top/u_jtag_driver/jtag_state_8 u_jtag_top/u_jtag_driver/jtag_state_7 u_jtag_top/u_jtag_driver/jtag_state_6 u_jtag_top/u_jtag_driver/jtag_state_5 u_jtag_top/u_jtag_driver/jtag_state_4 u_jtag_top/u_jtag_driver/jtag_state_3 u_jtag_top/u_jtag_driver/jtag_state_2 u_jtag_top/u_jtag_driver/jtag_state_1 u_jtag_top/u_jtag_driver/jtag_state_0
I: 0000 => 0000000000000001
I: 0001 => 0000000000000010
I: 0010 => 0000000000000100
I: 0011 => 0000000000001000
I: 0100 => 0000000000010000
I: 0101 => 0000000000100000
I: 0110 => 0000000001000000
I: 0111 => 0000000010000000
I: 1000 => 0000000100000000
I: 1001 => 0000001000000000
I: 1010 => 0000010000000000
I: 1011 => 0000100000000000
I: 1100 => 0001000000000000
I: 1101 => 0010000000000000
I: 1110 => 0100000000000000
I: 1111 => 1000000000000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number:52)] The user initial state for regs on FSM state_fsm[2:0] is 001 and be encoded 001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_jtag_top/u_jtag_driver/tx/state[2] u_jtag_top/u_jtag_driver/tx/state[1] u_jtag_top/u_jtag_driver/tx/state[0]
I: to  u_jtag_top/u_jtag_driver/tx/state_2 u_jtag_top/u_jtag_driver/tx/state_1 u_jtag_top/u_jtag_driver/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number:48)] The user initial state for regs on FSM state_fsm[1:0] is 01 and be encoded 01.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_jtag_top/u_jtag_driver/rx/state[1] u_jtag_top/u_jtag_driver/rx/state[0]
I: to  u_jtag_top/u_jtag_driver/rx/state_1 u_jtag_top/u_jtag_driver/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst cause[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst csr_waddr_o[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst count[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dcsr[31:0] at 0 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.487s wall, 0.453s user + 0.016s system = 0.469s CPU (96.3%)

Start mod-gen.
W: Public-4008: Instance 'u_idu_exu/inst_ff/qout_r[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'tx/idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_addr[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_wdata[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_we' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_dm/tx/req_data[39:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_dm/tx/req_data[39:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/rx/recv_data[39:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/rx/recv_data[39:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/dm_resp_data[39:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/dm_resp_data[39:0] at 1 that is stuck at constant 0.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit1_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit2_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit1_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed inst uart_0/uart_baud[31:16] which is redundant to gpio_0/gpio_data[31:16] (type bmsWIDEDFFCPE)
I: Removed inst uart_0/uart_tx[31:8] which is redundant to timer_0/timer_ctrl[31:8] (type bmsWIDEDFFCPE)
I: Removed inst uart_0/uart_ctrl[31:8] which is redundant to timer_0/timer_ctrl[31:8] (type bmsWIDEDFFCPE)
I: Removed inst uart_0/uart_rx[31:8] which is redundant to timer_0/timer_ctrl[31:8] (type bmsWIDEDFFCPE)
Executing : mod-gen successfully. Time elapsed: 1.106s wall, 1.094s user + 0.016s system = 1.109s CPU (100.3%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 29 that is stuck at constant 0.
I: Removed bmsWIDEMUX inst u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_18 that is redundant to u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_17
I: Removed bmsWIDEDFFCPE inst u_tinyriscv_core/u_ifu/pc_prev[31:0] that is redundant to u_tinyriscv_core/u_ifu/pc_dff/qout_r[31:0]
Executing : logic-optimization successfully. Time elapsed: 9.293s wall, 8.422s user + 0.875s system = 9.297s CPU (100.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/rx/recv_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/rx/recv_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/tx/req_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/tx/req_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/dm_resp_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/dm_resp_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/op_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[0] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[23] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[24] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[0] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[6] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[7] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[15] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[16] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[17] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[21] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[22] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[31] that is stuck at constant 0.
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_we_o that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[8] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[9] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[11] that is redundant to u_jtag_top/u_jtag_dm/dmstatus[10]
Executing : tech-mapping phase 1 successfully. Time elapsed: 1.132s wall, 1.094s user + 0.031s system = 1.125s CPU (99.3%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 9.621s wall, 9.406s user + 0.203s system = 9.609s CPU (99.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.774s wall, 0.750s user + 0.031s system = 0.781s CPU (100.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.795s wall, 0.781s user + 0.016s system = 0.797s CPU (100.3%)

W: Unable to honor max fanout constraint for gtp_inv driven net N24
W: Unable to honor max fanout constraint for gtp_inv driven net N24

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                       4 uses
GTP_DFF_C                   391 uses
GTP_DFF_CE                 1388 uses
GTP_DFF_E                  1072 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                    30 uses
GTP_DFF_RE                  168 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                   48 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                     11 uses
GTP_LUT2                    564 uses
GTP_LUT3                    473 uses
GTP_LUT4                    427 uses
GTP_LUT5                   1060 uses
GTP_LUT5CARRY               631 uses
GTP_LUT5M                  1360 uses
GTP_MUX2LUT6                336 uses
GTP_MUX2LUT7                160 uses
GTP_PLL_E1                    1 use

I/O ports: 25
GTP_INBUF                   8 uses
GTP_IOBUF                   8 uses
GTP_OUTBUF                  9 uses

Mapping Summary:
Total LUTs: 4526 of 17536 (25.81%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 4526
Total Registers: 3076 of 26304 (11.69%)
Total Latches: 0

DRM18K:
Total DRM18K = 48.0 of 48 (100.00%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 25 of 240 (10.42%)


Overview of Control Sets:

Number of unique control sets : 125

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 5                 0
  [2, 4)      | 5        | 1                 4
  [4, 6)      | 13       | 8                 5
  [6, 8)      | 3        | 2                 1
  [8, 10)     | 33       | 18                15
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 66       | 33                33
--------------------------------------------------------------
  The maximum fanout: 352
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                400
  NO              YES               NO                 30
  YES             NO                NO                 1072
  YES             NO                YES                1401
  YES             YES               NO                 169
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'tinyriscv_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to tinyriscv_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock tinyriscv_soc_top|clk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi2_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:31s
Action synthesize: CPU time elapsed is 0h:0m:27s
Action synthesize: Process CPU time elapsed is 0h:0m:27s
Current time: Sat Oct 14 21:23:03 2023
Action synthesize: Peak memory pool usage is 372 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Oct 14 21:23:03 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

License checkout: fabric_inserter
E: Inserter-0017: No Debug Core.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Sat Oct 14 21:23:07 2023
Action dev_map: Peak memory pool usage is 236 MB
Process exit normally.
File "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/synthesize/tinyriscv_soc_top_syn.fic" has been removed from project successfully. 


Process "Device Map" started.
Current time: Sat Oct 14 21:23:59 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'tinyriscv_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk in design, driver pin CLKOUT1(instance pll1/u_pll_e1) -> load pin CLK(instance gpio_0/data_r[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_jtag_TCK in design, driver pin O(instance jtag_TCK_ibuf) -> load pin I(instance u_jtag_top/u_jtag_driver/N358).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: timer_0/N5.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: timer_0/N17_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: uart_0/N35.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N126_1_0/gateop, insts:16.
I: Infer CARRY group, base inst: uart_0/N179.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N182_1_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_jtag_top/u_jtag_dm/N20_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_csr_reg/N3_1_1/gateop, insts:63.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_gpr_reg/N252.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_gpr_reg/N260.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N1_1.fsub_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N2.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N4.fsub_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N110_1.fsub_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N112_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_ifu/N13_1_0/gateop, insts:30.
I: Infer CARRY group, base inst: uart_0/spi1/N20.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: uart_0/spi1/N23_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/spi2/N20.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: uart_0/spi2/N23_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N0_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N17_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N19_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N38_1.fsub_2/gateop, insts:62.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm, insts:4.
Device mapping done.
Total device mapping takes 1.23 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                 
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 3076     | 26304         | 12                 
| LUT                   | 4526     | 17536         | 26                 
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 48       | 48            | 100                
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 25       | 240           | 11                 
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'tinyriscv_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/device_map/tinyriscv_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Sat Oct 14 21:24:05 2023
Action dev_map: Peak memory pool usage is 286 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Oct 14 21:24:06 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {gpio[0]} LOC=U11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[0]} LOC=U11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[1]} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[1]} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[2]} LOC=T13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[2]} LOC=T13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[3]} LOC=R13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[3]} LOC=R13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[4]} LOC=P13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[4]} LOC=P13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[5]} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[5]} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[6]} LOC=R15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[6]} LOC=R15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[7]} LOC=R14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[7]} LOC=R14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {halted_ind} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {halted_ind} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {jtag_TDO} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {jtag_TDO} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_clk} LOC=U17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_clk} LOC=U17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_mosi} LOC=U18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_mosi} LOC=U18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_ss} LOC=M13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_ss} LOC=M13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_clk} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=L13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_mosi} LOC=L13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_ss} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_ss} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {uart_tx_pin} LOC=R18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx_pin} LOC=R18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk_in} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_in} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TCK} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TCK} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TDI} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TDI} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TMS} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TMS} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_ext_i} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_ext_i} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi2_miso} LOC=M14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi2_miso} LOC=M14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_miso} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx_pin} LOC=N14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx_pin} LOC=N14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance pll1/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 26%.
Wirelength after clock region global placement is 72069.
1st GP placement takes 7.50 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.08 sec.

Pre global placement takes 8.59 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_151_102.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_151_46.
Placed fixed group with base inst gpio_tri[2]/opit_1 on IOL_151_13.
Placed fixed group with base inst gpio_tri[3]/opit_1 on IOL_151_14.
Placed fixed group with base inst gpio_tri[4]/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_18.
Placed fixed group with base inst halted_ind_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_73.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_82.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ext_i_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi2_clk_obuf/opit_1 on IOL_151_77.
Placed fixed group with base inst spi2_miso_ibuf/opit_1 on IOL_151_145.
Placed fixed group with base inst spi2_mosi_obuf/opit_1 on IOL_151_78.
Placed fixed group with base inst spi2_ss_obuf/opit_1 on IOL_151_146.
Placed fixed group with base inst spi_clk_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst spi_miso_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst spi_mosi_obuf/opit_1 on IOL_151_162.
Placed fixed group with base inst spi_ss_obuf/opit_1 on IOL_151_45.
Placed fixed group with base inst uart_rx_pin_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst uart_tx_pin_obuf/opit_1 on IOL_151_49.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance pll1/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 494955.
	1 iterations finished.
	Final slack 494955.
Super clustering done.
Design Utilization : 26%.
2nd GP placement takes 7.34 sec.

Wirelength after global placement is 69849.
Global placement takes 7.38 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 80378.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 494955.
	1 iterations finished.
	Final slack 494955.
Super clustering done.
Design Utilization : 26%.
3rd GP placement takes 6.42 sec.

Wirelength after post global placement is 71029.
Post global placement takes 6.47 sec.

Phase 4 Legalization started.
The average distance in LP is 1.123117.
Wirelength after legalization is 76717.
Legalization takes 0.53 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 496996.
Replication placement takes 0.45 sec.

Wirelength after replication placement is 76717.
Phase 5.2 DP placement started.
Legalized cost 496996.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.36 sec.

Wirelength after detailed placement is 76717.
Timing-driven detailed placement takes 0.83 sec.

Worst slack is 496996, TNS after placement is 0.
Placement done.
Total placement takes 25.77 sec.
Finished placement. (CPU time elapsed 0h:00m:25s)

Routing started.
Building routing graph takes 0.94 sec.
Worst slack is 496996, TNS before global route is 0.
Processing design graph takes 0.39 sec.
Total memory for routing:
	51.313889 M.
Total nets for routing : 7461.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 275 at the end of iteration 0.
Unrouted nets 192 at the end of iteration 1.
Unrouted nets 141 at the end of iteration 2.
Unrouted nets 95 at the end of iteration 3.
Unrouted nets 89 at the end of iteration 4.
Unrouted nets 57 at the end of iteration 5.
Unrouted nets 48 at the end of iteration 6.
Unrouted nets 40 at the end of iteration 7.
Unrouted nets 31 at the end of iteration 8.
Unrouted nets 27 at the end of iteration 9.
Unrouted nets 17 at the end of iteration 10.
Unrouted nets 11 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 3 processed 394 nets, it takes 4.38 sec.
Global routing takes 4.41 sec.
Total 10004 subnets.
    forward max bucket size 531 , backward 452.
        Unrouted nets 7694 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.218750 sec.
    forward max bucket size 470 , backward 324.
        Unrouted nets 6050 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.000000 sec.
    forward max bucket size 770 , backward 597.
        Unrouted nets 4826 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.609375 sec.
    forward max bucket size 517 , backward 503.
        Unrouted nets 3986 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.609375 sec.
    forward max bucket size 730 , backward 625.
        Unrouted nets 3194 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.531250 sec.
    forward max bucket size 1048 , backward 689.
        Unrouted nets 2744 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.437500 sec.
    forward max bucket size 625 , backward 654.
        Unrouted nets 3032 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.187500 sec.
    forward max bucket size 824 , backward 707.
        Unrouted nets 2814 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.578125 sec.
    forward max bucket size 643 , backward 626.
        Unrouted nets 2572 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.984375 sec.
    forward max bucket size 516 , backward 424.
        Unrouted nets 2160 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.828125 sec.
    forward max bucket size 649 , backward 611.
        Unrouted nets 1840 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.750000 sec.
    forward max bucket size 1156 , backward 446.
        Unrouted nets 1541 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.656250 sec.
    forward max bucket size 832 , backward 474.
        Unrouted nets 1236 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.453125 sec.
    forward max bucket size 560 , backward 403.
        Unrouted nets 1087 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.406250 sec.
    forward max bucket size 457 , backward 424.
        Unrouted nets 869 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.359375 sec.
    forward max bucket size 431 , backward 392.
        Unrouted nets 692 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.296875 sec.
    forward max bucket size 499 , backward 561.
        Unrouted nets 586 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.265625 sec.
    forward max bucket size 377 , backward 454.
        Unrouted nets 473 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.218750 sec.
    forward max bucket size 387 , backward 400.
        Unrouted nets 399 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.187500 sec.
    forward max bucket size 322 , backward 310.
        Unrouted nets 312 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.171875 sec.
    forward max bucket size 481 , backward 393.
        Unrouted nets 265 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.140625 sec.
    forward max bucket size 658 , backward 286.
        Unrouted nets 234 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.140625 sec.
    forward max bucket size 671 , backward 469.
        Unrouted nets 193 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.140625 sec.
    forward max bucket size 360 , backward 251.
        Unrouted nets 158 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.125000 sec.
    forward max bucket size 265 , backward 250.
        Unrouted nets 126 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 390 , backward 255.
        Unrouted nets 111 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.093750 sec.
    forward max bucket size 174 , backward 193.
        Unrouted nets 86 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.078125 sec.
    forward max bucket size 390 , backward 420.
        Unrouted nets 72 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.062500 sec.
    forward max bucket size 118 , backward 150.
        Unrouted nets 67 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.062500 sec.
    forward max bucket size 312 , backward 219.
        Unrouted nets 43 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.062500 sec.
    forward max bucket size 364 , backward 194.
        Unrouted nets 52 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.078125 sec.
    forward max bucket size 428 , backward 331.
        Unrouted nets 47 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.062500 sec.
    forward max bucket size 738 , backward 396.
        Unrouted nets 43 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.062500 sec.
    forward max bucket size 697 , backward 330.
        Unrouted nets 41 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.078125 sec.
    forward max bucket size 602 , backward 500.
        Unrouted nets 32 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.078125 sec.
    forward max bucket size 508 , backward 335.
        Unrouted nets 33 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.062500 sec.
    forward max bucket size 507 , backward 335.
        Unrouted nets 20 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.062500 sec.
    forward max bucket size 503 , backward 336.
        Unrouted nets 18 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.062500 sec.
    forward max bucket size 222 , backward 197.
        Unrouted nets 12 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.062500 sec.
    forward max bucket size 339 , backward 306.
        Unrouted nets 15 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.046875 sec.
    forward max bucket size 37 , backward 43.
        Unrouted nets 14 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.062500 sec.
    forward max bucket size 95 , backward 246.
        Unrouted nets 19 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.062500 sec.
    forward max bucket size 87 , backward 131.
        Unrouted nets 12 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.046875 sec.
    forward max bucket size 27 , backward 45.
        Unrouted nets 8 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.046875 sec.
    forward max bucket size 24 , backward 48.
        Unrouted nets 4 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.046875 sec.
    forward max bucket size 32 , backward 58.
        Unrouted nets 2 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.046875 sec.
    forward max bucket size 8 , backward 17.
        Unrouted nets 0 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.031250 sec.
Detailed routing takes 46 iterations
Detailed routing takes 21.67 sec.
Start fix hold violation.
Build tmp routing results takes 0.12 sec.
Timing analysis takes 1.05 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.56 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.84 sec.
Used SRB routing arc is 97425.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 30.38 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 4        | 30            | 14                 
| Use of BKCL              | 3        | 6             | 50                 
| Use of CLMA              | 1517     | 3274          | 47                 
|   FF                     | 2269     | 19644         | 12                 
|   LUT                    | 3551     | 13096         | 28                 
|   LUT-FF pairs           | 953      | 13096         | 8                  
| Use of CLMS              | 495      | 1110          | 45                 
|   FF                     | 807      | 6660          | 13                 
|   LUT                    | 1041     | 4440          | 24                 
|   LUT-FF pairs           | 327      | 4440          | 8                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 48       | 48            | 100                
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 25       | 240           | 11                 
|   IOBD                   | 15       | 120           | 13                 
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 10       | 114           | 9                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 25       | 240           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 4        | 24            | 17                 
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:30s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:01m:09s)
Action pnr: Real time elapsed is 0h:1m:12s
Action pnr: CPU time elapsed is 0h:1m:10s
Action pnr: Process CPU time elapsed is 0h:1m:10s
Current time: Sat Oct 14 21:25:17 2023
Action pnr: Peak memory pool usage is 792 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Oct 14 21:25:18 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock tinyriscv_soc_top|clk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi2_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:10s
Action report_timing: CPU time elapsed is 0h:0m:9s
Action report_timing: Process CPU time elapsed is 0h:0m:9s
Current time: Sat Oct 14 21:25:27 2023
Action report_timing: Peak memory pool usage is 721 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Oct 14 21:25:28 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 1.265625 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/generate_bitstream/tinyriscv_soc_top.sbit"
Generate programming file takes 9.578125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:15s
Action gen_bit_stream: CPU time elapsed is 0h:0m:13s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:13s
Current time: Sat Oct 14 21:25:42 2023
Action gen_bit_stream: Peak memory pool usage is 410 MB
Process "Generate Bitstream" done.
IP Compiler exited.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.idf' ...
IP Compiler exited.
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v". 
IP Compiler exited.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.idf' ...
C: Flow-2008: IP file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.idf". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.idf". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf' ...
C: Flow-2008: IP file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.


Process "Compile" started.
Current time: Sat Oct 14 21:32:12 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable SystemVerilog features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 18)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Analyzing module ifu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v(line number: 20)] Analyzing module exu_mem (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v(line number: 23)] Analyzing module exu_alu_datapath (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v(line number: 20)] Analyzing module exu_commit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 20)] Analyzing module ifu_idu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 20)] Analyzing module idu_exu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v(line number: 20)] Analyzing module gen_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 20)] Analyzing module gpr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Analyzing module vld_rdy (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 55)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 22)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 21)] Analyzing module idu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 20)] Analyzing module tinyriscv_core (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number: 22)] Analyzing module divider (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 20)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 20)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 20)] Analyzing module rst_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v(line number: 21)] Analyzing module pipe_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Analyzing module gen_en_dffnr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v(line number: 20)] Analyzing module exu_dispatch (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 20)] Analyzing module exu_muldiv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 21)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 18)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 42)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 46)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 50)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 67)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 68)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 69)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 88)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 21)] Analyzing module exu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram1 (library work)
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 18)] Analyzing module ram1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram2 (library work)
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 18)] Analyzing module ram2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.667s wall, 0.031s user + 0.016s system = 0.047s CPU (2.8%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 48)] Elaborating instance pll1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 243)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 118)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 121)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 122)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 123)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 124)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 125)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 126)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 127)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 128)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 129)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 134)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 135)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 136)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 137)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 138)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 139)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 140)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[12] in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 179)] Elaborating instance u_rst_ctrl
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 20)] Elaborating module rst_ctrl
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 37)] Elaborating instance ext_rst_sync
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 18)] Elaborating module gen_ticks_sync
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync} parameter value:
    DP = 32'b00000000000000000000000000000010
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 37)] Elaborating instance rst_0_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync.rst_0_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 39)] Elaborating instance rst_0_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync.rst_0_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 192)] Elaborating instance u_tinyriscv_core
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 20)] Elaborating module tinyriscv_core
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 139)] Elaborating instance u_ifu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Elaborating module ifu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 83)] Elaborating instance pc_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu.pc_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Give an initial value for the no drive output pin inst_valid_o in graph of sdm module ifu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 160)] Elaborating instance u_pipe_ctrl
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v(line number: 21)] Elaborating module pipe_ctrl
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 174)] Elaborating instance u_gpr_reg
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 20)] Elaborating module gpr_reg
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 186)] Elaborating instance u_csr_reg
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 202)] Elaborating instance u_ifu_idu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 20)] Elaborating module ifu_idu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 40)] Elaborating instance inst_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu_idu.inst_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 45)] Elaborating instance inst_addr_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu_idu.inst_addr_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 214)] Elaborating instance u_idu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 21)] Elaborating module idu
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 268)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 234)] Elaborating instance u_idu_exu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 20)] Elaborating module idu_exu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 52)] Elaborating instance info_bus_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.info_bus_ff} parameter value:
    DW = 32'b00000000000000000000000000010011
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 57)] Elaborating instance imm_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.imm_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 62)] Elaborating instance pc_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.pc_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 67)] Elaborating instance rs1_rdata_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rs1_rdata_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 72)] Elaborating instance rs2_rdata_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rs2_rdata_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 77)] Elaborating instance rd_waddr_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rd_waddr_ff} parameter value:
    DW = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 82)] Elaborating instance rd_we_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rd_we_ff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 87)] Elaborating instance inst_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.inst_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 257)] Elaborating instance u_exu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 21)] Elaborating module exu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 143)] Elaborating instance u_exu_dispatch
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v(line number: 20)] Elaborating module exu_dispatch
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 231)] Elaborating instance u_exu_alu_datapath
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v(line number: 23)] Elaborating module exu_alu_datapath
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 283)] Elaborating instance u_exu_mem
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v(line number: 20)] Elaborating module exu_mem
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 315)] Elaborating instance u_exu_muldiv
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 20)] Elaborating module exu_muldiv
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 49)] Elaborating instance u_divider
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number: 22)] Elaborating module divider
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 63)] Elaborating instance mul_op1_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_op1_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 65)] Elaborating instance mul_op2_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_op2_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 69)] Elaborating instance mul_ready_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_ready_ff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 335)] Elaborating instance u_exu_commit
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v(line number: 20)] Elaborating module exu_commit
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 297)] Elaborating instance u_clint
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 21)] Elaborating module clint
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 78)] Elaborating instance pc_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.pc_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 81)] Elaborating instance if_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.if_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 84)] Elaborating instance id_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.id_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 87)] Elaborating instance ex_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.ex_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 225)] Elaborating instance u_rom
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Module instance {tinyriscv_soc_top.u_rom} parameter value:
    DP = 32'b00000000000000000000010000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 53)] Elaborating instance rom111
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 18)] Elaborating module ram1
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 130)] Elaborating instance U_ipml_spram_ram1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram1
I: Module instance {tinyriscv_soc_top.u_rom.rom111.U_ipml_spram_ram1} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[26] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[35] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[26] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[35] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 65)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.u_rom.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 45)] Elaborating instance vld_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_rom.u_vld_rdy.vld_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 242)] Elaborating instance u_ram
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Module instance {tinyriscv_soc_top.u_ram} parameter value:
    DP = 32'b00000000000000000001000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 54)] Elaborating instance ram222
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 18)] Elaborating module ram2
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 130)] Elaborating instance U_ipml_spram_ram2
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram2
I: Module instance {tinyriscv_soc_top.u_ram.ram222.U_ipml_spram_ram2} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001110
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = TRANSPARENT_WRITE
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[26] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[35] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[26] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[35] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 65)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.u_ram.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 257)] Elaborating instance timer_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 20)] Elaborating module timer
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 159)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.timer_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 273)] Elaborating instance uart_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 20)] Elaborating module uart
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 459)] Elaborating instance spi1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Elaborating module spi
I: Module instance {tinyriscv_soc_top.uart_0.spi1} parameter value:
    SPI_CTRL = 8'b00100000
    SPI_DATA = 8'b00100100
    SPI_STATUS = 8'b00101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 487)] Elaborating instance spi2
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Elaborating module spi
I: Module instance {tinyriscv_soc_top.uart_0.spi2} parameter value:
    SPI_CTRL = 8'b00110000
    SPI_DATA = 8'b00110100
    SPI_STATUS = 8'b00111000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 713)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.uart_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 323)] Elaborating instance gpio_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 18)] Elaborating module gpio
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 145)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.gpio_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 345)] Elaborating instance u_jtag_top
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 20)] Elaborating module jtag_top
I: Module instance {tinyriscv_soc_top.u_jtag_top} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 73)] Elaborating instance u_jtag_driver
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 18)] Elaborating module jtag_driver
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    IDCODE_VERSION = 4'b0001
    IDCODE_PART_NUMBER = 16'b1110001000000000
    IDCODE_MANUFLD = 11'b10100110111
    DTM_VERSION = 4'b0001
    IR_BITS = 32'b00000000000000000000000000000101
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
    SHIFT_REG_BITS = 32'b00000000000000000000000000101000
    TEST_LOGIC_RESET = 4'b0000
    RUN_TEST_IDLE = 4'b0001
    SELECT_DR = 4'b0010
    CAPTURE_DR = 4'b0011
    SHIFT_DR = 4'b0100
    EXIT1_DR = 4'b0101
    PAUSE_DR = 4'b0110
    EXIT2_DR = 4'b0111
    UPDATE_DR = 4'b1000
    SELECT_IR = 4'b1001
    CAPTURE_IR = 4'b1010
    SHIFT_IR = 4'b1011
    EXIT1_IR = 4'b1100
    PAUSE_IR = 4'b1101
    EXIT2_IR = 4'b1110
    UPDATE_IR = 4'b1111
    REG_BYPASS = 5'b11111
    REG_IDCODE = 5'b00001
    REG_DMI = 5'b10001
    REG_DTMCS = 5'b10000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 267)] Elaborating instance tx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver.tx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 280)] Elaborating instance rx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver.rx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 91)] Elaborating instance u_jtag_dm
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 22)] Elaborating module jtag_dm
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
    SHIFT_REG_BITS = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 358)] Elaborating instance tx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm.tx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 371)] Elaborating instance rx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm.rx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Elaborating instance u_rib
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Elaborating module rib
I: Module instance {tinyriscv_soc_top.u_rib} parameter value:
    MASTER_NUM = 32'b00000000000000000000000000000011
    SLAVE_NUM = 32'b00000000000000000000000000000101
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_req_rdy_o in graph of sdm module rib
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_rsp_vld_o in graph of sdm module rib
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_data_o in graph of sdm module rib
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 345)] Net jtag_reg_data_i connected to input port of module instance tinyriscv_soc_top.u_jtag_top has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_addr_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_data_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_sel_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_req_vld_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_rsp_rdy_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_we_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.204s wall, 0.109s user + 0.094s system = 0.203s CPU (99.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.104s wall, 0.109s user + 0.000s system = 0.109s CPU (105.0%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 135)] Feedback mux created for signal 'rx_data_r'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 1.385s wall, 0.562s user + 0.828s system = 1.391s CPU (100.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (86.0%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.106s wall, 0.109s user + 0.000s system = 0.109s CPU (103.2%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N35 N100 tx_start 
S0(0001)-->S1(0010): xx1
S0(0001)-->S0(0001): xx0
S1(0010)-->S1(0010): 0xx
S1(0010)-->S2(0100): 1xx
S2(0100)-->S2(0100): x0x
S2(0100)-->S3(1000): x1x
S3(1000)-->S3(1000): 0xx
S3(1000)-->S0(0001): 1xx

I: FSM csr_state_fsm[4:0] inferred.
FSM csr_state_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N150 N179 
S0(00001)-->S2(00100): x1
S0(00001)-->S3(01000): 1x
S1(00010)-->S4(10000): xx
S2(00100)-->S1(00010): xx
S4(10000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S4(10000)-->S0(00001): xx

I: FSM jtag_state_fsm[3:0] inferred.
FSM jtag_state_fsm[3:0] STG:
Number of reachable states: 16
Input nets: jtag_TMS 
S0(0000)-->S0(0000): 1
S1(0001)-->S2(0010): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S2(0010)-->S9(1001): 1
S3(0011)-->S5(0101): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S2(0010): 1
S9(1001)-->S0(0000): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S15(1111)-->S1(0001): 0
S15(1111)-->S2(0010): 1
S12(1100)-->S15(1111): 1
S14(1110)-->S15(1111): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: rx_valid 
S0(001)-->S1(010): 1
S1(010)-->S2(100): x
S2(100)-->S0(001): x

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N9 req_i 
S0(001)-->S1(010): x1
S0(001)-->S0(001): x0
S1(010)-->S1(010): 1x
S1(010)-->S2(100): 0x
S2(100)-->S2(100): 0x
S2(100)-->S0(001): 1x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: req 
S0(01)-->S1(10): 1
S1(10)-->S1(10): 1
S0(01)-->S0(01): 0
S1(10)-->S0(01): 0

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N204 N229 start_i 
S0(0001)-->S1(0010): xx1
S1(0010)-->S0(0001): x0x
S1(0010)-->S0(0001): xx0
S1(0010)-->S2(0100): x11
S2(0100)-->S0(0001): xx0
S2(0100)-->S3(1000): 1x1
S3(1000)-->S0(0001): xxx

Executing : FSM inference successfully. Time elapsed: 0.125s wall, 0.062s user + 0.062s system = 0.125s CPU (100.1%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N135 (bmsWIDEMUX).
I: Constant propagation done on N41 (bmsWIDEMUX).
I: Constant propagation done on N81 (bmsWIDEMUX).
I: Constant propagation done on N121 (bmsWIDEMUX).
I: Constant propagation done on N161 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N30 (bmsWIDEMUX).
I: Constant propagation done on N40 (bmsWIDEMUX).
I: Constant propagation done on N31 (bmsWIDEMUX).
I: Constant propagation done on N43 (bmsWIDEMUX).
I: Constant propagation done on N45 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.354s wall, 0.344s user + 0.000s system = 0.344s CPU (97.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Sat Oct 14 21:32:19 2023
Action compile: Peak memory pool usage is 176 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Oct 14 21:32:19 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:jtag_TCK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name tinyriscv_soc_top|jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name tinyriscv_soc_top|jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group tinyriscv_soc_top|jtag_TCK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group tinyriscv_soc_top|jtag_TCK successfully.
C: SDC-2025: Clock source 'n:clk_in' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name tinyriscv_soc_top|clk_in [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name tinyriscv_soc_top|clk_in [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group tinyriscv_soc_top|clk_in
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group tinyriscv_soc_top|clk_in successfully.
C: SDC-2025: Clock source 'n:pll1/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins pll1/u_pll_e1:CLKOUT1
Executing : get_pins pll1/u_pll_e1:CLKOUT1 successfully.
Executing : create_clock -name pll|pll1/u_pll_e1/CLKOUT1 [get_pins pll1/u_pll_e1:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll|pll1/u_pll_e1/CLKOUT1 [get_pins pll1/u_pll_e1:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll|pll1/u_pll_e1/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll|pll1/u_pll_e1/CLKOUT1 successfully.
Start pre-mapping.
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'csr_state_fsm[4:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number:112)] The user initial state for regs on FSM csr_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'csr_state_fsm[4:0]':
I: from  u_tinyriscv_core/u_clint/csr_state[4] u_tinyriscv_core/u_clint/csr_state[3] u_tinyriscv_core/u_clint/csr_state[2] u_tinyriscv_core/u_clint/csr_state[1] u_tinyriscv_core/u_clint/csr_state[0]
I: to  u_tinyriscv_core/u_clint/csr_state_4 u_tinyriscv_core/u_clint/csr_state_3 u_tinyriscv_core/u_clint/csr_state_2 u_tinyriscv_core/u_clint/csr_state_1 u_tinyriscv_core/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number:66)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[3] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[2] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[1] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[0]
I: to  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_3 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_2 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_1 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number:226)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  uart_0/state[3] uart_0/state[2] uart_0/state[1] uart_0/state[0]
I: to  uart_0/state_3 uart_0/state_2 uart_0/state_1 uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number:152)] The user initial state for regs on FSM state_fsm[2:0] is 001 and be encoded 001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/state[2] u_jtag_top/u_jtag_dm/state[1] u_jtag_top/u_jtag_dm/state[0]
I: to  u_jtag_top/u_jtag_dm/state_2 u_jtag_top/u_jtag_dm/state_1 u_jtag_top/u_jtag_dm/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number:52)] The user initial state for regs on FSM state_fsm[2:0] is 001 and be encoded 001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/tx/state[2] u_jtag_top/u_jtag_dm/tx/state[1] u_jtag_top/u_jtag_dm/tx/state[0]
I: to  u_jtag_top/u_jtag_dm/tx/state_2 u_jtag_top/u_jtag_dm/tx/state_1 u_jtag_top/u_jtag_dm/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number:48)] The user initial state for regs on FSM state_fsm[1:0] is 01 and be encoded 01.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_jtag_top/u_jtag_dm/rx/state[1] u_jtag_top/u_jtag_dm/rx/state[0]
I: to  u_jtag_top/u_jtag_dm/rx/state_1 u_jtag_top/u_jtag_dm/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'jtag_state_fsm[3:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number:130)] The user initial state for regs on FSM jtag_state_fsm[3:0] is 0000 and be encoded 0000000000000001.
I: Encoding table of FSM 'jtag_state_fsm[3:0]':
I: from  u_jtag_top/u_jtag_driver/jtag_state[3] u_jtag_top/u_jtag_driver/jtag_state[2] u_jtag_top/u_jtag_driver/jtag_state[1] u_jtag_top/u_jtag_driver/jtag_state[0]
I: to  u_jtag_top/u_jtag_driver/jtag_state_15 u_jtag_top/u_jtag_driver/jtag_state_14 u_jtag_top/u_jtag_driver/jtag_state_13 u_jtag_top/u_jtag_driver/jtag_state_12 u_jtag_top/u_jtag_driver/jtag_state_11 u_jtag_top/u_jtag_driver/jtag_state_10 u_jtag_top/u_jtag_driver/jtag_state_9 u_jtag_top/u_jtag_driver/jtag_state_8 u_jtag_top/u_jtag_driver/jtag_state_7 u_jtag_top/u_jtag_driver/jtag_state_6 u_jtag_top/u_jtag_driver/jtag_state_5 u_jtag_top/u_jtag_driver/jtag_state_4 u_jtag_top/u_jtag_driver/jtag_state_3 u_jtag_top/u_jtag_driver/jtag_state_2 u_jtag_top/u_jtag_driver/jtag_state_1 u_jtag_top/u_jtag_driver/jtag_state_0
I: 0000 => 0000000000000001
I: 0001 => 0000000000000010
I: 0010 => 0000000000000100
I: 0011 => 0000000000001000
I: 0100 => 0000000000010000
I: 0101 => 0000000000100000
I: 0110 => 0000000001000000
I: 0111 => 0000000010000000
I: 1000 => 0000000100000000
I: 1001 => 0000001000000000
I: 1010 => 0000010000000000
I: 1011 => 0000100000000000
I: 1100 => 0001000000000000
I: 1101 => 0010000000000000
I: 1110 => 0100000000000000
I: 1111 => 1000000000000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number:52)] The user initial state for regs on FSM state_fsm[2:0] is 001 and be encoded 001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_jtag_top/u_jtag_driver/tx/state[2] u_jtag_top/u_jtag_driver/tx/state[1] u_jtag_top/u_jtag_driver/tx/state[0]
I: to  u_jtag_top/u_jtag_driver/tx/state_2 u_jtag_top/u_jtag_driver/tx/state_1 u_jtag_top/u_jtag_driver/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number:48)] The user initial state for regs on FSM state_fsm[1:0] is 01 and be encoded 01.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_jtag_top/u_jtag_driver/rx/state[1] u_jtag_top/u_jtag_driver/rx/state[0]
I: to  u_jtag_top/u_jtag_driver/rx/state_1 u_jtag_top/u_jtag_driver/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst cause[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst csr_waddr_o[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst count[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dcsr[31:0] at 0 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.477s wall, 0.469s user + 0.016s system = 0.484s CPU (101.4%)

Start mod-gen.
W: Public-4008: Instance 'u_idu_exu/inst_ff/qout_r[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'tx/idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_addr[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_wdata[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_we' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_dm/tx/req_data[39:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_dm/tx/req_data[39:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/rx/recv_data[39:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/rx/recv_data[39:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/dm_resp_data[39:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/dm_resp_data[39:0] at 1 that is stuck at constant 0.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit1_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit1_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit2_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed inst uart_0/uart_baud[31:16] which is redundant to gpio_0/gpio_data[31:16] (type bmsWIDEDFFCPE)
I: Removed inst uart_0/uart_tx[31:8] which is redundant to timer_0/timer_ctrl[31:8] (type bmsWIDEDFFCPE)
I: Removed inst uart_0/uart_ctrl[31:8] which is redundant to timer_0/timer_ctrl[31:8] (type bmsWIDEDFFCPE)
I: Removed inst uart_0/uart_rx[31:8] which is redundant to timer_0/timer_ctrl[31:8] (type bmsWIDEDFFCPE)
Executing : mod-gen successfully. Time elapsed: 1.099s wall, 1.047s user + 0.047s system = 1.094s CPU (99.5%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 29 that is stuck at constant 0.
I: Removed bmsWIDEMUX inst u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_18 that is redundant to u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_17
I: Removed bmsWIDEDFFCPE inst u_tinyriscv_core/u_ifu/pc_prev[31:0] that is redundant to u_tinyriscv_core/u_ifu/pc_dff/qout_r[31:0]
Executing : logic-optimization successfully. Time elapsed: 8.862s wall, 8.000s user + 0.859s system = 8.859s CPU (100.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/rx/recv_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/rx/recv_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/tx/req_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/tx/req_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/dm_resp_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/dm_resp_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/op_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[0] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[23] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[24] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[0] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[6] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[7] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[15] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[16] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[17] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[21] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[22] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[31] that is stuck at constant 0.
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_we_o that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[8] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[9] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[11] that is redundant to u_jtag_top/u_jtag_dm/dmstatus[10]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.990s wall, 0.969s user + 0.016s system = 0.984s CPU (99.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 9.104s wall, 9.047s user + 0.062s system = 9.109s CPU (100.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.764s wall, 0.766s user + 0.000s system = 0.766s CPU (100.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.816s wall, 0.812s user + 0.000s system = 0.812s CPU (99.5%)

W: Unable to honor max fanout constraint for gtp_inv driven net N24
W: Unable to honor max fanout constraint for gtp_inv driven net N24

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                       4 uses
GTP_DFF_C                   391 uses
GTP_DFF_CE                 1387 uses
GTP_DFF_E                  1072 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                    30 uses
GTP_DFF_RE                  168 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                   48 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                     11 uses
GTP_LUT2                    564 uses
GTP_LUT3                    469 uses
GTP_LUT4                    392 uses
GTP_LUT5                   1062 uses
GTP_LUT5CARRY               631 uses
GTP_LUT5M                  1394 uses
GTP_MUX2LUT6                336 uses
GTP_MUX2LUT7                128 uses
GTP_PLL_E1                    1 use

I/O ports: 25
GTP_INBUF                   8 uses
GTP_IOBUF                   8 uses
GTP_OUTBUF                  9 uses

Mapping Summary:
Total LUTs: 4523 of 17536 (25.79%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 4523
Total Registers: 3075 of 26304 (11.69%)
Total Latches: 0

DRM18K:
Total DRM18K = 48.0 of 48 (100.00%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 25 of 240 (10.42%)


Overview of Control Sets:

Number of unique control sets : 125

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 5                 0
  [2, 4)      | 6        | 1                 5
  [4, 6)      | 12       | 8                 4
  [6, 8)      | 3        | 2                 1
  [8, 10)     | 33       | 18                15
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 66       | 33                33
--------------------------------------------------------------
  The maximum fanout: 352
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                400
  NO              YES               NO                 30
  YES             NO                NO                 1072
  YES             NO                YES                1400
  YES             YES               NO                 169
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'tinyriscv_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to tinyriscv_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock tinyriscv_soc_top|clk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi2_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:30s
Action synthesize: CPU time elapsed is 0h:0m:26s
Action synthesize: Process CPU time elapsed is 0h:0m:26s
Current time: Sat Oct 14 21:32:48 2023
Action synthesize: Peak memory pool usage is 372 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Oct 14 21:32:49 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'tinyriscv_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk in design, driver pin CLKOUT1(instance pll1/u_pll_e1) -> load pin CLK(instance gpio_0/data_r[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_jtag_TCK in design, driver pin O(instance jtag_TCK_ibuf) -> load pin I(instance u_jtag_top/u_jtag_driver/N358).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: timer_0/N5.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: timer_0/N17_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: uart_0/N35.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N126_1_0/gateop, insts:16.
I: Infer CARRY group, base inst: uart_0/N179.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N182_1_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_jtag_top/u_jtag_dm/N20_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_csr_reg/N3_1_1/gateop, insts:63.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_gpr_reg/N252.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_gpr_reg/N260.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N1_1.fsub_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N2.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N4.fsub_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N110_1.fsub_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N112_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_ifu/N13_1_0/gateop, insts:30.
I: Infer CARRY group, base inst: uart_0/spi1/N20.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: uart_0/spi1/N23_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/spi2/N20.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: uart_0/spi2/N23_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N0_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N17_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N19_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N38_1.fsub_2/gateop, insts:62.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm, insts:4.
Device mapping done.
Total device mapping takes 1.16 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                 
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 3075     | 26304         | 12                 
| LUT                   | 4523     | 17536         | 26                 
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 48       | 48            | 100                
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 25       | 240           | 11                 
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'tinyriscv_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/device_map/tinyriscv_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Sat Oct 14 21:32:55 2023
Action dev_map: Peak memory pool usage is 286 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Oct 14 21:32:55 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {gpio[0]} LOC=U11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[0]} LOC=U11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[1]} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[1]} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[2]} LOC=T13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[2]} LOC=T13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[3]} LOC=R13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[3]} LOC=R13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[4]} LOC=P13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[4]} LOC=P13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[5]} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[5]} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[6]} LOC=R15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[6]} LOC=R15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[7]} LOC=R14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[7]} LOC=R14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {halted_ind} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {halted_ind} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {jtag_TDO} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {jtag_TDO} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_clk} LOC=U17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_clk} LOC=U17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_mosi} LOC=U18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_mosi} LOC=U18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_ss} LOC=M13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_ss} LOC=M13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_clk} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=L13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_mosi} LOC=L13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_ss} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_ss} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {uart_tx_pin} LOC=R18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx_pin} LOC=R18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk_in} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_in} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TCK} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TCK} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TDI} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TDI} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TMS} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TMS} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_ext_i} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_ext_i} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi2_miso} LOC=M14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi2_miso} LOC=M14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_miso} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx_pin} LOC=N14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx_pin} LOC=N14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance pll1/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 26%.
Wirelength after clock region global placement is 64495.
1st GP placement takes 7.58 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.09 sec.

Pre global placement takes 8.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_151_102.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_151_46.
Placed fixed group with base inst gpio_tri[2]/opit_1 on IOL_151_13.
Placed fixed group with base inst gpio_tri[3]/opit_1 on IOL_151_14.
Placed fixed group with base inst gpio_tri[4]/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_18.
Placed fixed group with base inst halted_ind_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_73.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_82.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ext_i_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi2_clk_obuf/opit_1 on IOL_151_77.
Placed fixed group with base inst spi2_miso_ibuf/opit_1 on IOL_151_145.
Placed fixed group with base inst spi2_mosi_obuf/opit_1 on IOL_151_78.
Placed fixed group with base inst spi2_ss_obuf/opit_1 on IOL_151_146.
Placed fixed group with base inst spi_clk_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst spi_miso_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst spi_mosi_obuf/opit_1 on IOL_151_162.
Placed fixed group with base inst spi_ss_obuf/opit_1 on IOL_151_45.
Placed fixed group with base inst uart_rx_pin_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst uart_tx_pin_obuf/opit_1 on IOL_151_49.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance pll1/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 494955.
	1 iterations finished.
	Final slack 494955.
Super clustering done.
Design Utilization : 26%.
2nd GP placement takes 7.62 sec.

Wirelength after global placement is 74706.
Global placement takes 7.67 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 89986.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 494955.
	1 iterations finished.
	Final slack 494955.
Super clustering done.
Design Utilization : 26%.
3rd GP placement takes 6.11 sec.

Wirelength after post global placement is 67888.
Post global placement takes 6.12 sec.

Phase 4 Legalization started.
The average distance in LP is 1.140611.
Wirelength after legalization is 73790.
Legalization takes 0.53 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 497577.
Replication placement takes 0.41 sec.

Wirelength after replication placement is 73790.
Phase 5.2 DP placement started.
Legalized cost 497577.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.30 sec.

Wirelength after detailed placement is 73790.
Timing-driven detailed placement takes 0.72 sec.

Worst slack is 497577, TNS after placement is 0.
Placement done.
Total placement takes 25.53 sec.
Finished placement. (CPU time elapsed 0h:00m:25s)

Routing started.
Building routing graph takes 0.94 sec.
Worst slack is 497577, TNS before global route is 0.
Processing design graph takes 0.42 sec.
Total memory for routing:
	51.304298 M.
Total nets for routing : 7479.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.02 sec.
Unrouted nets 314 at the end of iteration 0.
Unrouted nets 217 at the end of iteration 1.
Unrouted nets 171 at the end of iteration 2.
Unrouted nets 130 at the end of iteration 3.
Unrouted nets 94 at the end of iteration 4.
Unrouted nets 75 at the end of iteration 5.
Unrouted nets 54 at the end of iteration 6.
Unrouted nets 27 at the end of iteration 7.
Unrouted nets 23 at the end of iteration 8.
Unrouted nets 7 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 3 processed 418 nets, it takes 3.23 sec.
Global routing takes 3.27 sec.
Total 10053 subnets.
    forward max bucket size 671 , backward 715.
        Unrouted nets 7771 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.312500 sec.
    forward max bucket size 850 , backward 840.
        Unrouted nets 6118 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.875000 sec.
    forward max bucket size 856 , backward 1066.
        Unrouted nets 4908 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.593750 sec.
    forward max bucket size 1329 , backward 1586.
        Unrouted nets 3981 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.609375 sec.
    forward max bucket size 1290 , backward 1570.
        Unrouted nets 3337 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.593750 sec.
    forward max bucket size 1299 , backward 1539.
        Unrouted nets 2741 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.609375 sec.
    forward max bucket size 1059 , backward 892.
        Unrouted nets 2969 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.281250 sec.
    forward max bucket size 1226 , backward 1323.
        Unrouted nets 2773 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.156250 sec.
    forward max bucket size 764 , backward 779.
        Unrouted nets 2436 at the end of iteration 8.
    route iteration 8, CPU time elapsed 1.046875 sec.
    forward max bucket size 893 , backward 868.
        Unrouted nets 2072 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.937500 sec.
    forward max bucket size 879 , backward 748.
        Unrouted nets 1786 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.828125 sec.
    forward max bucket size 965 , backward 703.
        Unrouted nets 1542 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.750000 sec.
    forward max bucket size 1528 , backward 1413.
        Unrouted nets 1264 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.625000 sec.
    forward max bucket size 615 , backward 544.
        Unrouted nets 1071 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.531250 sec.
    forward max bucket size 822 , backward 992.
        Unrouted nets 904 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.453125 sec.
    forward max bucket size 538 , backward 562.
        Unrouted nets 739 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.406250 sec.
    forward max bucket size 589 , backward 768.
        Unrouted nets 591 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.328125 sec.
    forward max bucket size 577 , backward 826.
        Unrouted nets 466 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.265625 sec.
    forward max bucket size 682 , backward 832.
        Unrouted nets 388 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.250000 sec.
    forward max bucket size 436 , backward 856.
        Unrouted nets 274 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.218750 sec.
    forward max bucket size 361 , backward 859.
        Unrouted nets 207 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.171875 sec.
    forward max bucket size 385 , backward 362.
        Unrouted nets 165 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.140625 sec.
    forward max bucket size 129 , backward 181.
        Unrouted nets 116 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.125000 sec.
    forward max bucket size 260 , backward 153.
        Unrouted nets 113 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.109375 sec.
    forward max bucket size 943 , backward 850.
        Unrouted nets 108 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.109375 sec.
    forward max bucket size 943 , backward 736.
        Unrouted nets 75 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.078125 sec.
    forward max bucket size 762 , backward 247.
        Unrouted nets 68 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.062500 sec.
    forward max bucket size 166 , backward 209.
        Unrouted nets 69 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.078125 sec.
    forward max bucket size 136 , backward 52.
        Unrouted nets 51 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.078125 sec.
    forward max bucket size 40 , backward 53.
        Unrouted nets 48 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.078125 sec.
    forward max bucket size 51 , backward 58.
        Unrouted nets 28 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.062500 sec.
    forward max bucket size 20 , backward 31.
        Unrouted nets 24 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.046875 sec.
    forward max bucket size 22 , backward 38.
        Unrouted nets 16 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.062500 sec.
    forward max bucket size 57 , backward 66.
        Unrouted nets 9 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.046875 sec.
    forward max bucket size 56 , backward 63.
        Unrouted nets 11 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.046875 sec.
    forward max bucket size 204 , backward 172.
        Unrouted nets 13 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.062500 sec.
    forward max bucket size 49 , backward 62.
        Unrouted nets 8 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.046875 sec.
    forward max bucket size 122 , backward 74.
        Unrouted nets 8 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.046875 sec.
    forward max bucket size 33 , backward 33.
        Unrouted nets 7 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.046875 sec.
    forward max bucket size 17 , backward 24.
        Unrouted nets 4 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 11.
        Unrouted nets 0 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.046875 sec.
Detailed routing takes 40 iterations
Detailed routing takes 22.17 sec.
Start fix hold violation.
Build tmp routing results takes 0.11 sec.
Timing analysis takes 1.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.47 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.81 sec.
Used SRB routing arc is 97041.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 29.67 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 4        | 30            | 14                 
| Use of BKCL              | 3        | 6             | 50                 
| Use of CLMA              | 1503     | 3274          | 46                 
|   FF                     | 2352     | 19644         | 12                 
|   LUT                    | 3549     | 13096         | 28                 
|   LUT-FF pairs           | 952      | 13096         | 8                  
| Use of CLMS              | 468      | 1110          | 43                 
|   FF                     | 723      | 6660          | 11                 
|   LUT                    | 1045     | 4440          | 24                 
|   LUT-FF pairs           | 328      | 4440          | 8                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 48       | 48            | 100                
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 25       | 240           | 11                 
|   IOBD                   | 15       | 120           | 13                 
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 10       | 114           | 9                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 25       | 240           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 5        | 24            | 21                 
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:29s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:01m:07s)
Action pnr: Real time elapsed is 0h:1m:12s
Action pnr: CPU time elapsed is 0h:1m:8s
Action pnr: Process CPU time elapsed is 0h:1m:8s
Current time: Sat Oct 14 21:34:06 2023
Action pnr: Peak memory pool usage is 791 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Oct 14 21:34:06 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock tinyriscv_soc_top|clk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi2_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:11s
Action report_timing: CPU time elapsed is 0h:0m:9s
Action report_timing: Process CPU time elapsed is 0h:0m:9s
Current time: Sat Oct 14 21:34:16 2023
Action report_timing: Peak memory pool usage is 722 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Oct 14 21:34:16 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 1.546875 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/generate_bitstream/tinyriscv_soc_top.sbit"
Generate programming file takes 10.843750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:18s
Action gen_bit_stream: CPU time elapsed is 0h:0m:15s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:15s
Current time: Sat Oct 14 21:34:33 2023
Action gen_bit_stream: Peak memory pool usage is 409 MB
Process "Generate Bitstream" done.
Process exit normally.
IP Compiler exited.
Process exit normally.
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v". 
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf' ...
C: Flow-2008: IP file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.idf' ...
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v". 
IP Compiler exited.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.idf' ...
C: Flow-2008: IP file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.idf". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf' ...
IP Compiler exited.


Process "Compile" started.
Current time: Sun Oct 15 19:01:26 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable SystemVerilog features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 18)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Analyzing module ifu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v(line number: 20)] Analyzing module exu_mem (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v(line number: 23)] Analyzing module exu_alu_datapath (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v(line number: 20)] Analyzing module exu_commit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 20)] Analyzing module ifu_idu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 20)] Analyzing module idu_exu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v(line number: 20)] Analyzing module gen_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 20)] Analyzing module gpr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Analyzing module vld_rdy (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 55)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 22)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 21)] Analyzing module idu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 20)] Analyzing module tinyriscv_core (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number: 22)] Analyzing module divider (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 20)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 20)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 20)] Analyzing module rst_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v(line number: 21)] Analyzing module pipe_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Analyzing module gen_en_dffnr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v(line number: 20)] Analyzing module exu_dispatch (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 20)] Analyzing module exu_muldiv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 21)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 18)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 42)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 46)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 50)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 67)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 68)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 69)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 88)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 21)] Analyzing module exu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram1 (library work)
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 18)] Analyzing module ram1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram2 (library work)
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 18)] Analyzing module ram2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.054s wall, 0.016s user + 0.031s system = 0.047s CPU (2.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 48)] Elaborating instance pll1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 243)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 118)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 121)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 122)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 123)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 124)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 125)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 126)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 127)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 128)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 129)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 134)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 135)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 136)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 137)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 138)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 139)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 140)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[12] in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 179)] Elaborating instance u_rst_ctrl
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 20)] Elaborating module rst_ctrl
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 37)] Elaborating instance ext_rst_sync
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 18)] Elaborating module gen_ticks_sync
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync} parameter value:
    DP = 32'b00000000000000000000000000000010
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 37)] Elaborating instance rst_0_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync.rst_0_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 39)] Elaborating instance rst_0_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync.rst_0_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 192)] Elaborating instance u_tinyriscv_core
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 20)] Elaborating module tinyriscv_core
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 139)] Elaborating instance u_ifu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Elaborating module ifu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 83)] Elaborating instance pc_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu.pc_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Give an initial value for the no drive output pin inst_valid_o in graph of sdm module ifu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 160)] Elaborating instance u_pipe_ctrl
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v(line number: 21)] Elaborating module pipe_ctrl
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 174)] Elaborating instance u_gpr_reg
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 20)] Elaborating module gpr_reg
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 186)] Elaborating instance u_csr_reg
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 202)] Elaborating instance u_ifu_idu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 20)] Elaborating module ifu_idu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 40)] Elaborating instance inst_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu_idu.inst_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 45)] Elaborating instance inst_addr_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu_idu.inst_addr_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 214)] Elaborating instance u_idu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 21)] Elaborating module idu
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 268)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 234)] Elaborating instance u_idu_exu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 20)] Elaborating module idu_exu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 52)] Elaborating instance info_bus_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.info_bus_ff} parameter value:
    DW = 32'b00000000000000000000000000010011
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 57)] Elaborating instance imm_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.imm_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 62)] Elaborating instance pc_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.pc_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 67)] Elaborating instance rs1_rdata_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rs1_rdata_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 72)] Elaborating instance rs2_rdata_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rs2_rdata_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 77)] Elaborating instance rd_waddr_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rd_waddr_ff} parameter value:
    DW = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 82)] Elaborating instance rd_we_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rd_we_ff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 87)] Elaborating instance inst_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.inst_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 257)] Elaborating instance u_exu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 21)] Elaborating module exu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 143)] Elaborating instance u_exu_dispatch
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v(line number: 20)] Elaborating module exu_dispatch
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 231)] Elaborating instance u_exu_alu_datapath
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v(line number: 23)] Elaborating module exu_alu_datapath
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 283)] Elaborating instance u_exu_mem
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v(line number: 20)] Elaborating module exu_mem
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 315)] Elaborating instance u_exu_muldiv
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 20)] Elaborating module exu_muldiv
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 49)] Elaborating instance u_divider
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number: 22)] Elaborating module divider
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 63)] Elaborating instance mul_op1_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_op1_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 65)] Elaborating instance mul_op2_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_op2_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 69)] Elaborating instance mul_ready_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_ready_ff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 335)] Elaborating instance u_exu_commit
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v(line number: 20)] Elaborating module exu_commit
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 297)] Elaborating instance u_clint
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 21)] Elaborating module clint
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 78)] Elaborating instance pc_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.pc_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 81)] Elaborating instance if_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.if_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 84)] Elaborating instance id_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.id_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 87)] Elaborating instance ex_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.ex_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 225)] Elaborating instance u_rom
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Module instance {tinyriscv_soc_top.u_rom} parameter value:
    DP = 32'b00000000000000000000010000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 53)] Elaborating instance rom111
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 18)] Elaborating module ram1
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 130)] Elaborating instance U_ipml_spram_ram1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram1
I: Module instance {tinyriscv_soc_top.u_rom.rom111.U_ipml_spram_ram1} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001110
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[26] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[35] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[26] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[35] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 65)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.u_rom.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 45)] Elaborating instance vld_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_rom.u_vld_rdy.vld_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 242)] Elaborating instance u_ram
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Module instance {tinyriscv_soc_top.u_ram} parameter value:
    DP = 32'b00000000000000000001000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 54)] Elaborating instance ram222
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 18)] Elaborating module ram2
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 130)] Elaborating instance U_ipml_spram_ram2
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram2
I: Module instance {tinyriscv_soc_top.u_ram.ram222.U_ipml_spram_ram2} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = TRANSPARENT_WRITE
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[26] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[35] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[26] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[35] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 65)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.u_ram.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 257)] Elaborating instance timer_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 20)] Elaborating module timer
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 159)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.timer_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 273)] Elaborating instance uart_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 20)] Elaborating module uart
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 459)] Elaborating instance spi1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Elaborating module spi
I: Module instance {tinyriscv_soc_top.uart_0.spi1} parameter value:
    SPI_CTRL = 8'b00100000
    SPI_DATA = 8'b00100100
    SPI_STATUS = 8'b00101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 487)] Elaborating instance spi2
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Elaborating module spi
I: Module instance {tinyriscv_soc_top.uart_0.spi2} parameter value:
    SPI_CTRL = 8'b00110000
    SPI_DATA = 8'b00110100
    SPI_STATUS = 8'b00111000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 713)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.uart_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 323)] Elaborating instance gpio_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 18)] Elaborating module gpio
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 145)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.gpio_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 345)] Elaborating instance u_jtag_top
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 20)] Elaborating module jtag_top
I: Module instance {tinyriscv_soc_top.u_jtag_top} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 73)] Elaborating instance u_jtag_driver
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 18)] Elaborating module jtag_driver
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    IDCODE_VERSION = 4'b0001
    IDCODE_PART_NUMBER = 16'b1110001000000000
    IDCODE_MANUFLD = 11'b10100110111
    DTM_VERSION = 4'b0001
    IR_BITS = 32'b00000000000000000000000000000101
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
    SHIFT_REG_BITS = 32'b00000000000000000000000000101000
    TEST_LOGIC_RESET = 4'b0000
    RUN_TEST_IDLE = 4'b0001
    SELECT_DR = 4'b0010
    CAPTURE_DR = 4'b0011
    SHIFT_DR = 4'b0100
    EXIT1_DR = 4'b0101
    PAUSE_DR = 4'b0110
    EXIT2_DR = 4'b0111
    UPDATE_DR = 4'b1000
    SELECT_IR = 4'b1001
    CAPTURE_IR = 4'b1010
    SHIFT_IR = 4'b1011
    EXIT1_IR = 4'b1100
    PAUSE_IR = 4'b1101
    EXIT2_IR = 4'b1110
    UPDATE_IR = 4'b1111
    REG_BYPASS = 5'b11111
    REG_IDCODE = 5'b00001
    REG_DMI = 5'b10001
    REG_DTMCS = 5'b10000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 267)] Elaborating instance tx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver.tx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 280)] Elaborating instance rx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver.rx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 91)] Elaborating instance u_jtag_dm
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 22)] Elaborating module jtag_dm
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
    SHIFT_REG_BITS = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 358)] Elaborating instance tx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm.tx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 371)] Elaborating instance rx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm.rx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Elaborating instance u_rib
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Elaborating module rib
I: Module instance {tinyriscv_soc_top.u_rib} parameter value:
    MASTER_NUM = 32'b00000000000000000000000000000011
    SLAVE_NUM = 32'b00000000000000000000000000000101
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_req_rdy_o in graph of sdm module rib
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_rsp_vld_o in graph of sdm module rib
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_data_o in graph of sdm module rib
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 345)] Net jtag_reg_data_i connected to input port of module instance tinyriscv_soc_top.u_jtag_top has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_addr_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_data_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_sel_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_req_vld_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_rsp_rdy_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_we_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.252s wall, 0.188s user + 0.062s system = 0.250s CPU (99.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.147s wall, 0.156s user + 0.000s system = 0.156s CPU (106.0%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 135)] Feedback mux created for signal 'rx_data_r'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 1.561s wall, 0.734s user + 0.828s system = 1.562s CPU (100.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (75.9%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.138s wall, 0.141s user + 0.000s system = 0.141s CPU (101.9%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N35 N100 tx_start 
S0(0001)-->S1(0010): xx1
S0(0001)-->S0(0001): xx0
S1(0010)-->S1(0010): 0xx
S1(0010)-->S2(0100): 1xx
S2(0100)-->S2(0100): x0x
S2(0100)-->S3(1000): x1x
S3(1000)-->S3(1000): 0xx
S3(1000)-->S0(0001): 1xx

I: FSM csr_state_fsm[4:0] inferred.
FSM csr_state_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N150 N179 
S0(00001)-->S2(00100): x1
S0(00001)-->S3(01000): 1x
S1(00010)-->S4(10000): xx
S2(00100)-->S1(00010): xx
S4(10000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S4(10000)-->S0(00001): xx

I: FSM jtag_state_fsm[3:0] inferred.
FSM jtag_state_fsm[3:0] STG:
Number of reachable states: 16
Input nets: jtag_TMS 
S0(0000)-->S0(0000): 1
S1(0001)-->S2(0010): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S2(0010)-->S9(1001): 1
S3(0011)-->S5(0101): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S2(0010): 1
S9(1001)-->S0(0000): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S15(1111)-->S1(0001): 0
S15(1111)-->S2(0010): 1
S12(1100)-->S15(1111): 1
S14(1110)-->S15(1111): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: rx_valid 
S0(001)-->S1(010): 1
S1(010)-->S2(100): x
S2(100)-->S0(001): x

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N9 req_i 
S0(001)-->S1(010): x1
S0(001)-->S0(001): x0
S1(010)-->S1(010): 1x
S1(010)-->S2(100): 0x
S2(100)-->S2(100): 0x
S2(100)-->S0(001): 1x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: req 
S0(01)-->S1(10): 1
S1(10)-->S1(10): 1
S0(01)-->S0(01): 0
S1(10)-->S0(01): 0

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N204 N229 start_i 
S0(0001)-->S1(0010): xx1
S1(0010)-->S0(0001): x0x
S1(0010)-->S0(0001): xx0
S1(0010)-->S2(0100): x11
S2(0100)-->S0(0001): xx0
S2(0100)-->S3(1000): 1x1
S3(1000)-->S0(0001): xxx

Executing : FSM inference successfully. Time elapsed: 0.136s wall, 0.062s user + 0.078s system = 0.141s CPU (103.6%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N135 (bmsWIDEMUX).
I: Constant propagation done on N41 (bmsWIDEMUX).
I: Constant propagation done on N81 (bmsWIDEMUX).
I: Constant propagation done on N121 (bmsWIDEMUX).
I: Constant propagation done on N161 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N30 (bmsWIDEMUX).
I: Constant propagation done on N40 (bmsWIDEMUX).
I: Constant propagation done on N31 (bmsWIDEMUX).
I: Constant propagation done on N43 (bmsWIDEMUX).
I: Constant propagation done on N45 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.464s wall, 0.359s user + 0.094s system = 0.453s CPU (97.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:9s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Oct 15 19:01:34 2023
Action compile: Peak memory pool usage is 175 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Oct 15 19:01:35 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:jtag_TCK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name tinyriscv_soc_top|jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name tinyriscv_soc_top|jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group tinyriscv_soc_top|jtag_TCK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group tinyriscv_soc_top|jtag_TCK successfully.
C: SDC-2025: Clock source 'n:clk_in' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name tinyriscv_soc_top|clk_in [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name tinyriscv_soc_top|clk_in [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group tinyriscv_soc_top|clk_in
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group tinyriscv_soc_top|clk_in successfully.
C: SDC-2025: Clock source 'n:pll1/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins pll1/u_pll_e1:CLKOUT1
Executing : get_pins pll1/u_pll_e1:CLKOUT1 successfully.
Executing : create_clock -name pll|pll1/u_pll_e1/CLKOUT1 [get_pins pll1/u_pll_e1:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll|pll1/u_pll_e1/CLKOUT1 [get_pins pll1/u_pll_e1:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll|pll1/u_pll_e1/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll|pll1/u_pll_e1/CLKOUT1 successfully.
Start pre-mapping.
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'csr_state_fsm[4:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number:112)] The user initial state for regs on FSM csr_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'csr_state_fsm[4:0]':
I: from  u_tinyriscv_core/u_clint/csr_state[4] u_tinyriscv_core/u_clint/csr_state[3] u_tinyriscv_core/u_clint/csr_state[2] u_tinyriscv_core/u_clint/csr_state[1] u_tinyriscv_core/u_clint/csr_state[0]
I: to  u_tinyriscv_core/u_clint/csr_state_4 u_tinyriscv_core/u_clint/csr_state_3 u_tinyriscv_core/u_clint/csr_state_2 u_tinyriscv_core/u_clint/csr_state_1 u_tinyriscv_core/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number:66)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[3] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[2] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[1] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[0]
I: to  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_3 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_2 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_1 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number:226)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  uart_0/state[3] uart_0/state[2] uart_0/state[1] uart_0/state[0]
I: to  uart_0/state_3 uart_0/state_2 uart_0/state_1 uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number:152)] The user initial state for regs on FSM state_fsm[2:0] is 001 and be encoded 001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/state[2] u_jtag_top/u_jtag_dm/state[1] u_jtag_top/u_jtag_dm/state[0]
I: to  u_jtag_top/u_jtag_dm/state_2 u_jtag_top/u_jtag_dm/state_1 u_jtag_top/u_jtag_dm/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number:52)] The user initial state for regs on FSM state_fsm[2:0] is 001 and be encoded 001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/tx/state[2] u_jtag_top/u_jtag_dm/tx/state[1] u_jtag_top/u_jtag_dm/tx/state[0]
I: to  u_jtag_top/u_jtag_dm/tx/state_2 u_jtag_top/u_jtag_dm/tx/state_1 u_jtag_top/u_jtag_dm/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number:48)] The user initial state for regs on FSM state_fsm[1:0] is 01 and be encoded 01.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_jtag_top/u_jtag_dm/rx/state[1] u_jtag_top/u_jtag_dm/rx/state[0]
I: to  u_jtag_top/u_jtag_dm/rx/state_1 u_jtag_top/u_jtag_dm/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'jtag_state_fsm[3:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number:130)] The user initial state for regs on FSM jtag_state_fsm[3:0] is 0000 and be encoded 0000000000000001.
I: Encoding table of FSM 'jtag_state_fsm[3:0]':
I: from  u_jtag_top/u_jtag_driver/jtag_state[3] u_jtag_top/u_jtag_driver/jtag_state[2] u_jtag_top/u_jtag_driver/jtag_state[1] u_jtag_top/u_jtag_driver/jtag_state[0]
I: to  u_jtag_top/u_jtag_driver/jtag_state_15 u_jtag_top/u_jtag_driver/jtag_state_14 u_jtag_top/u_jtag_driver/jtag_state_13 u_jtag_top/u_jtag_driver/jtag_state_12 u_jtag_top/u_jtag_driver/jtag_state_11 u_jtag_top/u_jtag_driver/jtag_state_10 u_jtag_top/u_jtag_driver/jtag_state_9 u_jtag_top/u_jtag_driver/jtag_state_8 u_jtag_top/u_jtag_driver/jtag_state_7 u_jtag_top/u_jtag_driver/jtag_state_6 u_jtag_top/u_jtag_driver/jtag_state_5 u_jtag_top/u_jtag_driver/jtag_state_4 u_jtag_top/u_jtag_driver/jtag_state_3 u_jtag_top/u_jtag_driver/jtag_state_2 u_jtag_top/u_jtag_driver/jtag_state_1 u_jtag_top/u_jtag_driver/jtag_state_0
I: 0000 => 0000000000000001
I: 0001 => 0000000000000010
I: 0010 => 0000000000000100
I: 0011 => 0000000000001000
I: 0100 => 0000000000010000
I: 0101 => 0000000000100000
I: 0110 => 0000000001000000
I: 0111 => 0000000010000000
I: 1000 => 0000000100000000
I: 1001 => 0000001000000000
I: 1010 => 0000010000000000
I: 1011 => 0000100000000000
I: 1100 => 0001000000000000
I: 1101 => 0010000000000000
I: 1110 => 0100000000000000
I: 1111 => 1000000000000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number:52)] The user initial state for regs on FSM state_fsm[2:0] is 001 and be encoded 001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_jtag_top/u_jtag_driver/tx/state[2] u_jtag_top/u_jtag_driver/tx/state[1] u_jtag_top/u_jtag_driver/tx/state[0]
I: to  u_jtag_top/u_jtag_driver/tx/state_2 u_jtag_top/u_jtag_driver/tx/state_1 u_jtag_top/u_jtag_driver/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number:48)] The user initial state for regs on FSM state_fsm[1:0] is 01 and be encoded 01.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_jtag_top/u_jtag_driver/rx/state[1] u_jtag_top/u_jtag_driver/rx/state[0]
I: to  u_jtag_top/u_jtag_driver/rx/state_1 u_jtag_top/u_jtag_driver/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst cause[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst csr_waddr_o[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst count[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dcsr[31:0] at 0 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.576s wall, 0.562s user + 0.016s system = 0.578s CPU (100.3%)

Start mod-gen.
W: Public-4008: Instance 'u_idu_exu/inst_ff/qout_r[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'tx/idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_addr[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_wdata[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_we' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_dm/tx/req_data[39:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_dm/tx/req_data[39:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/rx/recv_data[39:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/rx/recv_data[39:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/dm_resp_data[39:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_driver/dm_resp_data[39:0] at 1 that is stuck at constant 0.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit1_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit2_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit1_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed inst uart_0/uart_baud[31:16] which is redundant to gpio_0/gpio_data[31:16] (type bmsWIDEDFFCPE)
I: Removed inst uart_0/uart_tx[31:8] which is redundant to timer_0/timer_ctrl[31:8] (type bmsWIDEDFFCPE)
I: Removed inst uart_0/uart_ctrl[31:8] which is redundant to timer_0/timer_ctrl[31:8] (type bmsWIDEDFFCPE)
I: Removed inst uart_0/uart_rx[31:8] which is redundant to timer_0/timer_ctrl[31:8] (type bmsWIDEDFFCPE)
Executing : mod-gen successfully. Time elapsed: 1.290s wall, 1.266s user + 0.016s system = 1.281s CPU (99.3%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gpio_0/gpio_data[31:16] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[31:8] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst uart_0/uart_status[31:2] at 29 that is stuck at constant 0.
I: Removed bmsWIDEMUX inst u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_18 that is redundant to u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_17
I: Removed bmsWIDEDFFCPE inst u_tinyriscv_core/u_ifu/pc_prev[31:0] that is redundant to u_tinyriscv_core/u_ifu/pc_dff/qout_r[31:0]
Executing : logic-optimization successfully. Time elapsed: 10.716s wall, 9.656s user + 1.031s system = 10.688s CPU (99.7%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/rx/recv_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/rx/recv_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/tx/req_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/tx/req_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/dm_resp_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_driver/dm_resp_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/cause[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/op_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dcsr[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[0] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[23] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[24] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[0] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[6] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[7] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[15] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[16] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[17] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[21] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[22] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[31] that is stuck at constant 0.
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_we_o that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[8] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[9] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[11] that is redundant to u_jtag_top/u_jtag_dm/dmstatus[10]
Executing : tech-mapping phase 1 successfully. Time elapsed: 1.192s wall, 1.172s user + 0.016s system = 1.188s CPU (99.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 11.161s wall, 10.828s user + 0.328s system = 11.156s CPU (100.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.869s wall, 0.844s user + 0.016s system = 0.859s CPU (98.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.962s wall, 0.922s user + 0.047s system = 0.969s CPU (100.7%)

W: Unable to honor max fanout constraint for gtp_inv driven net N24
W: Unable to honor max fanout constraint for gtp_inv driven net N24

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                       4 uses
GTP_DFF_C                   391 uses
GTP_DFF_CE                 1388 uses
GTP_DFF_E                  1072 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                    30 uses
GTP_DFF_RE                  168 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                   48 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                     11 uses
GTP_LUT2                    564 uses
GTP_LUT3                    473 uses
GTP_LUT4                    427 uses
GTP_LUT5                   1060 uses
GTP_LUT5CARRY               631 uses
GTP_LUT5M                  1360 uses
GTP_MUX2LUT6                336 uses
GTP_MUX2LUT7                160 uses
GTP_PLL_E1                    1 use

I/O ports: 25
GTP_INBUF                   8 uses
GTP_IOBUF                   8 uses
GTP_OUTBUF                  9 uses

Mapping Summary:
Total LUTs: 4526 of 17536 (25.81%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 4526
Total Registers: 3076 of 26304 (11.69%)
Total Latches: 0

DRM18K:
Total DRM18K = 48.0 of 48 (100.00%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 25 of 240 (10.42%)


Overview of Control Sets:

Number of unique control sets : 125

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 5                 0
  [2, 4)      | 5        | 1                 4
  [4, 6)      | 13       | 8                 5
  [6, 8)      | 3        | 2                 1
  [8, 10)     | 33       | 18                15
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 66       | 33                33
--------------------------------------------------------------
  The maximum fanout: 352
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                400
  NO              YES               NO                 30
  YES             NO                NO                 1072
  YES             NO                YES                1401
  YES             YES               NO                 169
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'tinyriscv_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to tinyriscv_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock tinyriscv_soc_top|clk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi2_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:36s
Action synthesize: CPU time elapsed is 0h:0m:31s
Action synthesize: Process CPU time elapsed is 0h:0m:31s
Current time: Sun Oct 15 19:02:10 2023
Action synthesize: Peak memory pool usage is 372 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Oct 15 19:02:10 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'tinyriscv_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk in design, driver pin CLKOUT1(instance pll1/u_pll_e1) -> load pin CLK(instance gpio_0/data_r[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_jtag_TCK in design, driver pin O(instance jtag_TCK_ibuf) -> load pin I(instance u_jtag_top/u_jtag_driver/N358).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: timer_0/N5.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: timer_0/N17_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: uart_0/N35.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N126_1_0/gateop, insts:16.
I: Infer CARRY group, base inst: uart_0/N179.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N182_1_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_jtag_top/u_jtag_dm/N20_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_csr_reg/N3_1_1/gateop, insts:63.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_gpr_reg/N252.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_gpr_reg/N260.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N1_1.fsub_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N2.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N4.fsub_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N110_1.fsub_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N112_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_ifu/N13_1_0/gateop, insts:30.
I: Infer CARRY group, base inst: uart_0/spi1/N20.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: uart_0/spi1/N23_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/spi2/N20.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: uart_0/spi2/N23_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N0_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N17_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N19_1.fsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N38_1.fsub_2/gateop, insts:62.
I: Infer CARRY group, base inst: u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm, insts:4.
Device mapping done.
Total device mapping takes 1.23 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                 
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 3076     | 26304         | 12                 
| LUT                   | 4526     | 17536         | 26                 
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 48       | 48            | 100                
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 25       | 240           | 11                 
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'tinyriscv_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/device_map/tinyriscv_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:9s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Sun Oct 15 19:02:18 2023
Action dev_map: Peak memory pool usage is 286 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Oct 15 19:02:18 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {gpio[0]} LOC=U11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[0]} LOC=U11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[1]} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[1]} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[2]} LOC=T13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[2]} LOC=T13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[3]} LOC=R13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[3]} LOC=R13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[4]} LOC=P13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[4]} LOC=P13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[5]} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[5]} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[6]} LOC=R15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[6]} LOC=R15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[7]} LOC=R14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[7]} LOC=R14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {halted_ind} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {halted_ind} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {jtag_TDO} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {jtag_TDO} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_clk} LOC=U17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_clk} LOC=U17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_mosi} LOC=U18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_mosi} LOC=U18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_ss} LOC=M13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_ss} LOC=M13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_clk} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=L13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_mosi} LOC=L13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_ss} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_ss} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {uart_tx_pin} LOC=R18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx_pin} LOC=R18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk_in} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_in} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TCK} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TCK} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TDI} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TDI} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TMS} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TMS} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_ext_i} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_ext_i} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi2_miso} LOC=M14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi2_miso} LOC=M14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_miso} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx_pin} LOC=N14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx_pin} LOC=N14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance pll1/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 26%.
Wirelength after clock region global placement is 72069.
1st GP placement takes 8.50 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.11 sec.

Pre global placement takes 9.70 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_151_102.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_151_46.
Placed fixed group with base inst gpio_tri[2]/opit_1 on IOL_151_13.
Placed fixed group with base inst gpio_tri[3]/opit_1 on IOL_151_14.
Placed fixed group with base inst gpio_tri[4]/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_18.
Placed fixed group with base inst halted_ind_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_73.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_82.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ext_i_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi2_clk_obuf/opit_1 on IOL_151_77.
Placed fixed group with base inst spi2_miso_ibuf/opit_1 on IOL_151_145.
Placed fixed group with base inst spi2_mosi_obuf/opit_1 on IOL_151_78.
Placed fixed group with base inst spi2_ss_obuf/opit_1 on IOL_151_146.
Placed fixed group with base inst spi_clk_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst spi_miso_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst spi_mosi_obuf/opit_1 on IOL_151_162.
Placed fixed group with base inst spi_ss_obuf/opit_1 on IOL_151_45.
Placed fixed group with base inst uart_rx_pin_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst uart_tx_pin_obuf/opit_1 on IOL_151_49.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance pll1/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 494955.
	1 iterations finished.
	Final slack 494955.
Super clustering done.
Design Utilization : 26%.
2nd GP placement takes 8.19 sec.

Wirelength after global placement is 69849.
Global placement takes 8.23 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 80378.
Macro cell placement takes 0.03 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 494955.
	1 iterations finished.
	Final slack 494955.
Super clustering done.
Design Utilization : 26%.
3rd GP placement takes 7.17 sec.

Wirelength after post global placement is 71029.
Post global placement takes 7.22 sec.

Phase 4 Legalization started.
The average distance in LP is 1.123117.
Wirelength after legalization is 76717.
Legalization takes 0.61 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 496996.
Replication placement takes 0.48 sec.

Wirelength after replication placement is 76717.
Phase 5.2 DP placement started.
Legalized cost 496996.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.27 sec.

Wirelength after detailed placement is 76717.
Timing-driven detailed placement takes 0.75 sec.

Worst slack is 496996, TNS after placement is 0.
Placement done.
Total placement takes 28.81 sec.
Finished placement. (CPU time elapsed 0h:00m:28s)

Routing started.
Building routing graph takes 1.17 sec.
Worst slack is 496996, TNS before global route is 0.
Processing design graph takes 0.48 sec.
Total memory for routing:
	51.313889 M.
Total nets for routing : 7461.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.02 sec.
Unrouted nets 275 at the end of iteration 0.
Unrouted nets 192 at the end of iteration 1.
Unrouted nets 141 at the end of iteration 2.
Unrouted nets 95 at the end of iteration 3.
Unrouted nets 89 at the end of iteration 4.
Unrouted nets 57 at the end of iteration 5.
Unrouted nets 48 at the end of iteration 6.
Unrouted nets 40 at the end of iteration 7.
Unrouted nets 31 at the end of iteration 8.
Unrouted nets 27 at the end of iteration 9.
Unrouted nets 17 at the end of iteration 10.
Unrouted nets 11 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 3 processed 394 nets, it takes 5.06 sec.
Global routing takes 5.11 sec.
Total 10004 subnets.
    forward max bucket size 531 , backward 452.
        Unrouted nets 7694 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.718750 sec.
    forward max bucket size 470 , backward 324.
        Unrouted nets 6050 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.312500 sec.
    forward max bucket size 770 , backward 597.
        Unrouted nets 4826 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.703125 sec.
    forward max bucket size 517 , backward 503.
        Unrouted nets 3986 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.796875 sec.
    forward max bucket size 730 , backward 625.
        Unrouted nets 3194 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.750000 sec.
    forward max bucket size 1048 , backward 689.
        Unrouted nets 2744 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.703125 sec.
    forward max bucket size 625 , backward 654.
        Unrouted nets 3032 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.421875 sec.
    forward max bucket size 824 , backward 707.
        Unrouted nets 2814 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.953125 sec.
    forward max bucket size 643 , backward 626.
        Unrouted nets 2572 at the end of iteration 8.
    route iteration 8, CPU time elapsed 1.187500 sec.
    forward max bucket size 516 , backward 424.
        Unrouted nets 2160 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.968750 sec.
    forward max bucket size 649 , backward 611.
        Unrouted nets 1840 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.796875 sec.
    forward max bucket size 1156 , backward 446.
        Unrouted nets 1541 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.687500 sec.
    forward max bucket size 832 , backward 474.
        Unrouted nets 1236 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.562500 sec.
    forward max bucket size 560 , backward 403.
        Unrouted nets 1087 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.500000 sec.
    forward max bucket size 457 , backward 424.
        Unrouted nets 869 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.421875 sec.
    forward max bucket size 431 , backward 392.
        Unrouted nets 692 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.343750 sec.
    forward max bucket size 499 , backward 561.
        Unrouted nets 586 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.312500 sec.
    forward max bucket size 377 , backward 454.
        Unrouted nets 473 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.296875 sec.
    forward max bucket size 387 , backward 400.
        Unrouted nets 399 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.234375 sec.
    forward max bucket size 322 , backward 310.
        Unrouted nets 312 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.187500 sec.
    forward max bucket size 481 , backward 393.
        Unrouted nets 265 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.156250 sec.
    forward max bucket size 658 , backward 286.
        Unrouted nets 234 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.156250 sec.
    forward max bucket size 671 , backward 469.
        Unrouted nets 193 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.156250 sec.
    forward max bucket size 360 , backward 251.
        Unrouted nets 158 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.125000 sec.
    forward max bucket size 265 , backward 250.
        Unrouted nets 126 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.109375 sec.
    forward max bucket size 390 , backward 255.
        Unrouted nets 111 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.093750 sec.
    forward max bucket size 174 , backward 193.
        Unrouted nets 86 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.093750 sec.
    forward max bucket size 390 , backward 420.
        Unrouted nets 72 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.093750 sec.
    forward max bucket size 118 , backward 150.
        Unrouted nets 67 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.062500 sec.
    forward max bucket size 312 , backward 219.
        Unrouted nets 43 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.062500 sec.
    forward max bucket size 364 , backward 194.
        Unrouted nets 52 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.078125 sec.
    forward max bucket size 428 , backward 331.
        Unrouted nets 47 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.062500 sec.
    forward max bucket size 738 , backward 396.
        Unrouted nets 43 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.062500 sec.
    forward max bucket size 697 , backward 330.
        Unrouted nets 41 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.062500 sec.
    forward max bucket size 602 , backward 500.
        Unrouted nets 32 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.062500 sec.
    forward max bucket size 508 , backward 335.
        Unrouted nets 33 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.046875 sec.
    forward max bucket size 507 , backward 335.
        Unrouted nets 20 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.062500 sec.
    forward max bucket size 503 , backward 336.
        Unrouted nets 18 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.062500 sec.
    forward max bucket size 222 , backward 197.
        Unrouted nets 12 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.062500 sec.
    forward max bucket size 339 , backward 306.
        Unrouted nets 15 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.062500 sec.
    forward max bucket size 37 , backward 43.
        Unrouted nets 14 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.062500 sec.
    forward max bucket size 95 , backward 246.
        Unrouted nets 19 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.062500 sec.
    forward max bucket size 87 , backward 131.
        Unrouted nets 12 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.046875 sec.
    forward max bucket size 27 , backward 45.
        Unrouted nets 8 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.046875 sec.
    forward max bucket size 24 , backward 48.
        Unrouted nets 4 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.062500 sec.
    forward max bucket size 32 , backward 58.
        Unrouted nets 2 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.062500 sec.
    forward max bucket size 8 , backward 17.
        Unrouted nets 0 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.046875 sec.
Detailed routing takes 46 iterations
Detailed routing takes 25.11 sec.
Start fix hold violation.
Build tmp routing results takes 0.14 sec.
Timing analysis takes 1.30 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.89 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 1.11 sec.
Used SRB routing arc is 97425.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 35.53 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 4        | 30            | 14                 
| Use of BKCL              | 3        | 6             | 50                 
| Use of CLMA              | 1517     | 3274          | 47                 
|   FF                     | 2269     | 19644         | 12                 
|   LUT                    | 3551     | 13096         | 28                 
|   LUT-FF pairs           | 953      | 13096         | 8                  
| Use of CLMS              | 495      | 1110          | 45                 
|   FF                     | 807      | 6660          | 13                 
|   LUT                    | 1041     | 4440          | 24                 
|   LUT-FF pairs           | 327      | 4440          | 8                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 48       | 48            | 100                
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 25       | 240           | 11                 
|   IOBD                   | 15       | 120           | 13                 
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 10       | 114           | 9                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 25       | 240           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 4        | 24            | 17                 
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:35s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:01m:20s)
Action pnr: Real time elapsed is 0h:1m:25s
Action pnr: CPU time elapsed is 0h:1m:21s
Action pnr: Process CPU time elapsed is 0h:1m:21s
Current time: Sun Oct 15 19:03:42 2023
Action pnr: Peak memory pool usage is 791 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Oct 15 19:03:42 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock tinyriscv_soc_top|clk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi2_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi2_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:13s
Action report_timing: CPU time elapsed is 0h:0m:11s
Action report_timing: Process CPU time elapsed is 0h:0m:11s
Current time: Sun Oct 15 19:03:54 2023
Action report_timing: Peak memory pool usage is 722 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Oct 15 19:03:55 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 1.609375 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/generate_bitstream/tinyriscv_soc_top.sbit"
Generate programming file takes 11.609375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:18s
Action gen_bit_stream: CPU time elapsed is 0h:0m:15s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:16s
Current time: Sun Oct 15 19:04:12 2023
Action gen_bit_stream: Peak memory pool usage is 410 MB
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf' ...
C: Flow-2008: IP file modified: "D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf". 
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Flow-0130: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds(line number: 21)] Syntax error occurs at column 1-1. Syntactic grouping begins at line 9, column 12.
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Flow-0130: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds(line number: 21)] Syntax error occurs at column 1-1. Syntactic grouping begins at line 9, column 12.
Parse module hierarchy of project 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
E: Flow-0130: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/temp_projects/Main_Flow/Main_Flow.pds(line number: 21)] Syntax error occurs at column 1-1. Syntactic grouping begins at line 9, column 12.
W: Failed to parse module hierarchy.
IP Compiler exited.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf' ...
E: Flow-0178: The project instance name is not specified.
IP Compiler exited.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf' ...
E: Flow-0178: The project instance name is not specified.
IP Compiler exited.
W: Public-4012: Failed to save the project file.
Open IP Compiler ...
IP Compiler exited.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf' ...
E: Flow-0178: The project instance name is not specified.
IP Compiler exited.
Customize IP 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.idf' ...
E: Flow-0178: The project instance name is not specified.
IP Compiler exited.
Open IP Compiler ...
IP Compiler exited.
Process exit normally.
