#ifndef __STATION_SLOW_IO_H
#define __STATION_SLOW_IO_H
#define STATION_SLOW_IO_BASE_ADDR 0x04000000
#define STATION_SLOW_IO_SSPIM0_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_SSPIM0_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_SSPIM0_BLOCK_REG_OFFSET 0x00000000
#define STATION_SLOW_IO_SSPIM0_BLOCK_REG_ADDR 0x04000000
#define STATION_SLOW_IO_SSPIM1_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_SSPIM1_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_SSPIM1_BLOCK_REG_OFFSET 0x00000400
#define STATION_SLOW_IO_SSPIM1_BLOCK_REG_ADDR 0x04000400
#define STATION_SLOW_IO_SSPIM2_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_SSPIM2_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_SSPIM2_BLOCK_REG_OFFSET 0x00000800
#define STATION_SLOW_IO_SSPIM2_BLOCK_REG_ADDR 0x04000800
#define STATION_SLOW_IO_SPIS_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_SPIS_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_SPIS_BLOCK_REG_OFFSET 0x00000c00
#define STATION_SLOW_IO_SPIS_BLOCK_REG_ADDR 0x04000c00
#define STATION_SLOW_IO_UART0_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_UART0_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_UART0_BLOCK_REG_OFFSET 0x00001000
#define STATION_SLOW_IO_UART0_BLOCK_REG_ADDR 0x04001000
#define STATION_SLOW_IO_UART1_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_UART1_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_UART1_BLOCK_REG_OFFSET 0x00001400
#define STATION_SLOW_IO_UART1_BLOCK_REG_ADDR 0x04001400
#define STATION_SLOW_IO_UART2_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_UART2_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_UART2_BLOCK_REG_OFFSET 0x00001800
#define STATION_SLOW_IO_UART2_BLOCK_REG_ADDR 0x04001800
#define STATION_SLOW_IO_UART3_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_UART3_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_UART3_BLOCK_REG_OFFSET 0x00001c00
#define STATION_SLOW_IO_UART3_BLOCK_REG_ADDR 0x04001c00
#define STATION_SLOW_IO_I2SM_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_I2SM_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_I2SM_BLOCK_REG_OFFSET 0x00002000
#define STATION_SLOW_IO_I2SM_BLOCK_REG_ADDR 0x04002000
#define STATION_SLOW_IO_I2SS0_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_I2SS0_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_I2SS0_BLOCK_REG_OFFSET 0x00002400
#define STATION_SLOW_IO_I2SS0_BLOCK_REG_ADDR 0x04002400
#define STATION_SLOW_IO_I2C0_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_I2C0_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_I2C0_BLOCK_REG_OFFSET 0x00002800
#define STATION_SLOW_IO_I2C0_BLOCK_REG_ADDR 0x04002800
#define STATION_SLOW_IO_I2C1_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_I2C1_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_I2C1_BLOCK_REG_OFFSET 0x00002c00
#define STATION_SLOW_IO_I2C1_BLOCK_REG_ADDR 0x04002c00
#define STATION_SLOW_IO_I2C2_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_I2C2_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_I2C2_BLOCK_REG_OFFSET 0x00003000
#define STATION_SLOW_IO_I2C2_BLOCK_REG_ADDR 0x04003000
#define STATION_SLOW_IO_GPIO_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_GPIO_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_GPIO_BLOCK_REG_OFFSET 0x00003400
#define STATION_SLOW_IO_GPIO_BLOCK_REG_ADDR 0x04003400
#define STATION_SLOW_IO_TIMERS_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_TIMERS_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_TIMERS_BLOCK_REG_OFFSET 0x00003800
#define STATION_SLOW_IO_TIMERS_BLOCK_REG_ADDR 0x04003800
#define STATION_SLOW_IO_ADC_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_ADC_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_ADC_BLOCK_REG_OFFSET 0x00003c00
#define STATION_SLOW_IO_ADC_BLOCK_REG_ADDR 0x04003c00
#define STATION_SLOW_IO_RTC_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_RTC_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_RTC_BLOCK_REG_OFFSET 0x00004000
#define STATION_SLOW_IO_RTC_BLOCK_REG_ADDR 0x04004000
#define STATION_SLOW_IO_WDT_BLOCK_REG_WIDTH 8192
#define STATION_SLOW_IO_WDT_BLOCK_REG_WIDTH_IN_BYTE 1024
#define STATION_SLOW_IO_WDT_BLOCK_REG_OFFSET 0x00004400
#define STATION_SLOW_IO_WDT_BLOCK_REG_ADDR 0x04004400
#define STATION_SLOW_IO_SCU_BACKUP_REG_WIDTH 256
#define STATION_SLOW_IO_SCU_BACKUP_REG_WIDTH_IN_BYTE 32
#define STATION_SLOW_IO_SCU_BACKUP_REG_OFFSET 0x00004800
#define STATION_SLOW_IO_SCU_BACKUP_REG_ADDR 0x04004800
#define STATION_SLOW_IO_SCU_IC_DC_MODE_WIDTH 64
#define STATION_SLOW_IO_SCU_IC_DC_MODE_WIDTH_IN_BYTE 8
#define STATION_SLOW_IO_SCU_IC_DC_MODE_OFFSET 0x00004820
#define STATION_SLOW_IO_SCU_IC_DC_MODE_ADDR 0x04004820
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_WIDTH 64
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_WIDTH_IN_BYTE 8
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_0 0x00004828
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_0 0x04004828
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_1 0x00004830
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_1 0x04004830
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_2 0x00004838
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_2 0x04004838
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_3 0x00004840
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_3 0x04004840
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_4 0x00004848
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_4 0x04004848
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_5 0x00004850
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_5 0x04004850
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_6 0x00004858
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_6 0x04004858
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_7 0x00004860
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_7 0x04004860
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_8 0x00004868
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_8 0x04004868
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_9 0x00004870
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_9 0x04004870
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_10 0x00004878
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_10 0x04004878
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_11 0x00004880
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_11 0x04004880
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_12 0x00004888
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_12 0x04004888
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_13 0x00004890
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_13 0x04004890
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_14 0x00004898
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_14 0x04004898
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_15 0x000048a0
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_15 0x040048a0
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_16 0x000048a8
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_16 0x040048a8
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_17 0x000048b0
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_17 0x040048b0
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_18 0x000048b8
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_18 0x040048b8
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_19 0x000048c0
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_19 0x040048c0
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_OFFSET__DEPTH_20 0x000048c8
#define STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_20 0x040048c8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_WIDTH 64
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_WIDTH_IN_BYTE 8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_0 0x000048d0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_0 0x040048d0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_1 0x000048d8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_1 0x040048d8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_2 0x000048e0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_2 0x040048e0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_3 0x000048e8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_3 0x040048e8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_4 0x000048f0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_4 0x040048f0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_5 0x000048f8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_5 0x040048f8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_6 0x00004900
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_6 0x04004900
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_7 0x00004908
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_7 0x04004908
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_8 0x00004910
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_8 0x04004910
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_9 0x00004918
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_9 0x04004918
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_10 0x00004920
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_10 0x04004920
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_11 0x00004928
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_11 0x04004928
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_12 0x00004930
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_12 0x04004930
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_13 0x00004938
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_13 0x04004938
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_14 0x00004940
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_14 0x04004940
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_15 0x00004948
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_15 0x04004948
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_16 0x00004950
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_16 0x04004950
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_17 0x00004958
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_17 0x04004958
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_18 0x00004960
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_18 0x04004960
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_19 0x00004968
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_19 0x04004968
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_20 0x00004970
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_20 0x04004970
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_21 0x00004978
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_21 0x04004978
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_22 0x00004980
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_22 0x04004980
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_23 0x00004988
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_23 0x04004988
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_24 0x00004990
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_24 0x04004990
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_25 0x00004998
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_25 0x04004998
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_26 0x000049a0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_26 0x040049a0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_27 0x000049a8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_27 0x040049a8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_28 0x000049b0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_28 0x040049b0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_29 0x000049b8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_29 0x040049b8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_30 0x000049c0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_30 0x040049c0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_31 0x000049c8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_31 0x040049c8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_32 0x000049d0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_32 0x040049d0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_33 0x000049d8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_33 0x040049d8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_34 0x000049e0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_34 0x040049e0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_35 0x000049e8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_35 0x040049e8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_36 0x000049f0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_36 0x040049f0
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_37 0x000049f8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_37 0x040049f8
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_38 0x00004a00
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_38 0x04004a00
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_39 0x00004a08
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_39 0x04004a08
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_40 0x00004a10
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_40 0x04004a10
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_41 0x00004a18
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_41 0x04004a18
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_42 0x00004a20
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_42 0x04004a20
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_43 0x00004a28
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_43 0x04004a28
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_44 0x00004a30
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_44 0x04004a30
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_45 0x00004a38
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_45 0x04004a38
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_46 0x00004a40
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_46 0x04004a40
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_47 0x00004a48
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_47 0x04004a48
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_48 0x00004a50
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_48 0x04004a50
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_49 0x00004a58
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_49 0x04004a58
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_OFFSET__DEPTH_50 0x00004a60
#define STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_50 0x04004a60
#define STATION_SLOW_IO_SCU_REFCLK_CTRL_WIDTH 64
#define STATION_SLOW_IO_SCU_REFCLK_CTRL_WIDTH_IN_BYTE 8
#define STATION_SLOW_IO_SCU_REFCLK_CTRL_OFFSET 0x00004a68
#define STATION_SLOW_IO_SCU_REFCLK_CTRL_ADDR 0x04004a68
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_WIDTH 64
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_WIDTH_IN_BYTE 8
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_OFFSET__DEPTH_0 0x00004c00
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_0 0x04004c00
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_OFFSET__DEPTH_1 0x00004c08
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_1 0x04004c08
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_OFFSET__DEPTH_2 0x00004c10
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_2 0x04004c10
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_OFFSET__DEPTH_3 0x00004c18
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_3 0x04004c18
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_OFFSET__DEPTH_4 0x00004c20
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_4 0x04004c20
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_OFFSET__DEPTH_5 0x00004c28
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_5 0x04004c28
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_OFFSET__DEPTH_6 0x00004c30
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_6 0x04004c30
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_OFFSET__DEPTH_7 0x00004c38
#define STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_7 0x04004c38
#define STATION_SLOW_IO_SCU_CPU_RESUME_ADDR_WIDTH 32
#define STATION_SLOW_IO_SCU_CPU_RESUME_ADDR_WIDTH_IN_BYTE 4
#define STATION_SLOW_IO_SCU_CPU_RESUME_ADDR_OFFSET 0x00004a70
#define STATION_SLOW_IO_SCU_CPU_RESUME_ADDR_ADDR 0x04004a70
#define STATION_SLOW_IO_SCU_S2ICG_BLOCKS_WIDTH 30
#define STATION_SLOW_IO_SCU_S2ICG_BLOCKS_WIDTH_IN_BYTE 3
#define STATION_SLOW_IO_SCU_S2ICG_BLOCKS_OFFSET 0x00004a78
#define STATION_SLOW_IO_SCU_S2ICG_BLOCKS_ADDR 0x04004a78
#define STATION_SLOW_IO_SCU_S2FRST_BLOCKS_WIDTH 30
#define STATION_SLOW_IO_SCU_S2FRST_BLOCKS_WIDTH_IN_BYTE 3
#define STATION_SLOW_IO_SCU_S2FRST_BLOCKS_OFFSET 0x00004a80
#define STATION_SLOW_IO_SCU_S2FRST_BLOCKS_ADDR 0x04004a80
#define STATION_SLOW_IO_SCU_FRST2S_BLOCKS_WIDTH 30
#define STATION_SLOW_IO_SCU_FRST2S_BLOCKS_WIDTH_IN_BYTE 3
#define STATION_SLOW_IO_SCU_FRST2S_BLOCKS_OFFSET 0x00004a88
#define STATION_SLOW_IO_SCU_FRST2S_BLOCKS_ADDR 0x04004a88
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TWRSR_WIDTH 20
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TWRSR_WIDTH_IN_BYTE 2
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TWRSR_OFFSET 0x00004a90
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TWRSR_ADDR 0x04004a90
#define STATION_SLOW_IO_SCU_QSPI_FLASH_DEVICE_ID_WIDTH 16
#define STATION_SLOW_IO_SCU_QSPI_FLASH_DEVICE_ID_WIDTH_IN_BYTE 2
#define STATION_SLOW_IO_SCU_QSPI_FLASH_DEVICE_ID_OFFSET 0x00004a98
#define STATION_SLOW_IO_SCU_QSPI_FLASH_DEVICE_ID_ADDR 0x04004a98
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TRDPD_WIDTH 13
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TRDPD_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TRDPD_OFFSET 0x00004aa0
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TRDPD_ADDR 0x04004aa0
#define STATION_SLOW_IO_SCU_LP_PD_STATUS_WIDTH 11
#define STATION_SLOW_IO_SCU_LP_PD_STATUS_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_LP_PD_STATUS_OFFSET 0x00004aa8
#define STATION_SLOW_IO_SCU_LP_PD_STATUS_ADDR 0x04004aa8
#define STATION_SLOW_IO_SCU_CLKDIV_I2SM_CFG_WIDTH 11
#define STATION_SLOW_IO_SCU_CLKDIV_I2SM_CFG_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_CLKDIV_I2SM_CFG_OFFSET 0x00004ab0
#define STATION_SLOW_IO_SCU_CLKDIV_I2SM_CFG_ADDR 0x04004ab0
#define STATION_SLOW_IO_SCU_CLKDIV_I2SS0_CFG_WIDTH 11
#define STATION_SLOW_IO_SCU_CLKDIV_I2SS0_CFG_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_CLKDIV_I2SS0_CFG_OFFSET 0x00004ab8
#define STATION_SLOW_IO_SCU_CLKDIV_I2SS0_CFG_ADDR 0x04004ab8
#define STATION_SLOW_IO_SCU_CLKDIV_SSP_CFG_WIDTH 7
#define STATION_SLOW_IO_SCU_CLKDIV_SSP_CFG_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_CLKDIV_SSP_CFG_OFFSET 0x00004ac0
#define STATION_SLOW_IO_SCU_CLKDIV_SSP_CFG_ADDR 0x04004ac0
#define STATION_SLOW_IO_SCU_FUNC_MS_WIDTH 6
#define STATION_SLOW_IO_SCU_FUNC_MS_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_FUNC_MS_OFFSET 0x00004ac8
#define STATION_SLOW_IO_SCU_FUNC_MS_ADDR 0x04004ac8
#define STATION_SLOW_IO_SCU_FUNC_NS_WIDTH 6
#define STATION_SLOW_IO_SCU_FUNC_NS_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_FUNC_NS_OFFSET 0x00004ad0
#define STATION_SLOW_IO_SCU_FUNC_NS_ADDR 0x04004ad0
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TEDPD_WIDTH 6
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TEDPD_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TEDPD_OFFSET 0x00004ad8
#define STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TEDPD_ADDR 0x04004ad8
#define STATION_SLOW_IO_SCU_CLKDIV_PLL_CFG_WIDTH 5
#define STATION_SLOW_IO_SCU_CLKDIV_PLL_CFG_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_CLKDIV_PLL_CFG_OFFSET 0x00004ae0
#define STATION_SLOW_IO_SCU_CLKDIV_PLL_CFG_ADDR 0x04004ae0
#define STATION_SLOW_IO_SCU_WAIT_CYCLE_WIDTH 4
#define STATION_SLOW_IO_SCU_WAIT_CYCLE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_WAIT_CYCLE_OFFSET 0x00004ae8
#define STATION_SLOW_IO_SCU_WAIT_CYCLE_ADDR 0x04004ae8
#define STATION_SLOW_IO_SCU_CLKDIV_SYSTEM_CFG_WIDTH 4
#define STATION_SLOW_IO_SCU_CLKDIV_SYSTEM_CFG_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_CLKDIV_SYSTEM_CFG_OFFSET 0x00004af0
#define STATION_SLOW_IO_SCU_CLKDIV_SYSTEM_CFG_ADDR 0x04004af0
#define STATION_SLOW_IO_SCU_CHIP_IDLE_STATUS_WIDTH 4
#define STATION_SLOW_IO_SCU_CHIP_IDLE_STATUS_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_CHIP_IDLE_STATUS_OFFSET 0x00004af8
#define STATION_SLOW_IO_SCU_CHIP_IDLE_STATUS_ADDR 0x04004af8
#define STATION_SLOW_IO_SCU_FUNC_FRANGE_WIDTH 2
#define STATION_SLOW_IO_SCU_FUNC_FRANGE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_FUNC_FRANGE_OFFSET 0x00004b00
#define STATION_SLOW_IO_SCU_FUNC_FRANGE_ADDR 0x04004b00
#define STATION_SLOW_IO_SCU_SCU_MODE_WIDTH 2
#define STATION_SLOW_IO_SCU_SCU_MODE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_SCU_MODE_OFFSET 0x00004b08
#define STATION_SLOW_IO_SCU_SCU_MODE_ADDR 0x04004b08
#define STATION_SLOW_IO_SCU_POWER_MODE_WIDTH 2
#define STATION_SLOW_IO_SCU_POWER_MODE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_POWER_MODE_OFFSET 0x00004b10
#define STATION_SLOW_IO_SCU_POWER_MODE_ADDR 0x04004b10
#define STATION_SLOW_IO_SCU_POWER_CTRL_STATE_WIDTH 2
#define STATION_SLOW_IO_SCU_POWER_CTRL_STATE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_POWER_CTRL_STATE_OFFSET 0x00004b18
#define STATION_SLOW_IO_SCU_POWER_CTRL_STATE_ADDR 0x04004b18
#define STATION_SLOW_IO_SCU_FUNC_PWRDN_WIDTH 1
#define STATION_SLOW_IO_SCU_FUNC_PWRDN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_FUNC_PWRDN_OFFSET 0x00004b20
#define STATION_SLOW_IO_SCU_FUNC_PWRDN_ADDR 0x04004b20
#define STATION_SLOW_IO_SCU_FUNC_CLK_SEL_WIDTH 1
#define STATION_SLOW_IO_SCU_FUNC_CLK_SEL_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_FUNC_CLK_SEL_OFFSET 0x00004b28
#define STATION_SLOW_IO_SCU_FUNC_CLK_SEL_ADDR 0x04004b28
#define STATION_SLOW_IO_SCU_PLL_FLDO_WIDTH 1
#define STATION_SLOW_IO_SCU_PLL_FLDO_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_PLL_FLDO_OFFSET 0x00004b30
#define STATION_SLOW_IO_SCU_PLL_FLDO_ADDR 0x04004b30
#define STATION_SLOW_IO_SCU_PLLCLK_ICG_EN_WIDTH 1
#define STATION_SLOW_IO_SCU_PLLCLK_ICG_EN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_PLLCLK_ICG_EN_OFFSET 0x00004b38
#define STATION_SLOW_IO_SCU_PLLCLK_ICG_EN_ADDR 0x04004b38
#define STATION_SLOW_IO_SCU_RTCCLK_SEL_WIDTH 1
#define STATION_SLOW_IO_SCU_RTCCLK_SEL_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_RTCCLK_SEL_OFFSET 0x00004b40
#define STATION_SLOW_IO_SCU_RTCCLK_SEL_ADDR 0x04004b40
#define STATION_SLOW_IO_SCU_INTR_WIDTH 1
#define STATION_SLOW_IO_SCU_INTR_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_INTR_OFFSET 0x00004b48
#define STATION_SLOW_IO_SCU_INTR_ADDR 0x04004b48
#define STATION_SLOW_IO_SCU_CPU_RESUME_FLAG_WIDTH 1
#define STATION_SLOW_IO_SCU_CPU_RESUME_FLAG_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_CPU_RESUME_FLAG_OFFSET 0x00004b50
#define STATION_SLOW_IO_SCU_CPU_RESUME_FLAG_ADDR 0x04004b50
#define STATION_SLOW_IO_SCU_FLASH_TIMER_IN_PROGRESS_WIDTH 1
#define STATION_SLOW_IO_SCU_FLASH_TIMER_IN_PROGRESS_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_FLASH_TIMER_IN_PROGRESS_OFFSET 0x00004b58
#define STATION_SLOW_IO_SCU_FLASH_TIMER_IN_PROGRESS_ADDR 0x04004b58
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_WIDTH 1
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_OFFSET__DEPTH_0 0x00004b60
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_0 0x04004b60
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_OFFSET__DEPTH_1 0x00004b68
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_1 0x04004b68
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_OFFSET__DEPTH_2 0x00004b70
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_2 0x04004b70
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_OFFSET__DEPTH_3 0x00004b78
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_3 0x04004b78
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_OFFSET__DEPTH_4 0x00004b80
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_4 0x04004b80
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_OFFSET__DEPTH_5 0x00004b88
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_5 0x04004b88
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_OFFSET__DEPTH_6 0x00004b90
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_6 0x04004b90
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_OFFSET__DEPTH_7 0x00004b98
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_7 0x04004b98
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_OFFSET__DEPTH_8 0x00004ba0
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_8 0x04004ba0
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_OFFSET__DEPTH_9 0x00004ba8
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_9 0x04004ba8
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_OFFSET__DEPTH_10 0x00004bb0
#define STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_10 0x04004bb0
#define STATION_SLOW_IO_SCU_WDT_PAUSE_WIDTH 1
#define STATION_SLOW_IO_SCU_WDT_PAUSE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_WDT_PAUSE_OFFSET 0x00004bb8
#define STATION_SLOW_IO_SCU_WDT_PAUSE_ADDR 0x04004bb8
#define STATION_SLOW_IO_SCU_WDT_SPEED_UP_WIDTH 1
#define STATION_SLOW_IO_SCU_WDT_SPEED_UP_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_WDT_SPEED_UP_OFFSET 0x00004bc0
#define STATION_SLOW_IO_SCU_WDT_SPEED_UP_ADDR 0x04004bc0
#define STATION_SLOW_IO_SCU_RTC_CLK_EN_WIDTH 1
#define STATION_SLOW_IO_SCU_RTC_CLK_EN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_RTC_CLK_EN_OFFSET 0x00004bc8
#define STATION_SLOW_IO_SCU_RTC_CLK_EN_ADDR 0x04004bc8
#define STATION_SLOW_IO_SCU_WDT_CLK_EN_WIDTH 1
#define STATION_SLOW_IO_SCU_WDT_CLK_EN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_WDT_CLK_EN_OFFSET 0x00004bd0
#define STATION_SLOW_IO_SCU_WDT_CLK_EN_ADDR 0x04004bd0
#define STATION_SLOW_IO_SCU_SYSTEM_DOMAIN_BUSY_WIDTH 1
#define STATION_SLOW_IO_SCU_SYSTEM_DOMAIN_BUSY_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_SYSTEM_DOMAIN_BUSY_OFFSET 0x00004bd8
#define STATION_SLOW_IO_SCU_SYSTEM_DOMAIN_BUSY_ADDR 0x04004bd8
#define STATION_SLOW_IO_SCU_PLL_DOMAIN_BUSY_WIDTH 1
#define STATION_SLOW_IO_SCU_PLL_DOMAIN_BUSY_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_PLL_DOMAIN_BUSY_OFFSET 0x00004be0
#define STATION_SLOW_IO_SCU_PLL_DOMAIN_BUSY_ADDR 0x04004be0
#define STATION_SLOW_IO_SCU_SSP_DOMAIN_BUSY_WIDTH 1
#define STATION_SLOW_IO_SCU_SSP_DOMAIN_BUSY_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_SSP_DOMAIN_BUSY_OFFSET 0x00004be8
#define STATION_SLOW_IO_SCU_SSP_DOMAIN_BUSY_ADDR 0x04004be8
#define STATION_SLOW_IO_SCU_APB_TIMER_IDLE_WIDTH 1
#define STATION_SLOW_IO_SCU_APB_TIMER_IDLE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_SCU_APB_TIMER_IDLE_OFFSET 0x00004c40
#define STATION_SLOW_IO_SCU_APB_TIMER_IDLE_ADDR 0x04004c40
#define STATION_SLOW_IO_CLKDIV_PLL_DIVCLK_STABLE_WIDTH 1
#define STATION_SLOW_IO_CLKDIV_PLL_DIVCLK_STABLE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_CLKDIV_PLL_DIVCLK_STABLE_OFFSET 0x00005000
#define STATION_SLOW_IO_CLKDIV_PLL_DIVCLK_STABLE_ADDR 0x04005000
#define STATION_SLOW_IO_CLKDIV_SYSTEM_DIVCLK_STABLE_WIDTH 1
#define STATION_SLOW_IO_CLKDIV_SYSTEM_DIVCLK_STABLE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_CLKDIV_SYSTEM_DIVCLK_STABLE_OFFSET 0x00005008
#define STATION_SLOW_IO_CLKDIV_SYSTEM_DIVCLK_STABLE_ADDR 0x04005008
#define STATION_SLOW_IO_CLKDIV_SSP_DIVCLK_STABLE_WIDTH 1
#define STATION_SLOW_IO_CLKDIV_SSP_DIVCLK_STABLE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_CLKDIV_SSP_DIVCLK_STABLE_OFFSET 0x00005010
#define STATION_SLOW_IO_CLKDIV_SSP_DIVCLK_STABLE_ADDR 0x04005010
#define STATION_SLOW_IO_CLKDIV_I2SM_DIVCLK_STABLE_WIDTH 1
#define STATION_SLOW_IO_CLKDIV_I2SM_DIVCLK_STABLE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_CLKDIV_I2SM_DIVCLK_STABLE_OFFSET 0x00005018
#define STATION_SLOW_IO_CLKDIV_I2SM_DIVCLK_STABLE_ADDR 0x04005018
#define STATION_SLOW_IO_CLKDIV_I2SS0_DIVCLK_STABLE_WIDTH 1
#define STATION_SLOW_IO_CLKDIV_I2SS0_DIVCLK_STABLE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_CLKDIV_I2SS0_DIVCLK_STABLE_OFFSET 0x00005020
#define STATION_SLOW_IO_CLKDIV_I2SS0_DIVCLK_STABLE_ADDR 0x04005020
#define STATION_SLOW_IO_B2S_UART0_LP_REQ_PCLK_WIDTH 1
#define STATION_SLOW_IO_B2S_UART0_LP_REQ_PCLK_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_B2S_UART0_LP_REQ_PCLK_OFFSET 0x00005028
#define STATION_SLOW_IO_B2S_UART0_LP_REQ_PCLK_ADDR 0x04005028
#define STATION_SLOW_IO_B2S_UART0_LP_REQ_SCLK_WIDTH 1
#define STATION_SLOW_IO_B2S_UART0_LP_REQ_SCLK_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_B2S_UART0_LP_REQ_SCLK_OFFSET 0x00005030
#define STATION_SLOW_IO_B2S_UART0_LP_REQ_SCLK_ADDR 0x04005030
#define STATION_SLOW_IO_B2S_UART1_LP_REQ_PCLK_WIDTH 1
#define STATION_SLOW_IO_B2S_UART1_LP_REQ_PCLK_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_B2S_UART1_LP_REQ_PCLK_OFFSET 0x00005038
#define STATION_SLOW_IO_B2S_UART1_LP_REQ_PCLK_ADDR 0x04005038
#define STATION_SLOW_IO_B2S_UART1_LP_REQ_SCLK_WIDTH 1
#define STATION_SLOW_IO_B2S_UART1_LP_REQ_SCLK_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_B2S_UART1_LP_REQ_SCLK_OFFSET 0x00005040
#define STATION_SLOW_IO_B2S_UART1_LP_REQ_SCLK_ADDR 0x04005040
#define STATION_SLOW_IO_B2S_UART2_LP_REQ_PCLK_WIDTH 1
#define STATION_SLOW_IO_B2S_UART2_LP_REQ_PCLK_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_B2S_UART2_LP_REQ_PCLK_OFFSET 0x00005048
#define STATION_SLOW_IO_B2S_UART2_LP_REQ_PCLK_ADDR 0x04005048
#define STATION_SLOW_IO_B2S_UART2_LP_REQ_SCLK_WIDTH 1
#define STATION_SLOW_IO_B2S_UART2_LP_REQ_SCLK_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_B2S_UART2_LP_REQ_SCLK_OFFSET 0x00005050
#define STATION_SLOW_IO_B2S_UART2_LP_REQ_SCLK_ADDR 0x04005050
#define STATION_SLOW_IO_B2S_UART3_LP_REQ_PCLK_WIDTH 1
#define STATION_SLOW_IO_B2S_UART3_LP_REQ_PCLK_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_B2S_UART3_LP_REQ_PCLK_OFFSET 0x00005058
#define STATION_SLOW_IO_B2S_UART3_LP_REQ_PCLK_ADDR 0x04005058
#define STATION_SLOW_IO_B2S_UART3_LP_REQ_SCLK_WIDTH 1
#define STATION_SLOW_IO_B2S_UART3_LP_REQ_SCLK_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_B2S_UART3_LP_REQ_SCLK_OFFSET 0x00005060
#define STATION_SLOW_IO_B2S_UART3_LP_REQ_SCLK_ADDR 0x04005060
#define STATION_SLOW_IO_S2B_TIMER_1_RESETN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_1_RESETN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_1_RESETN_OFFSET 0x00005068
#define STATION_SLOW_IO_S2B_TIMER_1_RESETN_ADDR 0x04005068
#define STATION_SLOW_IO_S2B_TIMER_2_RESETN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_2_RESETN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_2_RESETN_OFFSET 0x00005070
#define STATION_SLOW_IO_S2B_TIMER_2_RESETN_ADDR 0x04005070
#define STATION_SLOW_IO_S2B_TIMER_3_RESETN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_3_RESETN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_3_RESETN_OFFSET 0x00005078
#define STATION_SLOW_IO_S2B_TIMER_3_RESETN_ADDR 0x04005078
#define STATION_SLOW_IO_S2B_TIMER_4_RESETN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_4_RESETN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_4_RESETN_OFFSET 0x00005080
#define STATION_SLOW_IO_S2B_TIMER_4_RESETN_ADDR 0x04005080
#define STATION_SLOW_IO_S2B_TIMER_5_RESETN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_5_RESETN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_5_RESETN_OFFSET 0x00005088
#define STATION_SLOW_IO_S2B_TIMER_5_RESETN_ADDR 0x04005088
#define STATION_SLOW_IO_S2B_TIMER_6_RESETN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_6_RESETN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_6_RESETN_OFFSET 0x00005090
#define STATION_SLOW_IO_S2B_TIMER_6_RESETN_ADDR 0x04005090
#define STATION_SLOW_IO_S2B_TIMER_7_RESETN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_7_RESETN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_7_RESETN_OFFSET 0x00005098
#define STATION_SLOW_IO_S2B_TIMER_7_RESETN_ADDR 0x04005098
#define STATION_SLOW_IO_S2B_TIMER_8_RESETN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_8_RESETN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_8_RESETN_OFFSET 0x000050a0
#define STATION_SLOW_IO_S2B_TIMER_8_RESETN_ADDR 0x040050a0
#define STATION_SLOW_IO_S2B_TIMER_1_CLK_EN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_1_CLK_EN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_1_CLK_EN_OFFSET 0x000050a8
#define STATION_SLOW_IO_S2B_TIMER_1_CLK_EN_ADDR 0x040050a8
#define STATION_SLOW_IO_S2B_TIMER_2_CLK_EN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_2_CLK_EN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_2_CLK_EN_OFFSET 0x000050b0
#define STATION_SLOW_IO_S2B_TIMER_2_CLK_EN_ADDR 0x040050b0
#define STATION_SLOW_IO_S2B_TIMER_3_CLK_EN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_3_CLK_EN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_3_CLK_EN_OFFSET 0x000050b8
#define STATION_SLOW_IO_S2B_TIMER_3_CLK_EN_ADDR 0x040050b8
#define STATION_SLOW_IO_S2B_TIMER_4_CLK_EN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_4_CLK_EN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_4_CLK_EN_OFFSET 0x000050c0
#define STATION_SLOW_IO_S2B_TIMER_4_CLK_EN_ADDR 0x040050c0
#define STATION_SLOW_IO_S2B_TIMER_5_CLK_EN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_5_CLK_EN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_5_CLK_EN_OFFSET 0x000050c8
#define STATION_SLOW_IO_S2B_TIMER_5_CLK_EN_ADDR 0x040050c8
#define STATION_SLOW_IO_S2B_TIMER_6_CLK_EN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_6_CLK_EN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_6_CLK_EN_OFFSET 0x000050d0
#define STATION_SLOW_IO_S2B_TIMER_6_CLK_EN_ADDR 0x040050d0
#define STATION_SLOW_IO_S2B_TIMER_7_CLK_EN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_7_CLK_EN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_7_CLK_EN_OFFSET 0x000050d8
#define STATION_SLOW_IO_S2B_TIMER_7_CLK_EN_ADDR 0x040050d8
#define STATION_SLOW_IO_S2B_TIMER_8_CLK_EN_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_8_CLK_EN_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_8_CLK_EN_OFFSET 0x000050e0
#define STATION_SLOW_IO_S2B_TIMER_8_CLK_EN_ADDR 0x040050e0
#define STATION_SLOW_IO_S2B_TIMER_1_PAUSE_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_1_PAUSE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_1_PAUSE_OFFSET 0x000050e8
#define STATION_SLOW_IO_S2B_TIMER_1_PAUSE_ADDR 0x040050e8
#define STATION_SLOW_IO_S2B_TIMER_2_PAUSE_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_2_PAUSE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_2_PAUSE_OFFSET 0x000050f0
#define STATION_SLOW_IO_S2B_TIMER_2_PAUSE_ADDR 0x040050f0
#define STATION_SLOW_IO_S2B_TIMER_3_PAUSE_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_3_PAUSE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_3_PAUSE_OFFSET 0x000050f8
#define STATION_SLOW_IO_S2B_TIMER_3_PAUSE_ADDR 0x040050f8
#define STATION_SLOW_IO_S2B_TIMER_4_PAUSE_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_4_PAUSE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_4_PAUSE_OFFSET 0x00005100
#define STATION_SLOW_IO_S2B_TIMER_4_PAUSE_ADDR 0x04005100
#define STATION_SLOW_IO_S2B_TIMER_5_PAUSE_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_5_PAUSE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_5_PAUSE_OFFSET 0x00005108
#define STATION_SLOW_IO_S2B_TIMER_5_PAUSE_ADDR 0x04005108
#define STATION_SLOW_IO_S2B_TIMER_6_PAUSE_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_6_PAUSE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_6_PAUSE_OFFSET 0x00005110
#define STATION_SLOW_IO_S2B_TIMER_6_PAUSE_ADDR 0x04005110
#define STATION_SLOW_IO_S2B_TIMER_7_PAUSE_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_7_PAUSE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_7_PAUSE_OFFSET 0x00005118
#define STATION_SLOW_IO_S2B_TIMER_7_PAUSE_ADDR 0x04005118
#define STATION_SLOW_IO_S2B_TIMER_8_PAUSE_WIDTH 1
#define STATION_SLOW_IO_S2B_TIMER_8_PAUSE_WIDTH_IN_BYTE 1
#define STATION_SLOW_IO_S2B_TIMER_8_PAUSE_OFFSET 0x00005120
#define STATION_SLOW_IO_S2B_TIMER_8_PAUSE_ADDR 0x04005120


#ifdef USE_STATION_ENUM_ARRAY
enum station_slow_io_addr_enum {
  station_slow_io_sspim0_block_reg_addr_enum = 0x04000000,
  station_slow_io_sspim1_block_reg_addr_enum = 0x04000400,
  station_slow_io_sspim2_block_reg_addr_enum = 0x04000800,
  station_slow_io_spis_block_reg_addr_enum = 0x04000c00,
  station_slow_io_uart0_block_reg_addr_enum = 0x04001000,
  station_slow_io_uart1_block_reg_addr_enum = 0x04001400,
  station_slow_io_uart2_block_reg_addr_enum = 0x04001800,
  station_slow_io_uart3_block_reg_addr_enum = 0x04001c00,
  station_slow_io_i2sm_block_reg_addr_enum = 0x04002000,
  station_slow_io_i2ss0_block_reg_addr_enum = 0x04002400,
  station_slow_io_i2c0_block_reg_addr_enum = 0x04002800,
  station_slow_io_i2c1_block_reg_addr_enum = 0x04002c00,
  station_slow_io_i2c2_block_reg_addr_enum = 0x04003000,
  station_slow_io_gpio_block_reg_addr_enum = 0x04003400,
  station_slow_io_timers_block_reg_addr_enum = 0x04003800,
  station_slow_io_adc_block_reg_addr_enum = 0x04003c00,
  station_slow_io_rtc_block_reg_addr_enum = 0x04004000,
  station_slow_io_wdt_block_reg_addr_enum = 0x04004400,
  station_slow_io_scu_backup_reg_addr_enum = 0x04004800,
  station_slow_io_scu_ic_dc_mode_addr_enum = 0x04004820,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_0_enum = 0x04004828,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_1_enum = 0x04004830,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_2_enum = 0x04004838,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_3_enum = 0x04004840,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_4_enum = 0x04004848,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_5_enum = 0x04004850,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_6_enum = 0x04004858,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_7_enum = 0x04004860,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_8_enum = 0x04004868,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_9_enum = 0x04004870,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_10_enum = 0x04004878,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_11_enum = 0x04004880,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_12_enum = 0x04004888,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_13_enum = 0x04004890,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_14_enum = 0x04004898,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_15_enum = 0x040048a0,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_16_enum = 0x040048a8,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_17_enum = 0x040048b0,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_18_enum = 0x040048b8,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_19_enum = 0x040048c0,
  station_slow_io_scu_ssp_non_shared_sel_addr__depth_20_enum = 0x040048c8,
  station_slow_io_scu_ssp_shared_sel_addr__depth_0_enum = 0x040048d0,
  station_slow_io_scu_ssp_shared_sel_addr__depth_1_enum = 0x040048d8,
  station_slow_io_scu_ssp_shared_sel_addr__depth_2_enum = 0x040048e0,
  station_slow_io_scu_ssp_shared_sel_addr__depth_3_enum = 0x040048e8,
  station_slow_io_scu_ssp_shared_sel_addr__depth_4_enum = 0x040048f0,
  station_slow_io_scu_ssp_shared_sel_addr__depth_5_enum = 0x040048f8,
  station_slow_io_scu_ssp_shared_sel_addr__depth_6_enum = 0x04004900,
  station_slow_io_scu_ssp_shared_sel_addr__depth_7_enum = 0x04004908,
  station_slow_io_scu_ssp_shared_sel_addr__depth_8_enum = 0x04004910,
  station_slow_io_scu_ssp_shared_sel_addr__depth_9_enum = 0x04004918,
  station_slow_io_scu_ssp_shared_sel_addr__depth_10_enum = 0x04004920,
  station_slow_io_scu_ssp_shared_sel_addr__depth_11_enum = 0x04004928,
  station_slow_io_scu_ssp_shared_sel_addr__depth_12_enum = 0x04004930,
  station_slow_io_scu_ssp_shared_sel_addr__depth_13_enum = 0x04004938,
  station_slow_io_scu_ssp_shared_sel_addr__depth_14_enum = 0x04004940,
  station_slow_io_scu_ssp_shared_sel_addr__depth_15_enum = 0x04004948,
  station_slow_io_scu_ssp_shared_sel_addr__depth_16_enum = 0x04004950,
  station_slow_io_scu_ssp_shared_sel_addr__depth_17_enum = 0x04004958,
  station_slow_io_scu_ssp_shared_sel_addr__depth_18_enum = 0x04004960,
  station_slow_io_scu_ssp_shared_sel_addr__depth_19_enum = 0x04004968,
  station_slow_io_scu_ssp_shared_sel_addr__depth_20_enum = 0x04004970,
  station_slow_io_scu_ssp_shared_sel_addr__depth_21_enum = 0x04004978,
  station_slow_io_scu_ssp_shared_sel_addr__depth_22_enum = 0x04004980,
  station_slow_io_scu_ssp_shared_sel_addr__depth_23_enum = 0x04004988,
  station_slow_io_scu_ssp_shared_sel_addr__depth_24_enum = 0x04004990,
  station_slow_io_scu_ssp_shared_sel_addr__depth_25_enum = 0x04004998,
  station_slow_io_scu_ssp_shared_sel_addr__depth_26_enum = 0x040049a0,
  station_slow_io_scu_ssp_shared_sel_addr__depth_27_enum = 0x040049a8,
  station_slow_io_scu_ssp_shared_sel_addr__depth_28_enum = 0x040049b0,
  station_slow_io_scu_ssp_shared_sel_addr__depth_29_enum = 0x040049b8,
  station_slow_io_scu_ssp_shared_sel_addr__depth_30_enum = 0x040049c0,
  station_slow_io_scu_ssp_shared_sel_addr__depth_31_enum = 0x040049c8,
  station_slow_io_scu_ssp_shared_sel_addr__depth_32_enum = 0x040049d0,
  station_slow_io_scu_ssp_shared_sel_addr__depth_33_enum = 0x040049d8,
  station_slow_io_scu_ssp_shared_sel_addr__depth_34_enum = 0x040049e0,
  station_slow_io_scu_ssp_shared_sel_addr__depth_35_enum = 0x040049e8,
  station_slow_io_scu_ssp_shared_sel_addr__depth_36_enum = 0x040049f0,
  station_slow_io_scu_ssp_shared_sel_addr__depth_37_enum = 0x040049f8,
  station_slow_io_scu_ssp_shared_sel_addr__depth_38_enum = 0x04004a00,
  station_slow_io_scu_ssp_shared_sel_addr__depth_39_enum = 0x04004a08,
  station_slow_io_scu_ssp_shared_sel_addr__depth_40_enum = 0x04004a10,
  station_slow_io_scu_ssp_shared_sel_addr__depth_41_enum = 0x04004a18,
  station_slow_io_scu_ssp_shared_sel_addr__depth_42_enum = 0x04004a20,
  station_slow_io_scu_ssp_shared_sel_addr__depth_43_enum = 0x04004a28,
  station_slow_io_scu_ssp_shared_sel_addr__depth_44_enum = 0x04004a30,
  station_slow_io_scu_ssp_shared_sel_addr__depth_45_enum = 0x04004a38,
  station_slow_io_scu_ssp_shared_sel_addr__depth_46_enum = 0x04004a40,
  station_slow_io_scu_ssp_shared_sel_addr__depth_47_enum = 0x04004a48,
  station_slow_io_scu_ssp_shared_sel_addr__depth_48_enum = 0x04004a50,
  station_slow_io_scu_ssp_shared_sel_addr__depth_49_enum = 0x04004a58,
  station_slow_io_scu_ssp_shared_sel_addr__depth_50_enum = 0x04004a60,
  station_slow_io_scu_refclk_ctrl_addr_enum = 0x04004a68,
  station_slow_io_scu_apb_timer_slv_addr__depth_0_enum = 0x04004c00,
  station_slow_io_scu_apb_timer_slv_addr__depth_1_enum = 0x04004c08,
  station_slow_io_scu_apb_timer_slv_addr__depth_2_enum = 0x04004c10,
  station_slow_io_scu_apb_timer_slv_addr__depth_3_enum = 0x04004c18,
  station_slow_io_scu_apb_timer_slv_addr__depth_4_enum = 0x04004c20,
  station_slow_io_scu_apb_timer_slv_addr__depth_5_enum = 0x04004c28,
  station_slow_io_scu_apb_timer_slv_addr__depth_6_enum = 0x04004c30,
  station_slow_io_scu_apb_timer_slv_addr__depth_7_enum = 0x04004c38,
  station_slow_io_scu_cpu_resume_addr_addr_enum = 0x04004a70,
  station_slow_io_scu_s2icg_blocks_addr_enum = 0x04004a78,
  station_slow_io_scu_s2frst_blocks_addr_enum = 0x04004a80,
  station_slow_io_scu_frst2s_blocks_addr_enum = 0x04004a88,
  station_slow_io_scu_qspi_flash_timer_twrsr_addr_enum = 0x04004a90,
  station_slow_io_scu_qspi_flash_device_id_addr_enum = 0x04004a98,
  station_slow_io_scu_qspi_flash_timer_trdpd_addr_enum = 0x04004aa0,
  station_slow_io_scu_lp_pd_status_addr_enum = 0x04004aa8,
  station_slow_io_scu_clkdiv_i2sm_cfg_addr_enum = 0x04004ab0,
  station_slow_io_scu_clkdiv_i2ss0_cfg_addr_enum = 0x04004ab8,
  station_slow_io_scu_clkdiv_ssp_cfg_addr_enum = 0x04004ac0,
  station_slow_io_scu_func_ms_addr_enum = 0x04004ac8,
  station_slow_io_scu_func_ns_addr_enum = 0x04004ad0,
  station_slow_io_scu_qspi_flash_timer_tedpd_addr_enum = 0x04004ad8,
  station_slow_io_scu_clkdiv_pll_cfg_addr_enum = 0x04004ae0,
  station_slow_io_scu_wait_cycle_addr_enum = 0x04004ae8,
  station_slow_io_scu_clkdiv_system_cfg_addr_enum = 0x04004af0,
  station_slow_io_scu_chip_idle_status_addr_enum = 0x04004af8,
  station_slow_io_scu_func_frange_addr_enum = 0x04004b00,
  station_slow_io_scu_scu_mode_addr_enum = 0x04004b08,
  station_slow_io_scu_power_mode_addr_enum = 0x04004b10,
  station_slow_io_scu_power_ctrl_state_addr_enum = 0x04004b18,
  station_slow_io_scu_func_pwrdn_addr_enum = 0x04004b20,
  station_slow_io_scu_func_clk_sel_addr_enum = 0x04004b28,
  station_slow_io_scu_pll_fldo_addr_enum = 0x04004b30,
  station_slow_io_scu_pllclk_icg_en_addr_enum = 0x04004b38,
  station_slow_io_scu_rtcclk_sel_addr_enum = 0x04004b40,
  station_slow_io_scu_intr_addr_enum = 0x04004b48,
  station_slow_io_scu_cpu_resume_flag_addr_enum = 0x04004b50,
  station_slow_io_scu_flash_timer_in_progress_addr_enum = 0x04004b58,
  station_slow_io_scu_power_switch_on_addr__depth_0_enum = 0x04004b60,
  station_slow_io_scu_power_switch_on_addr__depth_1_enum = 0x04004b68,
  station_slow_io_scu_power_switch_on_addr__depth_2_enum = 0x04004b70,
  station_slow_io_scu_power_switch_on_addr__depth_3_enum = 0x04004b78,
  station_slow_io_scu_power_switch_on_addr__depth_4_enum = 0x04004b80,
  station_slow_io_scu_power_switch_on_addr__depth_5_enum = 0x04004b88,
  station_slow_io_scu_power_switch_on_addr__depth_6_enum = 0x04004b90,
  station_slow_io_scu_power_switch_on_addr__depth_7_enum = 0x04004b98,
  station_slow_io_scu_power_switch_on_addr__depth_8_enum = 0x04004ba0,
  station_slow_io_scu_power_switch_on_addr__depth_9_enum = 0x04004ba8,
  station_slow_io_scu_power_switch_on_addr__depth_10_enum = 0x04004bb0,
  station_slow_io_scu_wdt_pause_addr_enum = 0x04004bb8,
  station_slow_io_scu_wdt_speed_up_addr_enum = 0x04004bc0,
  station_slow_io_scu_rtc_clk_en_addr_enum = 0x04004bc8,
  station_slow_io_scu_wdt_clk_en_addr_enum = 0x04004bd0,
  station_slow_io_scu_system_domain_busy_addr_enum = 0x04004bd8,
  station_slow_io_scu_pll_domain_busy_addr_enum = 0x04004be0,
  station_slow_io_scu_ssp_domain_busy_addr_enum = 0x04004be8,
  station_slow_io_scu_apb_timer_idle_addr_enum = 0x04004c40,
  station_slow_io_clkdiv_pll_divclk_stable_addr_enum = 0x04005000,
  station_slow_io_clkdiv_system_divclk_stable_addr_enum = 0x04005008,
  station_slow_io_clkdiv_ssp_divclk_stable_addr_enum = 0x04005010,
  station_slow_io_clkdiv_i2sm_divclk_stable_addr_enum = 0x04005018,
  station_slow_io_clkdiv_i2ss0_divclk_stable_addr_enum = 0x04005020,
  station_slow_io_b2s_uart0_lp_req_pclk_addr_enum = 0x04005028,
  station_slow_io_b2s_uart0_lp_req_sclk_addr_enum = 0x04005030,
  station_slow_io_b2s_uart1_lp_req_pclk_addr_enum = 0x04005038,
  station_slow_io_b2s_uart1_lp_req_sclk_addr_enum = 0x04005040,
  station_slow_io_b2s_uart2_lp_req_pclk_addr_enum = 0x04005048,
  station_slow_io_b2s_uart2_lp_req_sclk_addr_enum = 0x04005050,
  station_slow_io_b2s_uart3_lp_req_pclk_addr_enum = 0x04005058,
  station_slow_io_b2s_uart3_lp_req_sclk_addr_enum = 0x04005060,
  station_slow_io_s2b_timer_1_resetn_addr_enum = 0x04005068,
  station_slow_io_s2b_timer_2_resetn_addr_enum = 0x04005070,
  station_slow_io_s2b_timer_3_resetn_addr_enum = 0x04005078,
  station_slow_io_s2b_timer_4_resetn_addr_enum = 0x04005080,
  station_slow_io_s2b_timer_5_resetn_addr_enum = 0x04005088,
  station_slow_io_s2b_timer_6_resetn_addr_enum = 0x04005090,
  station_slow_io_s2b_timer_7_resetn_addr_enum = 0x04005098,
  station_slow_io_s2b_timer_8_resetn_addr_enum = 0x040050a0,
  station_slow_io_s2b_timer_1_clk_en_addr_enum = 0x040050a8,
  station_slow_io_s2b_timer_2_clk_en_addr_enum = 0x040050b0,
  station_slow_io_s2b_timer_3_clk_en_addr_enum = 0x040050b8,
  station_slow_io_s2b_timer_4_clk_en_addr_enum = 0x040050c0,
  station_slow_io_s2b_timer_5_clk_en_addr_enum = 0x040050c8,
  station_slow_io_s2b_timer_6_clk_en_addr_enum = 0x040050d0,
  station_slow_io_s2b_timer_7_clk_en_addr_enum = 0x040050d8,
  station_slow_io_s2b_timer_8_clk_en_addr_enum = 0x040050e0,
  station_slow_io_s2b_timer_1_pause_addr_enum = 0x040050e8,
  station_slow_io_s2b_timer_2_pause_addr_enum = 0x040050f0,
  station_slow_io_s2b_timer_3_pause_addr_enum = 0x040050f8,
  station_slow_io_s2b_timer_4_pause_addr_enum = 0x04005100,
  station_slow_io_s2b_timer_5_pause_addr_enum = 0x04005108,
  station_slow_io_s2b_timer_6_pause_addr_enum = 0x04005110,
  station_slow_io_s2b_timer_7_pause_addr_enum = 0x04005118,
  station_slow_io_s2b_timer_8_pause_addr_enum = 0x04005120};
static char station_slow_io_addr_name_array[187][128] = {
  "STATION_SLOW_IO_SSPIM0_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_SSPIM1_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_SSPIM2_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_SPIS_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_UART0_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_UART1_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_UART2_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_UART3_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_I2SM_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_I2SS0_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_I2C0_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_I2C1_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_I2C2_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_GPIO_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_TIMERS_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_ADC_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_RTC_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_WDT_BLOCK_REG_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_BACKUP_REG_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_IC_DC_MODE_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_0_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_1_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_2_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_3_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_4_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_5_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_6_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_7_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_8_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_9_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_10_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_11_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_12_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_13_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_14_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_15_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_16_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_17_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_18_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_19_ENUM",
  "STATION_SLOW_IO_SCU_SSP_NON_SHARED_SEL_ADDR__DEPTH_20_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_0_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_1_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_2_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_3_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_4_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_5_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_6_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_7_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_8_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_9_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_10_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_11_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_12_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_13_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_14_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_15_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_16_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_17_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_18_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_19_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_20_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_21_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_22_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_23_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_24_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_25_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_26_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_27_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_28_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_29_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_30_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_31_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_32_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_33_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_34_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_35_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_36_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_37_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_38_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_39_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_40_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_41_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_42_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_43_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_44_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_45_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_46_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_47_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_48_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_49_ENUM",
  "STATION_SLOW_IO_SCU_SSP_SHARED_SEL_ADDR__DEPTH_50_ENUM",
  "STATION_SLOW_IO_SCU_REFCLK_CTRL_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_0_ENUM",
  "STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_1_ENUM",
  "STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_2_ENUM",
  "STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_3_ENUM",
  "STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_4_ENUM",
  "STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_5_ENUM",
  "STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_6_ENUM",
  "STATION_SLOW_IO_SCU_APB_TIMER_SLV_ADDR__DEPTH_7_ENUM",
  "STATION_SLOW_IO_SCU_CPU_RESUME_ADDR_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_S2ICG_BLOCKS_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_S2FRST_BLOCKS_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_FRST2S_BLOCKS_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TWRSR_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_QSPI_FLASH_DEVICE_ID_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TRDPD_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_LP_PD_STATUS_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_CLKDIV_I2SM_CFG_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_CLKDIV_I2SS0_CFG_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_CLKDIV_SSP_CFG_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_FUNC_MS_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_FUNC_NS_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_QSPI_FLASH_TIMER_TEDPD_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_CLKDIV_PLL_CFG_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_WAIT_CYCLE_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_CLKDIV_SYSTEM_CFG_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_CHIP_IDLE_STATUS_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_FUNC_FRANGE_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_SCU_MODE_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_POWER_MODE_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_POWER_CTRL_STATE_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_FUNC_PWRDN_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_FUNC_CLK_SEL_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_PLL_FLDO_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_PLLCLK_ICG_EN_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_RTCCLK_SEL_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_INTR_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_CPU_RESUME_FLAG_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_FLASH_TIMER_IN_PROGRESS_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_0_ENUM",
  "STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_1_ENUM",
  "STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_2_ENUM",
  "STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_3_ENUM",
  "STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_4_ENUM",
  "STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_5_ENUM",
  "STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_6_ENUM",
  "STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_7_ENUM",
  "STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_8_ENUM",
  "STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_9_ENUM",
  "STATION_SLOW_IO_SCU_POWER_SWITCH_ON_ADDR__DEPTH_10_ENUM",
  "STATION_SLOW_IO_SCU_WDT_PAUSE_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_WDT_SPEED_UP_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_RTC_CLK_EN_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_WDT_CLK_EN_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_SYSTEM_DOMAIN_BUSY_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_PLL_DOMAIN_BUSY_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_SSP_DOMAIN_BUSY_ADDR_ENUM",
  "STATION_SLOW_IO_SCU_APB_TIMER_IDLE_ADDR_ENUM",
  "STATION_SLOW_IO_CLKDIV_PLL_DIVCLK_STABLE_ADDR_ENUM",
  "STATION_SLOW_IO_CLKDIV_SYSTEM_DIVCLK_STABLE_ADDR_ENUM",
  "STATION_SLOW_IO_CLKDIV_SSP_DIVCLK_STABLE_ADDR_ENUM",
  "STATION_SLOW_IO_CLKDIV_I2SM_DIVCLK_STABLE_ADDR_ENUM",
  "STATION_SLOW_IO_CLKDIV_I2SS0_DIVCLK_STABLE_ADDR_ENUM",
  "STATION_SLOW_IO_B2S_UART0_LP_REQ_PCLK_ADDR_ENUM",
  "STATION_SLOW_IO_B2S_UART0_LP_REQ_SCLK_ADDR_ENUM",
  "STATION_SLOW_IO_B2S_UART1_LP_REQ_PCLK_ADDR_ENUM",
  "STATION_SLOW_IO_B2S_UART1_LP_REQ_SCLK_ADDR_ENUM",
  "STATION_SLOW_IO_B2S_UART2_LP_REQ_PCLK_ADDR_ENUM",
  "STATION_SLOW_IO_B2S_UART2_LP_REQ_SCLK_ADDR_ENUM",
  "STATION_SLOW_IO_B2S_UART3_LP_REQ_PCLK_ADDR_ENUM",
  "STATION_SLOW_IO_B2S_UART3_LP_REQ_SCLK_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_1_RESETN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_2_RESETN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_3_RESETN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_4_RESETN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_5_RESETN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_6_RESETN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_7_RESETN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_8_RESETN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_1_CLK_EN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_2_CLK_EN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_3_CLK_EN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_4_CLK_EN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_5_CLK_EN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_6_CLK_EN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_7_CLK_EN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_8_CLK_EN_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_1_PAUSE_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_2_PAUSE_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_3_PAUSE_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_4_PAUSE_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_5_PAUSE_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_6_PAUSE_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_7_PAUSE_ADDR_ENUM",
  "STATION_SLOW_IO_S2B_TIMER_8_PAUSE_ADDR_ENUM"};
static uint64_t station_slow_io_addr_array[187] = {
  0x04000000,
  0x04000400,
  0x04000800,
  0x04000c00,
  0x04001000,
  0x04001400,
  0x04001800,
  0x04001c00,
  0x04002000,
  0x04002400,
  0x04002800,
  0x04002c00,
  0x04003000,
  0x04003400,
  0x04003800,
  0x04003c00,
  0x04004000,
  0x04004400,
  0x04004800,
  0x04004820,
  0x04004828,
  0x04004830,
  0x04004838,
  0x04004840,
  0x04004848,
  0x04004850,
  0x04004858,
  0x04004860,
  0x04004868,
  0x04004870,
  0x04004878,
  0x04004880,
  0x04004888,
  0x04004890,
  0x04004898,
  0x040048a0,
  0x040048a8,
  0x040048b0,
  0x040048b8,
  0x040048c0,
  0x040048c8,
  0x040048d0,
  0x040048d8,
  0x040048e0,
  0x040048e8,
  0x040048f0,
  0x040048f8,
  0x04004900,
  0x04004908,
  0x04004910,
  0x04004918,
  0x04004920,
  0x04004928,
  0x04004930,
  0x04004938,
  0x04004940,
  0x04004948,
  0x04004950,
  0x04004958,
  0x04004960,
  0x04004968,
  0x04004970,
  0x04004978,
  0x04004980,
  0x04004988,
  0x04004990,
  0x04004998,
  0x040049a0,
  0x040049a8,
  0x040049b0,
  0x040049b8,
  0x040049c0,
  0x040049c8,
  0x040049d0,
  0x040049d8,
  0x040049e0,
  0x040049e8,
  0x040049f0,
  0x040049f8,
  0x04004a00,
  0x04004a08,
  0x04004a10,
  0x04004a18,
  0x04004a20,
  0x04004a28,
  0x04004a30,
  0x04004a38,
  0x04004a40,
  0x04004a48,
  0x04004a50,
  0x04004a58,
  0x04004a60,
  0x04004a68,
  0x04004c00,
  0x04004c08,
  0x04004c10,
  0x04004c18,
  0x04004c20,
  0x04004c28,
  0x04004c30,
  0x04004c38,
  0x04004a70,
  0x04004a78,
  0x04004a80,
  0x04004a88,
  0x04004a90,
  0x04004a98,
  0x04004aa0,
  0x04004aa8,
  0x04004ab0,
  0x04004ab8,
  0x04004ac0,
  0x04004ac8,
  0x04004ad0,
  0x04004ad8,
  0x04004ae0,
  0x04004ae8,
  0x04004af0,
  0x04004af8,
  0x04004b00,
  0x04004b08,
  0x04004b10,
  0x04004b18,
  0x04004b20,
  0x04004b28,
  0x04004b30,
  0x04004b38,
  0x04004b40,
  0x04004b48,
  0x04004b50,
  0x04004b58,
  0x04004b60,
  0x04004b68,
  0x04004b70,
  0x04004b78,
  0x04004b80,
  0x04004b88,
  0x04004b90,
  0x04004b98,
  0x04004ba0,
  0x04004ba8,
  0x04004bb0,
  0x04004bb8,
  0x04004bc0,
  0x04004bc8,
  0x04004bd0,
  0x04004bd8,
  0x04004be0,
  0x04004be8,
  0x04004c40,
  0x04005000,
  0x04005008,
  0x04005010,
  0x04005018,
  0x04005020,
  0x04005028,
  0x04005030,
  0x04005038,
  0x04005040,
  0x04005048,
  0x04005050,
  0x04005058,
  0x04005060,
  0x04005068,
  0x04005070,
  0x04005078,
  0x04005080,
  0x04005088,
  0x04005090,
  0x04005098,
  0x040050a0,
  0x040050a8,
  0x040050b0,
  0x040050b8,
  0x040050c0,
  0x040050c8,
  0x040050d0,
  0x040050d8,
  0x040050e0,
  0x040050e8,
  0x040050f0,
  0x040050f8,
  0x04005100,
  0x04005108,
  0x04005110,
  0x04005118,
  0x04005120};
#endif

#endif
