WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2518970 heartbeat IPC: 3.97 cumulative IPC: 3.97 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5039987 heartbeat IPC: 3.967 cumulative IPC: 3.968 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6298369 cumulative IPC: 3.969 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6298369 cumulative IPC: 3.969 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9891096 heartbeat IPC: 2.061 cumulative IPC: 1.392 (Simulation time: 00 hr 01 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_6.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 17775136 heartbeat IPC: 1.268 cumulative IPC: 1.307 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 25840834 heartbeat IPC: 1.24 cumulative IPC: 1.279 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 33328431 heartbeat IPC: 1.336 cumulative IPC: 1.295 (Simulation time: 00 hr 02 min 50 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_6.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 41137649 heartbeat IPC: 1.281 cumulative IPC: 1.292 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 49199345 heartbeat IPC: 1.24 cumulative IPC: 1.282 (Simulation time: 00 hr 04 min 02 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 56768825 heartbeat IPC: 1.321 cumulative IPC: 1.288 (Simulation time: 00 hr 04 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_6.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 64492670 heartbeat IPC: 1.295 cumulative IPC: 1.289 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 72614686 heartbeat IPC: 1.231 cumulative IPC: 1.282 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 80193779 heartbeat IPC: 1.319 cumulative IPC: 1.286 (Simulation time: 00 hr 06 min 22 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_6.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 77714998 cumulative IPC: 1.287 (Simulation time: 00 hr 06 min 40 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 77714998 cumulative IPC: 1.287 (Simulation time: 00 hr 06 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_6.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.287 instructions: 100000000 cycles: 77714998
CPU 0 Branch Prediction Accuracy: 83.23% MPKI: 32.16 Average ROB Occupancy at Mispredict: 8.363
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00201
BRANCH_INDIRECT: 17.5
BRANCH_CONDITIONAL: 14.6
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 0.0762
BRANCH_RETURN: 0.00124

LLC TOTAL        ACCESS:     301193 HIT:     299715 MISS:       1478
LLC LOAD         ACCESS:     110672 HIT:     109509 MISS:       1163
LLC RFO          ACCESS:      85628 HIT:      85343 MISS:        285
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     101898 HIT:     101892 MISS:          6
LLC TRANSLATION  ACCESS:       2995 HIT:       2971 MISS:         24
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 171.9 cycles
cpu0_DTLB TOTAL        ACCESS:   20391020 HIT:   20202367 MISS:     188653
cpu0_DTLB LOAD         ACCESS:   20391020 HIT:   20202367 MISS:     188653
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.613 cycles
cpu0_ITLB TOTAL        ACCESS:    4376960 HIT:    4372111 MISS:       4849
cpu0_ITLB LOAD         ACCESS:    4376960 HIT:    4372111 MISS:       4849
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.924 cycles
cpu0_L1D TOTAL        ACCESS:   24175928 HIT:   22628939 MISS:    1546989
cpu0_L1D LOAD         ACCESS:   17769782 HIT:   17036423 MISS:     733359
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    6401927 HIT:    5592254 MISS:     809673
cpu0_L1D TRANSLATION  ACCESS:       4219 HIT:        262 MISS:       3957
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 6.296 cycles
cpu0_L1I TOTAL        ACCESS:    5118153 HIT:    4578381 MISS:     539772
cpu0_L1I LOAD         ACCESS:    5118153 HIT:    4578381 MISS:     539772
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.612 cycles
cpu0_L2C TOTAL        ACCESS:    1358048 HIT:    1158753 MISS:     199295
cpu0_L2C LOAD         ACCESS:     808218 HIT:     697546 MISS:     110672
cpu0_L2C RFO          ACCESS:     252125 HIT:     166497 MISS:      85628
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     293748 HIT:     293748 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       3957 HIT:        962 MISS:       2995
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 21.34 cycles
cpu0_STLB TOTAL        ACCESS:     116008 HIT:     111806 MISS:       4202
cpu0_STLB LOAD         ACCESS:     116008 HIT:     111806 MISS:       4202
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 35.08 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        249
  ROW_BUFFER_MISS:       1223
 AVG DBUS CONGESTED CYCLE: 3.81
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         27
  FULL:        520
