// Seed: 3277319146
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    output supply1 id_4,
    output supply0 id_5
);
  wire id_7;
  module_0();
  always @* begin
    @(posedge 1);
  end
  wire id_8;
endmodule
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    input tri module_2
    , id_7,
    output tri1 id_4,
    output tri id_5
);
  wire id_8;
  module_0();
endmodule
