MODULE main
VAR
st : {st1, st2, st3};

ASSIGN
  init(st) := st1;
  
  next(st) :=
    case
      st = st1 : {st2,st3};
      st = st2 : st2;
      st = st3 : st3;
      esac;
      
DEFINE
p := st = st1;
q := st = st2;

SPEC A[p U EX q]
SPEC A[p U AX q]