Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 18 15:29:22 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           45 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           38 |
| Yes          | No                    | No                     |             866 |          146 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             254 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------+----------------------------------+------------------+----------------+
| Clock Signal |           Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------+----------------------------------+------------------+----------------+
|  clk         | fsm1/fsm1_write_en                |                                  |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                |                                  |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                |                                  |                2 |              3 |
|  clk         | fsm7/fsm7_write_en                |                                  |                1 |              3 |
|  clk         | fsm6/fsm6_write_en                |                                  |                1 |              3 |
|  clk         | fsm5/fsm5_write_en                |                                  |                1 |              3 |
|  clk         | fsm0/fsm0_write_en                |                                  |                1 |              3 |
|  clk         | fsm2/fsm2_write_en                |                                  |                2 |              3 |
|  clk         | fsm4/fsm4_write_en                |                                  |                1 |              3 |
|  clk         | fsm10/fsm10_write_en              |                                  |                1 |              3 |
|  clk         | fsm11/fsm11_write_en              |                                  |                1 |              3 |
|  clk         | fsm3/fsm3_write_en                |                                  |                1 |              3 |
|  clk         | fsm10/E[0]                        |                                  |                2 |              4 |
|  clk         | fsm7/E[0]                         |                                  |                2 |              4 |
|  clk         | fsm5/E[0]                         |                                  |                1 |              4 |
|  clk         | fsm11/done_reg_2[0]               |                                  |                1 |              4 |
|  clk         | fsm11/go_1[0]                     |                                  |                1 |              4 |
|  clk         | fsm11/E[0]                        |                                  |                3 |              4 |
|  clk         | fsm2/out_reg[0]_4[0]              |                                  |                1 |              4 |
|  clk         | fsm4/E[0]                         |                                  |                2 |              4 |
|  clk         | div_pipe1/quotient_msk_reg[25]_0  | div_pipe1/divisor[30]_i_1_n_1    |                3 |             31 |
|  clk         | div_pipe0/quotient_msk_reg[3]_0   | div_pipe0/divisor[30]_i_1__0_n_1 |                7 |             31 |
|  clk         | div_pipe1/dividend[31]_i_1__0_n_1 |                                  |                4 |             32 |
|  clk         | fsm2/E[0]                         |                                  |                9 |             32 |
|  clk         | fsm11/done_reg[0]                 |                                  |               10 |             32 |
|  clk         | fsm3/A_i_k_1_write_en             |                                  |                8 |             32 |
|  clk         | fsm3/A_int_read1_0_write_en       |                                  |                7 |             32 |
|  clk         | div_pipe0/dividend[31]_i_1_n_1    |                                  |                4 |             32 |
|  clk         | fsm6/y_int_read0_0_write_en       |                                  |               10 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en   |                                  |                8 |             32 |
|  clk         | fsm9/A_int_read5_0_write_en       |                                  |                7 |             32 |
|  clk         | fsm2/A_j_j_0_write_en             |                                  |                5 |             32 |
|  clk         | w_0/done_reg_1                    | w_0/done_reg_0                   |               10 |             32 |
|  clk         | div_pipe0/quotient_msk_reg[3]_0   |                                  |                6 |             32 |
|  clk         | div_pipe0/quotient_msk_reg[3]_0   | div_pipe0/running_reg_0          |                7 |             32 |
|  clk         | fsm8/x_int_read0_0_write_en       |                                  |                7 |             32 |
|  clk         | div_pipe0/dividend                | div_pipe0/running_reg_0          |                8 |             32 |
|  clk         | mult_pipe3/bin_read4_0_write_en   |                                  |                8 |             32 |
|  clk         | div_pipe1/dividend                | div_pipe1/running_reg_0          |               10 |             32 |
|  clk         | fsm0/A_i_k_0_write_en             |                                  |               11 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en       |                                  |               10 |             32 |
|  clk         | done_reg10/E[0]                   |                                  |                7 |             32 |
|  clk         | div_pipe1/bin_read5_0_write_en    |                                  |                4 |             32 |
|  clk         | fsm4/done_reg[0]                  |                                  |                7 |             32 |
|  clk         | div_pipe0/bin_read1_0_write_en    |                                  |               10 |             32 |
|  clk         | w_3/out_reg[27]_0                 | w_3/done_reg_0                   |               11 |             32 |
|  clk         | mult_pipe2/bin_read3_0_write_en   |                                  |                6 |             32 |
|  clk         | mult_pipe1/bin_read2_0_write_en   |                                  |                5 |             32 |
|  clk         | fsm6/A_int_read2_0_write_en       |                                  |                8 |             32 |
|  clk         | fsm10/A_int_read4_0_write_en      |                                  |                3 |             32 |
|  clk         | div_pipe1/quotient_msk_reg[25]_0  |                                  |                6 |             32 |
|  clk         | div_pipe1/quotient_msk_reg[25]_0  | div_pipe1/running_reg_0          |                7 |             32 |
|  clk         | fsm8/A_int_read3_0_write_en       |                                  |                8 |             32 |
|  clk         |                                   | fsm3/mult_pipe1_go               |               10 |             51 |
|  clk         |                                   | mult_pipe2/p_0_in                |                9 |             51 |
|  clk         |                                   | mult_pipe0/p_0_in                |               10 |             51 |
|  clk         |                                   | mult_pipe3/p_0_in                |                9 |             51 |
|  clk         |                                   |                                  |               45 |             70 |
+--------------+-----------------------------------+----------------------------------+------------------+----------------+


