{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701110843010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701110843010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 13:47:22 2023 " "Processing started: Mon Nov 27 13:47:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701110843010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110843010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110843010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701110843243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701110843243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849004 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-arch " "Found design unit 1: mux2to1-arch" {  } { { "components/mux2to1.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux2to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849005 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "components/mux2to1.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_ALU-arch " "Found design unit 1: MIPS_ALU-arch" {  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849005 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU " "Found entity 1: MIPS_ALU" {  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/thirtytwobitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/thirtytwobitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtytwobitregister-arch " "Found design unit 1: thirtytwobitregister-arch" {  } { { "components/thirtytwobitregister.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/thirtytwobitregister.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849006 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtytwobitregister " "Found entity 1: thirtytwobitregister" {  } { { "components/thirtytwobitregister.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/thirtytwobitregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/thirtytwobitlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/thirtytwobitlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtytwobitlatch-arch " "Found design unit 1: thirtytwobitlatch-arch" {  } { { "components/thirtytwobitlatch.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/thirtytwobitlatch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849008 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtytwobitlatch " "Found entity 1: thirtytwobitlatch" {  } { { "components/thirtytwobitlatch.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/thirtytwobitlatch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sramandio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sramandio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sramandio-arch " "Found design unit 1: sramandio-arch" {  } { { "components/sramandio.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849009 ""} { "Info" "ISGN_ENTITY_NAME" "1 sramandio " "Found entity 1: sramandio" {  } { { "components/sramandio.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-arch " "Found design unit 1: mux4to1-arch" {  } { { "components/mux4to1.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux4to1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849011 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "components/mux4to1.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux4to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849011 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAM.vhd " "Can't analyze file -- file SRAM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701110849012 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "components/TB_sramandio.vhd " "Can't analyze file -- file components/TB_sramandio.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701110849014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-sync_read " "Found design unit 1: register_file-sync_read" {  } { { "components/register_file.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/register_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849015 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "components/register_file.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849017 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tentothirtytwoextender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/tentothirtytwoextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tentothirtytwoextender-arch " "Found design unit 1: tentothirtytwoextender-arch" {  } { { "components/tentothirtytwoextender.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/tentothirtytwoextender.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849018 ""} { "Info" "ISGN_ENTITY_NAME" "1 tentothirtytwoextender " "Found entity 1: tentothirtytwoextender" {  } { { "components/tentothirtytwoextender.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/tentothirtytwoextender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mips_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mips_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_controller-arch " "Found design unit 1: MIPS_controller-arch" {  } { { "components/mips_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849019 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_controller " "Found entity 1: MIPS_controller" {  } { { "components/mips_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/alu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_controller-arch " "Found design unit 1: alu_controller-arch" {  } { { "components/alu_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849020 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "components/alu_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-arch " "Found design unit 1: instruction_register-arch" {  } { { "components/instruction_register.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/instruction_register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849020 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "components/instruction_register.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/instruction_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft2-arch " "Found design unit 1: shiftleft2-arch" {  } { { "components/shiftleft2.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/shiftleft2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849022 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2 " "Found entity 1: shiftleft2" {  } { { "components/shiftleft2.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/shiftleft2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend-arch " "Found design unit 1: signextend-arch" {  } { { "components/signextend.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/signextend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849023 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "components/signextend.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/signextend.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/mips_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/mips_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_controller_tb-TB " "Found design unit 1: MIPS_controller_tb-TB" {  } { { "testbenches/mips_controller_tb.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/testbenches/mips_controller_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849024 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_controller_tb " "Found entity 1: MIPS_controller_tb" {  } { { "testbenches/mips_controller_tb.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/testbenches/mips_controller_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controllerandsram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controllerandsram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controllerandsram-arch " "Found design unit 1: controllerandsram-arch" {  } { { "components/controllerandsram.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/controllerandsram.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849025 ""} { "Info" "ISGN_ENTITY_NAME" "1 controllerandsram " "Found entity 1: controllerandsram" {  } { { "components/controllerandsram.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/controllerandsram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mips4712.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mips4712.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS4712-arch " "Found design unit 1: MIPS4712-arch" {  } { { "components/MIPS4712.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849026 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS4712 " "Found entity 1: MIPS4712" {  } { { "components/MIPS4712.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS4712 " "Elaborating entity \"MIPS4712\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701110849051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapathcircuit " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapathcircuit\"" {  } { { "components/MIPS4712.vhd" "datapathcircuit" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849060 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_inputb_4x1mux_input_1 datapath.vhd(234) " "VHDL Signal Declaration warning at datapath.vhd(234): used implicit default value for signal \"alu_inputb_4x1mux_input_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 234 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701110849062 "|MIPS4712|datapath:datapathcircuit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tentothirtytwoextender datapath:datapathcircuit\|tentothirtytwoextender:zeroextend " "Elaborating entity \"tentothirtytwoextender\" for hierarchy \"datapath:datapathcircuit\|tentothirtytwoextender:zeroextend\"" {  } { { "components/datapath.vhd" "zeroextend" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849089 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "twentytwozeroes tentothirtytwoextender.vhd(17) " "VHDL Signal Declaration warning at tentothirtytwoextender.vhd(17): used explicit default value for signal \"twentytwozeroes\" because signal was never assigned a value" {  } { { "components/tentothirtytwoextender.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/tentothirtytwoextender.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701110849090 "|MIPS4712|datapath:datapathcircuit|tentothirtytwoextender:zeroextend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sramandio datapath:datapathcircuit\|sramandio:memoryunit " "Elaborating entity \"sramandio\" for hierarchy \"datapath:datapathcircuit\|sramandio:memoryunit\"" {  } { { "components/datapath.vhd" "memoryunit" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwobitregister datapath:datapathcircuit\|sramandio:memoryunit\|thirtytwobitregister:inport0 " "Elaborating entity \"thirtytwobitregister\" for hierarchy \"datapath:datapathcircuit\|sramandio:memoryunit\|thirtytwobitregister:inport0\"" {  } { { "components/sramandio.vhd" "inport0" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem " "Elaborating entity \"SRAM\" for hierarchy \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\"" {  } { { "components/sramandio.vhd" "sram_mem" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\"" {  } { { "components/SRAM.vhd" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\"" {  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SRAM_INIT.mif " "Parameter \"init_file\" = \"SRAM_INIT.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849147 ""}  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701110849147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gpt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gpt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gpt3 " "Found entity 1: altsyncram_gpt3" {  } { { "db/altsyncram_gpt3.tdf" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_gpt3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gpt3 datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated " "Elaborating entity \"altsyncram_gpt3\" for hierarchy \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5r2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r5r2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5r2 " "Found entity 1: altsyncram_r5r2" {  } { { "db/altsyncram_r5r2.tdf" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_r5r2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110849211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5r2 datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|altsyncram_r5r2:altsyncram1 " "Elaborating entity \"altsyncram_r5r2\" for hierarchy \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|altsyncram_r5r2:altsyncram1\"" {  } { { "db/altsyncram_gpt3.tdf" "altsyncram1" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_gpt3.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gpt3.tdf" "mgl_prim2" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_gpt3.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gpt3.tdf" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_gpt3.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1397899597 " "Parameter \"NODE_NAME\" = \"1397899597\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110849418 ""}  } { { "db/altsyncram_gpt3.tdf" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_gpt3.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701110849418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 datapath:datapathcircuit\|mux2to1:instructionregistermux " "Elaborating entity \"mux2to1\" for hierarchy \"datapath:datapathcircuit\|mux2to1:instructionregistermux\"" {  } { { "components/datapath.vhd" "instructionregistermux" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapathcircuit\|register_file:registerfile " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapathcircuit\|register_file:registerfile\"" {  } { { "components/datapath.vhd" "registerfile" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 datapath:datapathcircuit\|mux2to1:registerfileoutputmux " "Elaborating entity \"mux2to1\" for hierarchy \"datapath:datapathcircuit\|mux2to1:registerfileoutputmux\"" {  } { { "components/datapath.vhd" "registerfileoutputmux" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register datapath:datapathcircuit\|instruction_register:instructionregister " "Elaborating entity \"instruction_register\" for hierarchy \"datapath:datapathcircuit\|instruction_register:instructionregister\"" {  } { { "components/datapath.vhd" "instructionregister" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:datapathcircuit\|mux4to1:alu_inputb_4x1mux " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:datapathcircuit\|mux4to1:alu_inputb_4x1mux\"" {  } { { "components/datapath.vhd" "alu_inputb_4x1mux" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_ALU datapath:datapathcircuit\|MIPS_ALU:alu " "Elaborating entity \"MIPS_ALU\" for hierarchy \"datapath:datapathcircuit\|MIPS_ALU:alu\"" {  } { { "components/datapath.vhd" "alu" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempsum MIPS_ALU.vhd(20) " "Verilog HDL or VHDL warning at MIPS_ALU.vhd(20): object \"tempsum\" assigned a value but never read" {  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701110849925 "|MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_controller datapath:datapathcircuit\|alu_controller:alucontroller " "Elaborating entity \"alu_controller\" for hierarchy \"datapath:datapathcircuit\|alu_controller:alucontroller\"" {  } { { "components/datapath.vhd" "alucontroller" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849949 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE alu_controller.vhd(209) " "VHDL warning at alu_controller.vhd(209): comparison between unequal length operands always returns FALSE" {  } { { "components/alu_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd" 209 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110849950 "|MIPS4712|datapath:datapathcircuit|alu_controller:alucontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend datapath:datapathcircuit\|signextend:signextender " "Elaborating entity \"signextend\" for hierarchy \"datapath:datapathcircuit\|signextend:signextender\"" {  } { { "components/datapath.vhd" "signextender" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_controller MIPS_controller:controllercircuit " "Elaborating entity \"MIPS_controller\" for hierarchy \"MIPS_controller:controllercircuit\"" {  } { { "components/MIPS4712.vhd" "controllercircuit" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110849961 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "default_op mips_controller.vhd(138) " "VHDL Variable Declaration warning at mips_controller.vhd(138): used initial value expression for variable \"default_op\" because variable was never assigned a value" {  } { { "components/mips_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd" 138 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701110849962 "|MIPS4712|MIPS_controller:controllercircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_type mips_controller.vhd(203) " "VHDL Process Statement warning at mips_controller.vhd(203): signal \"instruction_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mips_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701110849962 "|MIPS4712|MIPS_controller:controllercircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_type mips_controller.vhd(235) " "VHDL Process Statement warning at mips_controller.vhd(235): signal \"instruction_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mips_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701110849962 "|MIPS4712|MIPS_controller:controllercircuit"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701110850150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.27.13:47:32 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl " "2023.11.27.13:47:32 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110852042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110853953 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110854066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110856515 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110856656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110856761 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110856888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110856902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110856902 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701110857619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b47db4c/alt_sld_fab.v" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110857949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110857949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110858075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110858075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110858079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110858079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110858172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110858172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110858304 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110858304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110858304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110858413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110858413 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:datapathcircuit\|MIPS_ALU:alu\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:datapathcircuit\|MIPS_ALU:alu\|Mult1\"" {  } { { "components/MIPS_ALU.vhd" "Mult1" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701110861798 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:datapathcircuit\|MIPS_ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:datapathcircuit\|MIPS_ALU:alu\|Mult0\"" {  } { { "components/MIPS_ALU.vhd" "Mult0" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701110861798 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701110861798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapathcircuit\|MIPS_ALU:alu\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"datapath:datapathcircuit\|MIPS_ALU:alu\|lpm_mult:Mult1\"" {  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110861833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapathcircuit\|MIPS_ALU:alu\|lpm_mult:Mult1 " "Instantiated megafunction \"datapath:datapathcircuit\|MIPS_ALU:alu\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861833 ""}  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701110861833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/mult_tns.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110861858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110861858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapathcircuit\|MIPS_ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:datapathcircuit\|MIPS_ALU:alu\|lpm_mult:Mult0\"" {  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110861890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapathcircuit\|MIPS_ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:datapathcircuit\|MIPS_ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701110861890 ""}  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701110861890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701110861916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110861916 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701110862290 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701110862290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110863339 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701110865745 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701110866754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701110866754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4311 " "Implemented 4311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701110866929 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701110866929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4213 " "Implemented 4213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701110866929 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701110866929 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701110866929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701110866929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701110866957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 13:47:46 2023 " "Processing ended: Mon Nov 27 13:47:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701110866957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701110866957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701110866957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701110866957 ""}
