{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-262,-60",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 3 -x 770 -y 200 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port S_AXI_B -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_pcie_perst -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_sys_resetn -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 590 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 63 65 59 60 61 57 58 64 62 66 67} -defaultsOSRD -pinDir S_AXI_B left -pinY S_AXI_B 0L -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir pcie_mgt right -pinY pcie_mgt 0R -pinDir sys_clk left -pinY sys_clk 160L -pinDir sys_clk_gt left -pinY sys_clk_gt 180L -pinDir sys_rst_n left -pinY sys_rst_n 100L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 20R -pinDir user_lnk_up right -pinY user_lnk_up 40R -pinDir axi_aclk left -pinY axi_aclk 40L -pinDir axi_aresetn left -pinY axi_aresetn 60L -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 60R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 120L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 80R -pinDir interrupt_out right -pinY interrupt_out 100R
preplace inst clock_buffer -pg 1 -lvl 1 -x 200 -y 360 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst system_ila -pg 1 -lvl 2 -x 590 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 39 38} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst axi_clock_converter -pg 1 -lvl 1 -x 200 -y 80 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir m_axi_aclk right -pinY m_axi_aclk 20R -pinDir m_axi_aresetn right -pinY m_axi_aresetn 40R
preplace inst axi4_master_plug -pg 1 -lvl 1 -x 200 -y 220 -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk right -pinY clk 20R
preplace netloc pcie_bridge_axi_aresetn 1 1 1 380 120n
preplace netloc sys_clk_1 1 0 1 NJ 100
preplace netloc sys_resetn_1 1 0 1 NJ 120
preplace netloc sys_rst_n_0_1 1 0 2 NJ 300 NJ
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 N 360
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 N 380
preplace netloc xdma_0_axi_aclk 1 1 1 400 100n
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 360
preplace netloc S_AXI_B_1 1 0 1 NJ 80
preplace netloc axi_clock_converter_M_AXI 1 1 1 420 60n
preplace netloc xdma_0_pcie_mgt 1 2 1 N 200
preplace netloc axi4_master_plug_0_AXI 1 1 1 N 220
levelinfo -pg 1 0 200 590 770
pagesize -pg 1 -db -bbox -sgen -130 0 890 440
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-222,-59",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 3 -x 660 -y 70 -defaultsOSRD
preplace port PCIE_REFCLK -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 3 -x 660 -y 50 -defaultsOSRD
preplace port S_AXI_B -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_PCIE_PERST -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 3 -x 660 -y 130 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 3 -x 660 -y 150 -defaultsOSRD
preplace inst pcie_bridge_0 -pg 1 -lvl 2 -x 480 -y 130 -defaultsOSRD
preplace inst clock_buffer -pg 1 -lvl 1 -x 160 -y 70 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 2 -x 480 -y 330 -defaultsOSRD
preplace netloc sys_rst_n_0_1 1 0 2 NJ 160 NJ
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 300 80n
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 320 60n
preplace netloc xdma_0_axi_aclk 1 1 2 310 410 640
preplace netloc xdma_0_axi_aresetn 1 2 1 NJ 150
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 70
preplace netloc S_AXI_B_1 1 0 2 NJ 140 310
preplace netloc xdma_0_M_AXI_B 1 2 1 NJ 50
preplace netloc xdma_0_pcie_mgt 1 2 1 NJ 70
levelinfo -pg 1 0 160 480 660
pagesize -pg 1 -db -bbox -sgen -130 0 790 420
"
}
0
