.model mux_4bit
.inputs A[0] A[1] A[2] A[3] S[0] S[1] S[2]
.outputs O
.names S[0] n9
0 1
.names S[2] n10
0 1
.names S[1] n11
0 1
.names n11 A[0] n12
11 1
.names n12 n10 n13
11 0
.names S[1] A[2] n14
11 1
.names n14 n10 n15
11 0
.names n15 n13 n16
11 0
.names n16 n9 n17
11 0
.names n11 A[1] n18
11 1
.names n18 n10 n19
11 0
.names S[1] A[3] n20
11 1
.names n20 n10 n21
11 0
.names n21 n19 n22
11 0
.names n22 S[0] n23
11 0
.names n23 n17 O
11 0
.end