#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 29 10:25:07 2018
# Process ID: 4796
# Current directory: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14784 D:\Documenten\Avans 2017-2018\Blok 8\Pong\Geluid code\Week 5\week_5\week_5.xpr
# Log file: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/vivado.log
# Journal file: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Documenten/Avans 2017-2018/Blok 7/Programeerbare hardware/Week 5/week_5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 793.930 ; gain = 65.262
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 906.648 ; gain = 102.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:10]
INFO: [Synth 8-3491] module 'clk' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:5' bound to instance 'clk1' of component 'clk' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:36]
INFO: [Synth 8-638] synthesizing module 'clk' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:10]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5' bound to instance 'clk1' of component 'clk_wiz_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:19]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk' (2#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:10]
INFO: [Synth 8-3491] module 'rom' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:5' bound to instance 'rom1' of component 'rom' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:40]
INFO: [Synth 8-638] synthesizing module 'rom' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:11]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'rom' of component 'blk_mem_gen_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:21]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom' (4#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:11]
INFO: [Synth 8-3491] module 'demodulatie' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:6' bound to instance 'demodulatie1' of component 'demodulatie' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'demodulatie' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'demodulatie' (5#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 947.035 ; gain = 143.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 947.035 ; gain = 143.145
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk1/clk1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'rom1/rom'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk1/clk1/inst'
Finished Parsing XDC File [d:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk1/clk1/inst'
Parsing XDC File [d:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk1/clk1/inst'
Finished Parsing XDC File [d:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk1/clk1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/constrs_1/new/top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1300.996 ; gain = 497.105
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1300.996 ; gain = 497.117
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Retro.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Documenten/Avans 2017-2018/Blok 8/Pong/Retro.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Retro.coe'
generate_target all [get_files  {{D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Tue May 29 10:30:19 2018] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.ip_user_files} -ipstatic_source_dir {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.cache/compile_simlib/modelsim} {questa=D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.cache/compile_simlib/questa} {riviera=D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.cache/compile_simlib/riviera} {activehdl=D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 29 10:31:03 2018] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/runme.log
[Tue May 29 10:31:03 2018] Launched impl_1...
Run output will be captured here: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 29 10:40:31 2018] Launched synth_1...
Run output will be captured here: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/runme.log
[Tue May 29 10:40:31 2018] Launched impl_1...
Run output will be captured here: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 29 10:41:48 2018] Launched synth_1...
Run output will be captured here: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/runme.log
[Tue May 29 10:41:48 2018] Launched impl_1...
Run output will be captured here: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {981}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Tue May 29 10:45:43 2018] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.ip_user_files} -ipstatic_source_dir {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.cache/compile_simlib/modelsim} {questa=D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.cache/compile_simlib/questa} {riviera=D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.cache/compile_simlib/riviera} {activehdl=D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 29 10:45:58 2018] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/runme.log
[Tue May 29 10:45:58 2018] Launched impl_1...
Run output will be captured here: D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1535.922 ; gain = 33.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:10]
INFO: [Synth 8-3491] module 'clk' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:5' bound to instance 'clk1' of component 'clk' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:36]
INFO: [Synth 8-638] synthesizing module 'clk' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:10]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5' bound to instance 'clk1' of component 'clk_wiz_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:19]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk' (2#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:10]
INFO: [Synth 8-3491] module 'rom' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:5' bound to instance 'rom1' of component 'rom' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:40]
INFO: [Synth 8-638] synthesizing module 'rom' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:11]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'rom' of component 'blk_mem_gen_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:21]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/.Xil/Vivado-4796-LAPTOP-NJE0O93L/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom' (4#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:11]
INFO: [Synth 8-3491] module 'demodulatie' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:6' bound to instance 'demodulatie1' of component 'demodulatie' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'demodulatie' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'demodulatie' (5#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1574.164 ; gain = 71.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1574.164 ; gain = 71.855
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk1/clk1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'rom1/rom'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk1/clk1/inst'
Finished Parsing XDC File [d:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk1/clk1/inst'
Parsing XDC File [d:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk1/clk1/inst'
Finished Parsing XDC File [d:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk1/clk1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/constrs_1/new/top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1574.164 ; gain = 72.184
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 29 10:58:13 2018...
