* Z:\mnt\design.r\spice\examples\3726.asc
XU1 N004 N007 N014 N010 N011 N013 0 0 N009 0 N008 N001 0 N012 N006 N005 LTC3726
R1 N014 0 100K
C1 N013 0 .0025µ
C2 N011 0 330p Rser=24K
L1 IN N002 490µ Rpar=10K
L2 N001 N003 40µ Rpar=2K
M§Q1 N002 N006 N008 N008 Si4484EY
R2 N008 0 20m
V1 IN 0 36
V2 N005 0 7.5
L3 N001 OUT 1.5µ Rpar=2K
C3 OUT 0 330µ
R6 N009 0 100K
R7 OUT N010 110K
R8 N010 0 24.9K
M§Q5 N003 N007 0 0 Si4490DY
M§Q6 N001 N004 0 0 Si4490DY
Rload OUT 0 1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 1m startup
.lib LTC3726.sub
.backanno
.end
