[2025-07-17 02:30:05.671492] [openram.globals/init_openram]: Initializing OpenRAM...
[2025-07-17 02:30:05.671923] [openram.globals/setup_paths]: OpenRAM source code found in /workspaces/OpenRAM/compiler
[2025-07-17 02:30:05.672143] [openram.globals/setup_paths]: Temporary files saved in /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/
[2025-07-17 02:30:05.672408] [openram.globals/read_config]: Configuration file is /workspaces/OpenRAM/macros/rom_configs/sky130_rom_krom.py
[2025-07-17 02:30:05.673151] [openram.globals/read_config]: Output saved in /workspaces/OpenRAM/macros/sky130_rom_krom/
[2025-07-17 02:30:05.673370] [openram.globals/install_conda]: Creating conda setup...
[2025-07-17 02:30:05.676056] [openram.globals/import_tech]: Tech directory found in /workspaces/OpenRAM/technology:/workspaces/OpenRAM/miniconda/lib/python3.8/site-packages/openram/technology
[2025-07-17 02:30:05.676406] [openram.globals/import_tech]: Adding technology path: /workspaces/OpenRAM/technology
[2025-07-17 02:30:05.676677] [openram.globals/import_tech]: Adding technology path: /workspaces/OpenRAM/miniconda/lib/python3.8/site-packages/openram/technology
[2025-07-17 02:30:05.680985] [openram.globals/purge_temp]: Purging temp directory: /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/
[2025-07-17 02:30:05.773252] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2025-07-17 02:30:06.228310] [openram.characterizer/<module>]: Initializing characterizer...
[2025-07-17 02:30:06.238717] [openram.characterizer/<module>]: Analytical model enabled.
[2025-07-17 02:30:06.249944] [openram.verify/<module>]: Initializing verify...
[2025-07-17 02:30:06.260350] [openram.verify/<module>]: Finding DRC/LVS/PEX tools.
[2025-07-17 02:30:06.270925] [openram.globals/get_tool]: Using DRC: /workspaces/OpenRAM/miniconda/bin/magic
[2025-07-17 02:30:06.282491] [openram.globals/get_tool]: Using LVS: /workspaces/OpenRAM/miniconda/bin/netgen
[2025-07-17 02:30:06.293816] [openram.globals/get_tool]: Using PEX: /workspaces/OpenRAM/miniconda/bin/magic
[2025-07-17 02:30:06.294457] |==============================================================================|
[2025-07-17 02:30:06.294554] |=========                      OpenRAM v1.2.49                       =========|
[2025-07-17 02:30:06.294637] |=========                                                            =========|
[2025-07-17 02:30:06.294718] |=========               VLSI Design and Automation Lab               =========|
[2025-07-17 02:30:06.294794] |=========        Computer Science and Engineering Department         =========|
[2025-07-17 02:30:06.294890] |=========            University of California Santa Cruz             =========|
[2025-07-17 02:30:06.294962] |=========                                                            =========|
[2025-07-17 02:30:06.295036] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2025-07-17 02:30:06.295108] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2025-07-17 02:30:06.295179] |=========                See LICENSE for license info                =========|
[2025-07-17 02:30:06.295250] |==============================================================================|
[2025-07-17 02:30:06.295333] ** Start: 07/17/2025 02:30:06
[2025-07-17 02:30:06.295411] Output files are: 
[2025-07-17 02:30:06.295482] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.sp
[2025-07-17 02:30:06.295552] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.v
[2025-07-17 02:30:06.295621] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.lef
[2025-07-17 02:30:06.295691] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.gds
[2025-07-17 02:30:06.296697] [openram.rom_config/compute_sizes]: Read rom data file: length 256.0 bytes, 128 words, set number of cols to 48, rows to 42, with 3 words per row
[2025-07-17 02:30:06.296855] create rom of word size 2 with 128 num of words
[2025-07-17 02:30:06.304211] [openram.modules.bitcell_base_array/__init__]: Creating sky130_rom_krom_rom_base_array 42 x 48
[2025-07-17 02:30:08.099370] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_row_decode_wordline_buffer
[2025-07-17 02:30:08.100499] [openram.modules.pbuf_dec/__init__]: creating pbuf_dec with size of 6
[2025-07-17 02:30:08.145454] [openram.modules.bitcell_base_array/__init__]: Creating sky130_rom_krom_rom_row_decode_array 12 x 42
[2025-07-17 02:30:08.415496] [openram.modules.rom_column_mux_array/__init__]: Creating sky130_rom_krom_rom_column_mux_array
[2025-07-17 02:30:08.472408] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_column_decode_wordline_buffer
[2025-07-17 02:30:08.478993] [openram.modules.bitcell_base_array/__init__]: Creating sky130_rom_krom_rom_column_decode_array 4 x 3
[2025-07-17 02:30:08.500678] [openram.modules.pdriver/__init__]: creating pdriver rom_clock_driver
[2025-07-17 02:30:08.528543] [openram.modules.pdriver/__init__]: creating pdriver rom_precharge_driver
[2025-07-17 02:30:08.536946] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_bitline_inverter
[2025-07-17 02:30:08.568064] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_output_buffer
[2025-07-17 02:30:08.652569] ** Submodules: 2.4 seconds
[2025-07-17 02:30:08.653411] ** Placement: 0.0 seconds
[2025-07-17 02:30:11.373466] [openram.base.hierarchy_layout/get_bbox]: Size: 84.33 x 87.06 with perimeter margin 0
[2025-07-17 02:30:11.403177] [openram.router.router_tech/__init__]: Minimum track width: 0.680
[2025-07-17 02:30:11.403533] [openram.router.router_tech/__init__]: Minimum track space: 0.300
[2025-07-17 02:30:11.403859] [openram.router.router_tech/__init__]: Minimum track wire width: 0.380
[2025-07-17 02:30:11.404176] [openram.router.supply_router/route]: Running router for vdd and gnd...
[2025-07-17 02:30:19.329370] [openram.router.router_tech/__init__]: Minimum track width: 0.680
[2025-07-17 02:30:19.329752] [openram.router.router_tech/__init__]: Minimum track space: 0.300
[2025-07-17 02:30:19.330085] [openram.router.router_tech/__init__]: Minimum track wire width: 0.380
[2025-07-17 02:30:19.330400] [openram.router.signal_escape_router/route]: Running signal escape router...
[2025-07-17 02:30:24.263470] ** Routing: 15.6 seconds
[2025-07-17 02:30:54.417086] [openram.verify.run_script/run_script]: Still running /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/run_ext.sh (30 seconds)
[2025-07-17 02:31:23.458070] [openram.verify.magic/run_drc]: DRC Errors sky130_rom_krom	0
[2025-07-17 02:31:24.473242] [openram.verify.magic/run_lvs]: sky130_rom_krom	LVS matches
[2025-07-17 02:31:24.473480] ** Verification: 60.2 seconds
[2025-07-17 02:31:24.473566] ** ROM creation: 78.2 seconds
[2025-07-17 02:31:24.473696] SP: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.sp
[2025-07-17 02:31:24.515653] ** Spice writing: 0.0 seconds
[2025-07-17 02:31:24.515744] GDS: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.gds
[2025-07-17 02:31:24.599307] ** GDS: 0.1 seconds
[2025-07-17 02:31:24.599410] LEF: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.lef
[2025-07-17 02:31:24.600793] ** LEF: 0.0 seconds
[2025-07-17 02:31:24.600911] LVS: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.lvs.sp
[2025-07-17 02:31:24.640506] ** LVS writing: 0.0 seconds
[2025-07-17 02:31:24.640956] Config: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.py
[2025-07-17 02:31:24.641044] ** Config: 0.0 seconds
[2025-07-17 02:31:24.641114] Verilog: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.v
[2025-07-17 02:31:24.641369] ** Verilog: 0.0 seconds
[2025-07-17 02:31:24.641765] [openram.globals/cleanup_paths]: Preserving temp directory: /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/
[2025-07-17 02:31:24.642104] [openram.verify.magic/print_drc_stats]: DRC runs: 1
[2025-07-17 02:31:24.642365] [openram.verify.magic/print_lvs_stats]: LVS runs: 1
[2025-07-17 02:31:24.642617] [openram.verify.magic/print_pex_stats]: PEX runs: 0
[2025-07-17 02:31:24.642701] ** End: 78.3 seconds
