#ifndef __SOC_VENC_REG_INTERFACE_H__
#define __SOC_VENC_REG_INTERFACE_H__ 
#include "soc_venc_reg/axidfx.h"
#include "soc_venc_reg/func_readback.h"
#include "soc_venc_reg/vedu_config.h"
#include "soc_venc_reg/cmdlst.h"
#include "soc_venc_reg/mcu_ctrl.h"
#include "soc_venc_reg/smmu_pre.h"
#include "soc_venc_reg/sub_ctrl.h"
#include "soc_venc_reg/vedu_reserved.h"
typedef struct {
    volatile U_VEDU_VCPI_INTMASK VEDU_VCPI_INTMASK;
    volatile U_VEDU_VCPI_INTCLR VEDU_VCPI_INTCLR;
    volatile U_VEDU_VCPI_START VEDU_VCPI_START;
    volatile U_VEDU_BUS_IDLE_REQ VEDU_BUS_IDLE_REQ;
    volatile unsigned int VEDU_VCPI_FRAMENO;
    volatile unsigned int VEDU_VCPI_TIMEOUT;
    volatile U_VEDU_VCPI_MODE VEDU_VCPI_MODE;
    volatile U_VEDU_VCPI_SOFTINTSET VEDU_VCPI_SOFTINTSET;
    volatile U_VEDU_VCPI_CMDLST_CLKGATE VEDU_VCPI_CMDLST_CLKGATE;
    volatile U_VEDU_VCPI_CMD_DPM_SOFTRST VEDU_VCPI_CMD_DPM_SOFTRST;
    volatile unsigned int VEDU_RESERVED_03;
    volatile unsigned int VEDU_RESERVED_04;
    volatile U_VEDU_EMAR_SCRAMBLE_TYPE VEDU_EMAR_SCRAMBLE_TYPE;
    volatile unsigned int VEDU_VCPI_LLILD_ADDR_L;
    volatile unsigned int VEDU_VCPI_LLILD_ADDR_H;
    volatile U_VEDU_VCPI_RC_ENABLE VEDU_VCPI_RC_ENABLE;
    volatile U_VEDU_VLCST_PTBITS_EN VEDU_VLCST_PTBITS_EN;
    volatile unsigned int VEDU_VLCST_PTBITS;
    volatile U_VEDU_PPFD_ST_CFG VEDU_PPFD_ST_CFG;
    volatile U_VEDU_VCPI_QPCFG VEDU_VCPI_QPCFG;
    volatile U_VEDU_QPG_MAX_MIN_QP VEDU_QPG_MAX_MIN_QP;
    volatile U_VEDU_QPG_SMART_REG VEDU_QPG_SMART_REG;
    volatile U_VEDU_QPG_ROW_TARGET_BITS VEDU_QPG_ROW_TARGET_BITS;
    volatile U_VEDU_QPG_AVERAGE_LCU_BITS VEDU_QPG_AVERAGE_LCU_BITS;
    volatile U_VEDU_QPG_CU_QP_DELTA_THRESH_REG0 VEDU_QPG_CU_QP_DELTA_THRESH_REG0;
    volatile U_VEDU_QPG_CU_QP_DELTA_THRESH_REG1 VEDU_QPG_CU_QP_DELTA_THRESH_REG1;
    volatile U_VEDU_QPG_CU_QP_DELTA_THRESH_REG2 VEDU_QPG_CU_QP_DELTA_THRESH_REG2;
    volatile U_VEDU_QPG_CU_QP_DELTA_THRESH_REG3 VEDU_QPG_CU_QP_DELTA_THRESH_REG3;
    volatile U_VEDU_QPG_DELTA_LEVEL VEDU_QPG_DELTA_LEVEL;
    volatile U_VEDU_QPG_MADI_SWITCH_THR VEDU_QPG_MADI_SWITCH_THR;
    volatile U_VEDU_QPG_CURR_SAD_EN VEDU_QPG_CURR_SAD_EN;
    volatile U_VEDU_QPG_CURR_SAD_LEVEL VEDU_QPG_CURR_SAD_LEVEL;
    volatile U_VEDU_QPG_CURR_SAD_THRESH0 VEDU_QPG_CURR_SAD_THRESH0;
    volatile U_VEDU_QPG_CURR_SAD_THRESH1 VEDU_QPG_CURR_SAD_THRESH1;
    volatile U_VEDU_QPG_CURR_SAD_THRESH2 VEDU_QPG_CURR_SAD_THRESH2;
    volatile U_VEDU_QPG_CURR_SAD_THRESH3 VEDU_QPG_CURR_SAD_THRESH3;
    volatile U_VEDU_LUMA_RC VEDU_LUMA_RC;
    volatile U_VEDU_LUMA_LEVEL VEDU_LUMA_LEVEL;
    volatile U_VEDU_LUMA_THRESH0 VEDU_LUMA_THRESH0;
    volatile U_VEDU_LUMA_THRESH1 VEDU_LUMA_THRESH1;
    volatile U_VEDU_LUMA_THRESH2 VEDU_LUMA_THRESH2;
    volatile U_VEDU_LUMA_THRESH3 VEDU_LUMA_THRESH3;
    volatile U_VEDU_VCPI_BG_ENABLE VEDU_VCPI_BG_ENABLE;
    volatile U_VEDU_VCPI_BG_FLT_PARA0 VEDU_VCPI_BG_FLT_PARA0;
    volatile U_VEDU_VCPI_BG_FLT_PARA1 VEDU_VCPI_BG_FLT_PARA1;
    volatile U_VEDU_VCPI_BG_FLT_PARA2 VEDU_VCPI_BG_FLT_PARA2;
    volatile U_VEDU_VCPI_BG_THR0 VEDU_VCPI_BG_THR0;
    volatile U_VEDU_VCPI_BG_THR1 VEDU_VCPI_BG_THR1;
    volatile U_VEDU_VCPI_BG_STRIDE VEDU_VCPI_BG_STRIDE;
    volatile U_VEDU_VCPI_BG_EXT_STRIDE VEDU_VCPI_BG_EXT_STRIDE;
    volatile unsigned int VEDU_VCPI_BGL_ADDR_L;
    volatile unsigned int VEDU_VCPI_BGL_ADDR_H;
    volatile unsigned int VEDU_VCPI_BGC_ADDR_L;
    volatile unsigned int VEDU_VCPI_BGC_ADDR_H;
    volatile unsigned int VEDU_VCPI_BGL_EXT_ADDR_L;
    volatile unsigned int VEDU_VCPI_BGL_EXT_ADDR_H;
    volatile unsigned int VEDU_VCPI_BGC_EXT_ADDR_L;
    volatile unsigned int VEDU_VCPI_BGC_EXT_ADDR_H;
    volatile unsigned int VEDU_VCPI_BGINF_ADDR_L;
    volatile unsigned int VEDU_VCPI_BGINF_ADDR_H;
    volatile U_VEDU_VCPI_OUTSTD VEDU_VCPI_OUTSTD;
    volatile U_VEDU_VCTRL_LCU_BASELINE VEDU_VCTRL_LCU_BASELINE;
    volatile unsigned int VEDU_VCPI_SPMEM_CTRL_0;
    volatile U_VEDU_VCPI_SPMEM_CTRL_1 VEDU_VCPI_SPMEM_CTRL_1;
    volatile U_VEDU_VCPI_SPMEM_CTRL_2 VEDU_VCPI_SPMEM_CTRL_2;
    volatile unsigned int VEDU_VCPI_TPMEM_CTRL_0;
    volatile unsigned int VEDU_VCPI_TPMEM_CTRL_1;
    volatile unsigned int VEDU_RESERVED_06[61];
    volatile U_VEDU_CURLD_GCFG VEDU_CURLD_GCFG;
    volatile U_VEDU_VCPI_OSD_ENABLE VEDU_VCPI_OSD_ENABLE;
    volatile U_VEDU_VCPI_STRFMT VEDU_VCPI_STRFMT;
    volatile U_VEDU_VCPI_INTRA_INTER_CU_EN VEDU_VCPI_INTRA_INTER_CU_EN;
    volatile U_VEDU_VCPI_CROSS_TILE_SLC VEDU_VCPI_CROSS_TILE_SLC;
    volatile U_VEDU_VCPI_MULTISLC VEDU_VCPI_MULTISLC;
    volatile U_VEDU_VCTRL_LCU_TARGET_BIT VEDU_VCTRL_LCU_TARGET_BIT;
    volatile U_VEDU_VCPI_SW_L0_SIZE VEDU_VCPI_SW_L0_SIZE;
    volatile U_VEDU_VCPI_SW_L1_SIZE VEDU_VCPI_SW_L1_SIZE;
    volatile U_VEDU_VCPI_I_SLC_INSERT VEDU_VCPI_I_SLC_INSERT;
    volatile U_VEDU_PME_SAFE_CFG VEDU_PME_SAFE_CFG;
    volatile U_VEDU_PME_IBLK_REFRESH VEDU_PME_IBLK_REFRESH;
    volatile U_VEDU_PME_IBLK_REFRESH_NUM VEDU_PME_IBLK_REFRESH_NUM;
    volatile U_VEDU_INTRA_CHNL4_ANG_0EN VEDU_INTRA_CHNL4_ANG_0EN;
    volatile U_VEDU_INTRA_CHNL4_ANG_1EN VEDU_INTRA_CHNL4_ANG_1EN;
    volatile U_VEDU_INTRA_CHNL8_ANG_0EN VEDU_INTRA_CHNL8_ANG_0EN;
    volatile U_VEDU_INTRA_CHNL8_ANG_1EN VEDU_INTRA_CHNL8_ANG_1EN;
    volatile U_VEDU_INTRA_CHNL16_ANG_0EN VEDU_INTRA_CHNL16_ANG_0EN;
    volatile U_VEDU_INTRA_CHNL16_ANG_1EN VEDU_INTRA_CHNL16_ANG_1EN;
    volatile U_VEDU_INTRA_CHNL32_ANG_0EN VEDU_INTRA_CHNL32_ANG_0EN;
    volatile U_VEDU_INTRA_CHNL32_ANG_1EN VEDU_INTRA_CHNL32_ANG_1EN;
    volatile U_VEDU_PACK_CU_PARAMETER VEDU_PACK_CU_PARAMETER;
    volatile U_VEDU_PACK_PCM_PARAMETER VEDU_PACK_PCM_PARAMETER;
    volatile U_VEDU_QPG_READLINE_INTERVAL VEDU_QPG_READLINE_INTERVAL;
    volatile U_VEDU_PMV_READLINE_INTERVAL VEDU_PMV_READLINE_INTERVAL;
    volatile U_VEDU_RGB2YUV_COEF_P0 VEDU_RGB2YUV_COEF_P0;
    volatile U_VEDU_RGB2YUV_COEF_P1 VEDU_RGB2YUV_COEF_P1;
    volatile U_VEDU_RGB2YUV_COEF_P2 VEDU_RGB2YUV_COEF_P2;
    volatile U_VEDU_RGB2YUV_OFFSET VEDU_RGB2YUV_OFFSET;
    volatile U_VEDU_RGB2YUV_CLIP_THR_Y VEDU_RGB2YUV_CLIP_THR_Y;
    volatile U_VEDU_RGB2YUV_CLIP_THR_C VEDU_RGB2YUV_CLIP_THR_C;
    volatile U_VEDU_RGB2YUV_SHIFT_WIDTH VEDU_RGB2YUV_SHIFT_WIDTH;
    volatile U_VEDU_VCPI_OSD_POS_0 VEDU_VCPI_OSD_POS_0;
    volatile U_VEDU_VCPI_OSD_POS_1 VEDU_VCPI_OSD_POS_1;
    volatile unsigned int VEDU_VCPI_OSD_POS_2;
    volatile unsigned int VEDU_VCPI_OSD_POS_3;
    volatile U_VEDU_VCPI_OSD_POS_4 VEDU_VCPI_OSD_POS_4;
    volatile U_VEDU_VCPI_OSD_POS_5 VEDU_VCPI_OSD_POS_5;
    volatile unsigned int VEDU_VCPI_OSD_POS_6;
    volatile unsigned int VEDU_VCPI_OSD_POS_7;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_0;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_1;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_2;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_3;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_4;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_5;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_6;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_7;
    volatile unsigned int VEDU_VCPI_OSD_LAYERID;
    volatile U_VEDU_VCPI_OSD_QP0 VEDU_VCPI_OSD_QP0;
    volatile U_VEDU_VCPI_OSD_QP1 VEDU_VCPI_OSD_QP1;
    volatile U_VEDU_CURLD_OSD01_ALPHA VEDU_CURLD_OSD01_ALPHA;
    volatile U_VEDU_CURLD_OSD23_ALPHA VEDU_CURLD_OSD23_ALPHA;
    volatile U_VEDU_CURLD_OSD45_ALPHA VEDU_CURLD_OSD45_ALPHA;
    volatile U_VEDU_CURLD_OSD67_ALPHA VEDU_CURLD_OSD67_ALPHA;
    volatile unsigned int VEDU_CURLD_OSD_GALPHA0;
    volatile unsigned int VEDU_CURLD_OSD_GALPHA1;
    volatile U_VEDU_TBLDST_READLINE_INTERVAL VEDU_TBLDST_READLINE_INTERVAL;
    volatile unsigned int VEDU_RESERVED_07[6];
    volatile unsigned int VEDU_CURLD_OSD0_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD0_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD1_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD1_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD2_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD2_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD3_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD3_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD4_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD4_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD5_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD5_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD6_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD6_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD7_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD7_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD01_STRIDE;
    volatile unsigned int VEDU_CURLD_OSD23_STRIDE;
    volatile unsigned int VEDU_CURLD_OSD45_STRIDE;
    volatile unsigned int VEDU_CURLD_OSD67_STRIDE;
    volatile U_VEDU_NEW_CFG0 VEDU_NEW_CFG0;
    volatile unsigned int VEDU_RESERVED_08[11];
    volatile U_VEDU_VCTRL_ROI_CFG0 VEDU_VCTRL_ROI_CFG0;
    volatile U_VEDU_VCTRL_ROI_CFG1 VEDU_VCTRL_ROI_CFG1;
    volatile U_VEDU_VCTRL_ROI_CFG2 VEDU_VCTRL_ROI_CFG2;
    volatile U_VEDU_VCTRL_ROI_SIZE_0 VEDU_VCTRL_ROI_SIZE_0;
    volatile U_VEDU_VCTRL_ROI_SIZE_1 VEDU_VCTRL_ROI_SIZE_1;
    volatile U_VEDU_VCTRL_ROI_SIZE_2 VEDU_VCTRL_ROI_SIZE_2;
    volatile U_VEDU_VCTRL_ROI_SIZE_3 VEDU_VCTRL_ROI_SIZE_3;
    volatile U_VEDU_VCTRL_ROI_SIZE_4 VEDU_VCTRL_ROI_SIZE_4;
    volatile U_VEDU_VCTRL_ROI_SIZE_5 VEDU_VCTRL_ROI_SIZE_5;
    volatile U_VEDU_VCTRL_ROI_SIZE_6 VEDU_VCTRL_ROI_SIZE_6;
    volatile U_VEDU_VCTRL_ROI_SIZE_7 VEDU_VCTRL_ROI_SIZE_7;
    volatile U_VEDU_VCTRL_ROI_START_0 VEDU_VCTRL_ROI_START_0;
    volatile U_VEDU_VCTRL_ROI_START_1 VEDU_VCTRL_ROI_START_1;
    volatile U_VEDU_VCTRL_ROI_START_2 VEDU_VCTRL_ROI_START_2;
    volatile U_VEDU_VCTRL_ROI_START_3 VEDU_VCTRL_ROI_START_3;
    volatile U_VEDU_VCTRL_ROI_START_4 VEDU_VCTRL_ROI_START_4;
    volatile U_VEDU_VCTRL_ROI_START_5 VEDU_VCTRL_ROI_START_5;
    volatile U_VEDU_VCTRL_ROI_START_6 VEDU_VCTRL_ROI_START_6;
    volatile U_VEDU_VCTRL_ROI_START_7 VEDU_VCTRL_ROI_START_7;
    volatile unsigned int VEDU_RESERVED_09[13];
    volatile U_VEDU_TILE_MODE VEDU_TILE_MODE;
    volatile U_VEDU_VCPI_PICSIZE_PIX VEDU_VCPI_PICSIZE_PIX;
    volatile U_VEDU_TILE_POS VEDU_TILE_POS;
    volatile U_VEDU_VCPI_TILE_SIZE VEDU_VCPI_TILE_SIZE;
    volatile U_VEDU_VCPI_VLC_CONFIG VEDU_VCPI_VLC_CONFIG;
    volatile U_VEDU_VCPI_REF_FLAG VEDU_VCPI_REF_FLAG;
    volatile U_VEDU_PMV_TMV_EN VEDU_PMV_TMV_EN;
    volatile U_VEDU_VCPI_TMV_LOAD VEDU_VCPI_TMV_LOAD;
    volatile unsigned int VEDU_PMV_POC_0;
    volatile unsigned int VEDU_PMV_POC_1;
    volatile unsigned int VEDU_PMV_POC_2;
    volatile unsigned int VEDU_PMV_POC_3;
    volatile unsigned int VEDU_PMV_POC_4;
    volatile unsigned int VEDU_PMV_POC_5;
    volatile U_VEDU_CABAC_GLB_CFG VEDU_CABAC_GLB_CFG;
    volatile U_VEDU_CABAC_SLCHDR_SIZE VEDU_CABAC_SLCHDR_SIZE;
    volatile U_VEDU_CABAC_SLCHDR_PART1 VEDU_CABAC_SLCHDR_PART1;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG1;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG2;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG3;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG4;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG5;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG6;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG7;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG8;
    volatile U_VEDU_CABAC_SLCHDR_SIZE_I VEDU_CABAC_SLCHDR_SIZE_I;
    volatile U_VEDU_CABAC_SLCHDR_PART1_I VEDU_CABAC_SLCHDR_PART1_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG1_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG2_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG3_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG4_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG5_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG6_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG7_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG8_I;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM0;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM1;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM2;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM3;
    volatile unsigned int VEDU_VLC_REORDERSTRM0;
    volatile unsigned int VEDU_VLC_REORDERSTRM1;
    volatile unsigned int VEDU_VLC_MARKINGSTRM0;
    volatile unsigned int VEDU_VLC_MARKINGSTRM1;
    volatile U_VEDU_VLC_SLCHDRPARA VEDU_VLC_SLCHDRPARA;
    volatile U_VEDU_VLC_SVC VEDU_VLC_SVC;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM0_I;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM1_I;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM2_I;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM3_I;
    volatile unsigned int VEDU_VLC_REORDERSTRM0_I;
    volatile unsigned int VEDU_VLC_REORDERSTRM1_I;
    volatile unsigned int VEDU_VLC_MARKINGSTRM0_I;
    volatile unsigned int VEDU_VLC_MARKINGSTRM1_I;
    volatile U_VEDU_VLC_SLCHDRPARA_I VEDU_VLC_SLCHDRPARA_I;
    volatile unsigned int VEDU_VLCST_STRMBUFLEN;
    volatile unsigned int VEDU_VLCST_SLC_CFG0;
    volatile unsigned int VEDU_VLCST_SLC_CFG1;
    volatile unsigned int VEDU_VLCST_SLC_CFG2;
    volatile unsigned int VEDU_VLCST_SLC_CFG3;
    volatile unsigned int VEDU_ICE_V2R1_SEG_256X1_DCMP_CTRL;
    volatile U_VEDU_ICE_CMC_MODE_CFG0 VEDU_ICE_CMC_MODE_CFG0;
    volatile U_VEDU_ICE_CMC_MODE_CFG1 VEDU_ICE_CMC_MODE_CFG1;
    volatile unsigned int VEDU_RESERVED_10[2];
    volatile U_VEDU_QPG_LOWLUMA VEDU_QPG_LOWLUMA;
    volatile U_VEDU_QPG_HEDGE VEDU_QPG_HEDGE;
    volatile U_VEDU_QPG_HEDGE_MOVE VEDU_QPG_HEDGE_MOVE;
    volatile U_VEDU_QPG_SKIN VEDU_QPG_SKIN;
    volatile U_VEDU_QPG_INTRA_DET VEDU_QPG_INTRA_DET;
    volatile unsigned int VEDU_QPG_H264_SMOOTH;
    volatile U_VEDU_QPG_CU32_DELTA VEDU_QPG_CU32_DELTA;
    volatile U_VEDU_QPG_LAMBDA_MODE VEDU_QPG_LAMBDA_MODE;
    volatile U_VEDU_QPG_QP_RESTRAIN VEDU_QPG_QP_RESTRAIN;
    volatile unsigned int VEDU_QPG_CU_MIN_SAD_THRESH_0;
    volatile U_VEDU_QPG_CU_MIN_SAD_REG VEDU_QPG_CU_MIN_SAD_REG;
    volatile U_VEDU_QPG_FLAT_REGION VEDU_QPG_FLAT_REGION;
    volatile U_VEDU_QPG_RES_COEF VEDU_QPG_RES_COEF;
    volatile U_VEDU_TILE_RC VEDU_TILE_RC;
    volatile U_VEDU_CHROMA_PROTECT VEDU_CHROMA_PROTECT;
    volatile U_VEDU_PME_QPG_RC_THR0 VEDU_PME_QPG_RC_THR0;
    volatile U_VEDU_PME_QPG_RC_THR1 VEDU_PME_QPG_RC_THR1;
    volatile U_VEDU_PME_LOW_LUMA_THR VEDU_PME_LOW_LUMA_THR;
    volatile U_VEDU_PME_CHROMA_FLAT VEDU_PME_CHROMA_FLAT;
    volatile U_VEDU_PME_LUMA_FLAT VEDU_PME_LUMA_FLAT;
    volatile U_VEDU_PME_MADI_FLAT VEDU_PME_MADI_FLAT;
    volatile U_VEDU_VLCST_DESCRIPTOR VEDU_VLCST_DESCRIPTOR;
    volatile unsigned int VEDU_PPFD_ST_LEN0;
    volatile U_VEDU_CURLD_CLIP_LUMA VEDU_CURLD_CLIP_LUMA;
    volatile U_VEDU_CURLD_CLIP_CHROMA VEDU_CURLD_CLIP_CHROMA;
    volatile U_VEDU_TQITQ_DEADZONE VEDU_TQITQ_DEADZONE;
    volatile U_VEDU_VCPI_PME_PARAM VEDU_VCPI_PME_PARAM;
    volatile U_VEDU_VCPI_PIC_STRONG_EN VEDU_VCPI_PIC_STRONG_EN;
    volatile U_VEDU_VCPI_PINTRA_THRESH0 VEDU_VCPI_PINTRA_THRESH0;
    volatile U_VEDU_VCPI_PINTRA_THRESH1 VEDU_VCPI_PINTRA_THRESH1;
    volatile U_VEDU_VCPI_PINTRA_THRESH2 VEDU_VCPI_PINTRA_THRESH2;
    volatile U_VEDU_VCPI_INTRA32_LOW_POWER VEDU_VCPI_INTRA32_LOW_POWER;
    volatile U_VEDU_VCPI_INTRA16_LOW_POWER VEDU_VCPI_INTRA16_LOW_POWER;
    volatile U_VEDU_VCPI_INTRA_REDUCE_RDO_NUM VEDU_VCPI_INTRA_REDUCE_RDO_NUM;
    volatile U_VEDU_VCPI_NOFORCEZERO VEDU_VCPI_NOFORCEZERO;
    volatile U_VEDU_PME_SKIP_LARGE_RES VEDU_PME_SKIP_LARGE_RES;
    volatile U_VEDU_PME_SKIN_SAD_THR VEDU_PME_SKIN_SAD_THR;
    volatile U_VEDU_VCTRL_NM_ACOFFSET_DENOISE VEDU_VCTRL_NM_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_NM_ENGTHR_DENOISE VEDU_VCTRL_NM_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_NM_TU8_DENOISE VEDU_VCTRL_NM_TU8_DENOISE;
    volatile U_VEDU_VCTRL_SK_ACOFFSET_DENOISE VEDU_VCTRL_SK_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_SK_ENGTHR_DENOISE VEDU_VCTRL_SK_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_SK_TU8_DENOISE VEDU_VCTRL_SK_TU8_DENOISE;
    volatile U_VEDU_VCTRL_ST_ACOFFSET_DENOISE VEDU_VCTRL_ST_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_ST_ENGTHR_DENOISE VEDU_VCTRL_ST_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_ST_TU8_DENOISE VEDU_VCTRL_ST_TU8_DENOISE;
    volatile U_VEDU_VCTRL_SE_ACOFFSET_DENOISE VEDU_VCTRL_SE_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_SE_ENGTHR_DENOISE VEDU_VCTRL_SE_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_SE_TU8_DENOISE VEDU_VCTRL_SE_TU8_DENOISE;
    volatile U_VEDU_VCTRL_SELM_ACOFFSET_DENOISE VEDU_VCTRL_SELM_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_SELM_ENGTHR_DENOISE VEDU_VCTRL_SELM_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_SELM_TU8_DENOISE VEDU_VCTRL_SELM_TU8_DENOISE;
    volatile U_VEDU_VCTRL_WS_ACOFFSET_DENOISE VEDU_VCTRL_WS_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_WS_ENGTHR_DENOISE VEDU_VCTRL_WS_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_WS_TU8_DENOISE VEDU_VCTRL_WS_TU8_DENOISE;
    volatile U_VEDU_VCTRL_SSSE_ACOFFSET_DENOISE VEDU_VCTRL_SSSE_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_SSSE_ENGTHR_DENOISE VEDU_VCTRL_SSSE_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_SSSE_TU8_DENOISE VEDU_VCTRL_SSSE_TU8_DENOISE;
    volatile unsigned int VEDU_RESERVED_11[6];
    volatile U_VEDU_VCTRL_INTRA_RDO_FACTOR_0 VEDU_VCTRL_INTRA_RDO_FACTOR_0;
    volatile U_VEDU_VCTRL_INTRA_RDO_FACTOR_1 VEDU_VCTRL_INTRA_RDO_FACTOR_1;
    volatile U_VEDU_VCTRL_INTRA_RDO_FACTOR_2 VEDU_VCTRL_INTRA_RDO_FACTOR_2;
    volatile U_VEDU_VCTRL_MRG_RDO_FACTOR_0 VEDU_VCTRL_MRG_RDO_FACTOR_0;
    volatile U_VEDU_VCTRL_MRG_RDO_FACTOR_1 VEDU_VCTRL_MRG_RDO_FACTOR_1;
    volatile U_VEDU_VCTRL_MRG_RDO_FACTOR_2 VEDU_VCTRL_MRG_RDO_FACTOR_2;
    volatile U_VEDU_VCTRL_FME_RDO_FACTOR_0 VEDU_VCTRL_FME_RDO_FACTOR_0;
    volatile U_VEDU_VCTRL_FME_RDO_FACTOR_1 VEDU_VCTRL_FME_RDO_FACTOR_1;
    volatile U_VEDU_VCTRL_FME_RDO_FACTOR_2 VEDU_VCTRL_FME_RDO_FACTOR_2;
    volatile U_VEDU_PME_NEW_COST VEDU_PME_NEW_COST;
    volatile U_VEDU_PME_COST_OFFSET VEDU_PME_COST_OFFSET;
    volatile U_VEDU_PME_ADJUST_PMEMV_H264 VEDU_PME_ADJUST_PMEMV_H264;
    volatile U_VEDU_PME_INTRABLK_DET VEDU_PME_INTRABLK_DET;
    volatile U_VEDU_PME_INTRABLK_DET_THR VEDU_PME_INTRABLK_DET_THR;
    volatile U_VEDU_PME_SKIN_THR VEDU_PME_SKIN_THR;
    volatile U_VEDU_PME_STRONG_EDGE VEDU_PME_STRONG_EDGE;
    volatile U_VEDU_PME_LARGE_MOVE_THR VEDU_PME_LARGE_MOVE_THR;
    volatile U_VEDU_PME_INTER_STRONG_EDGE VEDU_PME_INTER_STRONG_EDGE;
    volatile U_VEDU_PME_CHROMA_STRONG_EDGE VEDU_PME_CHROMA_STRONG_EDGE;
    volatile U_VEDU_CHROMA_SAD_THR VEDU_CHROMA_SAD_THR;
    volatile U_VEDU_CHROMA_FG_THR VEDU_CHROMA_FG_THR;
    volatile U_VEDU_CHROMA_BG_THR VEDU_CHROMA_BG_THR;
    volatile U_VEDU_CHROMA_SUM_FG_THR VEDU_CHROMA_SUM_FG_THR;
    volatile U_VEDU_CHROMA_SUM_BG_THR VEDU_CHROMA_SUM_BG_THR;
    volatile U_VEDU_CHROMA_FG_COUNT_THR VEDU_CHROMA_FG_COUNT_THR;
    volatile U_VEDU_CHROMA_BG_COUNT_THR VEDU_CHROMA_BG_COUNT_THR;
    volatile U_VEDU_PME_MOVE_SCENE_THR VEDU_PME_MOVE_SCENE_THR;
    volatile U_VEDU_PME_NEW_MADI_TH VEDU_PME_NEW_MADI_TH;
    volatile U_VEDU_PME_NEW_LAMBDA VEDU_PME_NEW_LAMBDA;
    volatile U_VEDU_VCPI_DBLKCFG VEDU_VCPI_DBLKCFG;
    volatile U_VEDU_FME_BIAS_COST0 VEDU_FME_BIAS_COST0;
    volatile U_VEDU_FME_BIAS_COST1 VEDU_FME_BIAS_COST1;
    volatile U_VEDU_MRG_BIAS_COST0 VEDU_MRG_BIAS_COST0;
    volatile U_VEDU_MRG_BIAS_COST1 VEDU_MRG_BIAS_COST1;
    volatile U_VEDU_MRG_ABS_OFFSET0 VEDU_MRG_ABS_OFFSET0;
    volatile U_VEDU_MRG_ABS_OFFSET1 VEDU_MRG_ABS_OFFSET1;
    volatile U_VEDU_MRG_ADJ_WEIGHT VEDU_MRG_ADJ_WEIGHT;
    volatile U_VEDU_INTRA_BIT_WEIGHT VEDU_INTRA_BIT_WEIGHT;
    volatile U_VEDU_INTRA_RDO_COST_OFFSET_0 VEDU_INTRA_RDO_COST_OFFSET_0;
    volatile U_VEDU_INTRA_RDO_COST_OFFSET_1 VEDU_INTRA_RDO_COST_OFFSET_1;
    volatile U_VEDU_INTRA_NO_DC_COST_OFFSET_0 VEDU_INTRA_NO_DC_COST_OFFSET_0;
    volatile U_VEDU_INTRA_NO_DC_COST_OFFSET_1 VEDU_INTRA_NO_DC_COST_OFFSET_1;
    volatile U_VEDU_INTRA_RDO_COST_OFFSET_3 VEDU_INTRA_RDO_COST_OFFSET_3;
    volatile U_VEDU_SEL_OFFSET_STRENGTH VEDU_SEL_OFFSET_STRENGTH;
    volatile U_VEDU_SEL_CU32_DC_AC_TH_OFFSET VEDU_SEL_CU32_DC_AC_TH_OFFSET;
    volatile U_VEDU_SEL_CU32_QP_TH VEDU_SEL_CU32_QP_TH;
    volatile U_VEDU_SEL_RES_DC_AC_TH VEDU_SEL_RES_DC_AC_TH;
    volatile unsigned int VEDU_RESERVED_12[17];
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG00 VEDU_QPG_QP_LAMBDA_CTRL_REG00;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG01 VEDU_QPG_QP_LAMBDA_CTRL_REG01;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG02 VEDU_QPG_QP_LAMBDA_CTRL_REG02;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG03 VEDU_QPG_QP_LAMBDA_CTRL_REG03;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG04 VEDU_QPG_QP_LAMBDA_CTRL_REG04;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG05 VEDU_QPG_QP_LAMBDA_CTRL_REG05;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG06 VEDU_QPG_QP_LAMBDA_CTRL_REG06;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG07 VEDU_QPG_QP_LAMBDA_CTRL_REG07;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG08 VEDU_QPG_QP_LAMBDA_CTRL_REG08;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG09 VEDU_QPG_QP_LAMBDA_CTRL_REG09;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG10 VEDU_QPG_QP_LAMBDA_CTRL_REG10;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG11 VEDU_QPG_QP_LAMBDA_CTRL_REG11;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG12 VEDU_QPG_QP_LAMBDA_CTRL_REG12;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG13 VEDU_QPG_QP_LAMBDA_CTRL_REG13;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG14 VEDU_QPG_QP_LAMBDA_CTRL_REG14;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG15 VEDU_QPG_QP_LAMBDA_CTRL_REG15;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG16 VEDU_QPG_QP_LAMBDA_CTRL_REG16;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG17 VEDU_QPG_QP_LAMBDA_CTRL_REG17;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG18 VEDU_QPG_QP_LAMBDA_CTRL_REG18;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG19 VEDU_QPG_QP_LAMBDA_CTRL_REG19;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG20 VEDU_QPG_QP_LAMBDA_CTRL_REG20;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG21 VEDU_QPG_QP_LAMBDA_CTRL_REG21;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG22 VEDU_QPG_QP_LAMBDA_CTRL_REG22;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG23 VEDU_QPG_QP_LAMBDA_CTRL_REG23;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG24 VEDU_QPG_QP_LAMBDA_CTRL_REG24;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG25 VEDU_QPG_QP_LAMBDA_CTRL_REG25;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG26 VEDU_QPG_QP_LAMBDA_CTRL_REG26;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG27 VEDU_QPG_QP_LAMBDA_CTRL_REG27;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG28 VEDU_QPG_QP_LAMBDA_CTRL_REG28;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG29 VEDU_QPG_QP_LAMBDA_CTRL_REG29;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG30 VEDU_QPG_QP_LAMBDA_CTRL_REG30;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG31 VEDU_QPG_QP_LAMBDA_CTRL_REG31;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG32 VEDU_QPG_QP_LAMBDA_CTRL_REG32;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG33 VEDU_QPG_QP_LAMBDA_CTRL_REG33;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG34 VEDU_QPG_QP_LAMBDA_CTRL_REG34;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG35 VEDU_QPG_QP_LAMBDA_CTRL_REG35;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG36 VEDU_QPG_QP_LAMBDA_CTRL_REG36;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG37 VEDU_QPG_QP_LAMBDA_CTRL_REG37;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG38 VEDU_QPG_QP_LAMBDA_CTRL_REG38;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG39 VEDU_QPG_QP_LAMBDA_CTRL_REG39;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG40 VEDU_QPG_QP_LAMBDA_CTRL_REG40;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG41 VEDU_QPG_QP_LAMBDA_CTRL_REG41;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG42 VEDU_QPG_QP_LAMBDA_CTRL_REG42;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG43 VEDU_QPG_QP_LAMBDA_CTRL_REG43;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG44 VEDU_QPG_QP_LAMBDA_CTRL_REG44;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG45 VEDU_QPG_QP_LAMBDA_CTRL_REG45;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG46 VEDU_QPG_QP_LAMBDA_CTRL_REG46;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG47 VEDU_QPG_QP_LAMBDA_CTRL_REG47;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG48 VEDU_QPG_QP_LAMBDA_CTRL_REG48;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG49 VEDU_QPG_QP_LAMBDA_CTRL_REG49;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG50 VEDU_QPG_QP_LAMBDA_CTRL_REG50;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG51 VEDU_QPG_QP_LAMBDA_CTRL_REG51;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG52 VEDU_QPG_QP_LAMBDA_CTRL_REG52;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG53 VEDU_QPG_QP_LAMBDA_CTRL_REG53;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG54 VEDU_QPG_QP_LAMBDA_CTRL_REG54;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG55 VEDU_QPG_QP_LAMBDA_CTRL_REG55;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG56 VEDU_QPG_QP_LAMBDA_CTRL_REG56;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG57 VEDU_QPG_QP_LAMBDA_CTRL_REG57;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG58 VEDU_QPG_QP_LAMBDA_CTRL_REG58;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG59 VEDU_QPG_QP_LAMBDA_CTRL_REG59;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG60 VEDU_QPG_QP_LAMBDA_CTRL_REG60;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG61 VEDU_QPG_QP_LAMBDA_CTRL_REG61;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG62 VEDU_QPG_QP_LAMBDA_CTRL_REG62;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG63 VEDU_QPG_QP_LAMBDA_CTRL_REG63;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG64 VEDU_QPG_QP_LAMBDA_CTRL_REG64;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG65 VEDU_QPG_QP_LAMBDA_CTRL_REG65;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG66 VEDU_QPG_QP_LAMBDA_CTRL_REG66;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG67 VEDU_QPG_QP_LAMBDA_CTRL_REG67;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG68 VEDU_QPG_QP_LAMBDA_CTRL_REG68;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG69 VEDU_QPG_QP_LAMBDA_CTRL_REG69;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG70 VEDU_QPG_QP_LAMBDA_CTRL_REG70;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG71 VEDU_QPG_QP_LAMBDA_CTRL_REG71;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG72 VEDU_QPG_QP_LAMBDA_CTRL_REG72;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG73 VEDU_QPG_QP_LAMBDA_CTRL_REG73;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG74 VEDU_QPG_QP_LAMBDA_CTRL_REG74;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG75 VEDU_QPG_QP_LAMBDA_CTRL_REG75;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG76 VEDU_QPG_QP_LAMBDA_CTRL_REG76;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG77 VEDU_QPG_QP_LAMBDA_CTRL_REG77;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG78 VEDU_QPG_QP_LAMBDA_CTRL_REG78;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG79 VEDU_QPG_QP_LAMBDA_CTRL_REG79;
    volatile U_VEDU_IME_RDOCFG VEDU_IME_RDOCFG;
    volatile U_VEDU_MRG_FORCE_ZERO_EN VEDU_MRG_FORCE_ZERO_EN;
    volatile unsigned int VEDU_VCPI_INTRA8_LOW_POWER;
    volatile U_VEDU_VCPI_LOW_POWER VEDU_VCPI_LOW_POWER;
    volatile U_VEDU_IME_INTER_MODE VEDU_IME_INTER_MODE;
    volatile U_VEDU_VCPI_PRE_JUDGE_EXT_EN VEDU_VCPI_PRE_JUDGE_EXT_EN;
    volatile unsigned int VEDU_RESERVED_13[10];
    volatile U_VEDU_PME_SW_ADAPT_EN VEDU_PME_SW_ADAPT_EN;
    volatile U_VEDU_PME_WINDOW_SIZE0_L0 VEDU_PME_WINDOW_SIZE0_L0;
    volatile U_VEDU_PME_WINDOW_SIZE0_L1 VEDU_PME_WINDOW_SIZE0_L1;
    volatile U_VEDU_PME_SKIP_PRE VEDU_PME_SKIP_PRE;
    volatile U_VEDU_PME_PBLK_PRE1 VEDU_PME_PBLK_PRE1;
    volatile U_VEDU_VCPI_PRE_JUDGE_COST_THR VEDU_VCPI_PRE_JUDGE_COST_THR;
    volatile U_VEDU_VCPI_IBLK_PRE_MV_THR VEDU_VCPI_IBLK_PRE_MV_THR;
    volatile U_VEDU_PME_IBLK_COST_THR VEDU_PME_IBLK_COST_THR;
    volatile U_VEDU_PME_TR_WEIGHTX VEDU_PME_TR_WEIGHTX;
    volatile U_VEDU_PME_TR_WEIGHTY VEDU_PME_TR_WEIGHTY;
    volatile U_VEDU_PME_SR_WEIGHT VEDU_PME_SR_WEIGHT;
    volatile U_VEDU_PME_INTRA_LOWPOW VEDU_PME_INTRA_LOWPOW;
    volatile U_VEDU_IME_FME_LPOW_THR VEDU_IME_FME_LPOW_THR;
    volatile U_VEDU_PME_SKIP_FLAG VEDU_PME_SKIP_FLAG;
    volatile U_VEDU_PME_PSW_LPW VEDU_PME_PSW_LPW;
    volatile U_VEDU_PME_PBLK_PRE2 VEDU_PME_PBLK_PRE2;
    volatile U_VEDU_IME_LAYER3TO2_THR VEDU_IME_LAYER3TO2_THR;
    volatile U_VEDU_IME_LAYER3TO2_THR1 VEDU_IME_LAYER3TO2_THR1;
    volatile U_VEDU_IME_LAYER3TO1_THR VEDU_IME_LAYER3TO1_THR;
    volatile U_VEDU_IME_LAYER3TO1_THR1 VEDU_IME_LAYER3TO1_THR1;
    volatile U_VEDU_FME_PU64_LWP VEDU_FME_PU64_LWP;
    volatile U_VEDU_MRG_FORCE_SKIP_EN VEDU_MRG_FORCE_SKIP_EN;
    volatile U_VEDU_INTRA_CFG VEDU_INTRA_CFG;
    volatile U_VEDU_INTRA_LOW_POW VEDU_INTRA_LOW_POW;
    volatile unsigned int VEDU_RESERVED_14[8];
    volatile unsigned int VEDU_VCPI_TUNLCELL_ADDR_L;
    volatile unsigned int VEDU_VCPI_TUNLCELL_ADDR_H;
    volatile unsigned int VEDU_VCPI_SRC_YADDR_L;
    volatile unsigned int VEDU_VCPI_SRC_YADDR_H;
    volatile unsigned int VEDU_VCPI_SRC_EXT_YADDR_L;
    volatile unsigned int VEDU_VCPI_SRC_EXT_YADDR_H;
    volatile unsigned int VEDU_VCPI_SRC_CADDR_L;
    volatile unsigned int VEDU_VCPI_SRC_CADDR_H;
    volatile unsigned int VEDU_VCPI_SRC_EXT_CADDR_L;
    volatile unsigned int VEDU_VCPI_SRC_EXT_CADDR_H;
    volatile unsigned int VEDU_VCPI_SRC_VADDR_L;
    volatile unsigned int VEDU_VCPI_SRC_VADDR_H;
    volatile unsigned int VEDU_VCPI_YH_ADDR_L;
    volatile unsigned int VEDU_VCPI_YH_ADDR_H;
    volatile unsigned int VEDU_VCPI_CH_ADDR_L;
    volatile unsigned int VEDU_VCPI_CH_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFY_L0_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFY_L0_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFC_L0_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFC_L0_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFYH_L0_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFYH_L0_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFCH_L0_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFCH_L0_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFY_L1_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFY_L1_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFC_L1_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFC_L1_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFYH_L1_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFYH_L1_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFCH_L1_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFCH_L1_ADDR_H;
    volatile unsigned int VEDU_VCPI_REC_YADDR_L;
    volatile unsigned int VEDU_VCPI_REC_YADDR_H;
    volatile unsigned int VEDU_VCPI_REC_CADDR_L;
    volatile unsigned int VEDU_VCPI_REC_CADDR_H;
    volatile unsigned int VEDU_VCPI_REC_YH_ADDR_L;
    volatile unsigned int VEDU_VCPI_REC_YH_ADDR_H;
    volatile unsigned int VEDU_VCPI_REC_CH_ADDR_L;
    volatile unsigned int VEDU_VCPI_REC_CH_ADDR_H;
    volatile unsigned int VEDU_VCPI_PMELD_L0_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMELD_L0_ADDR_H;
    volatile unsigned int VEDU_VCPI_PMELD_L1_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMELD_L1_ADDR_H;
    volatile unsigned int VEDU_VCPI_PMEST_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMEST_ADDR_H;
    volatile unsigned int VEDU_VCPI_NBI_MVST_ADDR_L;
    volatile unsigned int VEDU_VCPI_NBI_MVST_ADDR_H;
    volatile unsigned int VEDU_VCPI_NBI_MVLD_ADDR_L;
    volatile unsigned int VEDU_VCPI_NBI_MVLD_ADDR_H;
    volatile unsigned int VEDU_VCPI_STRMADDR_L;
    volatile unsigned int VEDU_VCPI_STRMADDR_H;
    volatile unsigned int VEDU_VCPI_SWPTRADDR_L;
    volatile unsigned int VEDU_VCPI_SWPTRADDR_H;
    volatile unsigned int VEDU_VCPI_SRPTRADDR_L;
    volatile unsigned int VEDU_VCPI_SRPTRADDR_H;
    volatile unsigned int VEDU_VCPI_PMEINFO_ST_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMEINFO_ST_ADDR_H;
    volatile unsigned int VEDU_VCPI_PMEINFO_LD0_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMEINFO_LD0_ADDR_H;
    volatile unsigned int VEDU_VCPI_PMEINFO_LD1_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMEINFO_LD1_ADDR_H;
    volatile unsigned int VEDU_VCPI_QPGLD_INF_ADDR_L;
    volatile unsigned int VEDU_VCPI_QPGLD_INF_ADDR_H;
    volatile unsigned int VEDU_LEFT_CELL_RADDR_L;
    volatile unsigned int VEDU_LEFT_CELL_RADDR_H;
    volatile unsigned int VEDU_TOP_CELL_RADDR_L;
    volatile unsigned int VEDU_TOP_CELL_RADDR_H;
    volatile unsigned int VEDU_CURR_CELL_WADDR_L;
    volatile unsigned int VEDU_CURR_CELL_WADDR_H;
    volatile unsigned int VEDU_TOPLEFT_CELL_RADDR_L;
    volatile unsigned int VEDU_TOPLEFT_CELL_RADDR_H;
    volatile unsigned int VEDU_BOT_RC_INFO_WADDR_L;
    volatile unsigned int VEDU_BOT_RC_INFO_WADDR_H;
    volatile unsigned int VEDU_RIGHT_RC_INFO_WADDR_L;
    volatile unsigned int VEDU_RIGHT_RC_INFO_WADDR_H;
    volatile unsigned int VEDU_RIGHT_BS_INFO_WADDR_L;
    volatile unsigned int VEDU_RIGHT_BS_INFO_WADDR_H;
    volatile unsigned int VEDU_LEFT_BS_INFO_RADDR_L;
    volatile unsigned int VEDU_LEFT_BS_INFO_RADDR_H;
    volatile unsigned int VEDU_BOT_TB_INFO_WADDR_L;
    volatile unsigned int VEDU_BOT_TB_INFO_WADDR_H;
    volatile unsigned int VEDU_RIGHT_TB_INFO_WADDR_L;
    volatile unsigned int VEDU_RIGHT_TB_INFO_WADDR_H;
    volatile unsigned int VEDU_BOTRIGHT_TB_INFO_WADDR_L;
    volatile unsigned int VEDU_BOTRIGHT_TB_INFO_WADDR_H;
    volatile unsigned int VEDU_TOP_RC_INFO_RADDR_L;
    volatile unsigned int VEDU_TOP_RC_INFO_RADDR_H;
    volatile unsigned int VEDU_LEFT_RC_INFO_RADDR_L;
    volatile unsigned int VEDU_LEFT_RC_INFO_RADDR_H;
    volatile unsigned int VEDU_TOP_TB_INFO_RADDR_L;
    volatile unsigned int VEDU_TOP_TB_INFO_RADDR_H;
    volatile unsigned int VEDU_LEFT_TB_INFO_RADDR_L;
    volatile unsigned int VEDU_LEFT_TB_INFO_RADDR_H;
    volatile unsigned int VEDU_TOPLEFT_TB_INFO_RADDR_L;
    volatile unsigned int VEDU_TOPLEFT_TB_INFO_RADDR_H;
    volatile unsigned int VEDU_PPFD_ST_ADDR0_L;
    volatile unsigned int VEDU_PPFD_ST_ADDR0_H;
    volatile unsigned int VEDU_SKIPWEIGHT_LD_ADDR_L;
    volatile unsigned int VEDU_SKIPWEIGHT_LD_ADDR_H;
    volatile unsigned int VEDU_RESERVED_15[28];
    volatile U_VEDU_SAO_SSD_AREA0_START VEDU_SAO_SSD_AREA0_START;
    volatile U_VEDU_SAO_SSD_AREA0_END VEDU_SAO_SSD_AREA0_END;
    volatile U_VEDU_SAO_SSD_AREA1_START VEDU_SAO_SSD_AREA1_START;
    volatile U_VEDU_SAO_SSD_AREA1_END VEDU_SAO_SSD_AREA1_END;
    volatile U_VEDU_SAO_SSD_AREA2_START VEDU_SAO_SSD_AREA2_START;
    volatile U_VEDU_SAO_SSD_AREA2_END VEDU_SAO_SSD_AREA2_END;
    volatile U_VEDU_SAO_SSD_AREA3_START VEDU_SAO_SSD_AREA3_START;
    volatile U_VEDU_SAO_SSD_AREA3_END VEDU_SAO_SSD_AREA3_END;
    volatile U_VEDU_SAO_SSD_AREA4_START VEDU_SAO_SSD_AREA4_START;
    volatile U_VEDU_SAO_SSD_AREA4_END VEDU_SAO_SSD_AREA4_END;
    volatile U_VEDU_SAO_SSD_AREA5_START VEDU_SAO_SSD_AREA5_START;
    volatile U_VEDU_SAO_SSD_AREA5_END VEDU_SAO_SSD_AREA5_END;
    volatile U_VEDU_SAO_SSD_AREA6_START VEDU_SAO_SSD_AREA6_START;
    volatile U_VEDU_SAO_SSD_AREA6_END VEDU_SAO_SSD_AREA6_END;
    volatile U_VEDU_SAO_SSD_AREA7_START VEDU_SAO_SSD_AREA7_START;
    volatile U_VEDU_SAO_SSD_AREA7_END VEDU_SAO_SSD_AREA7_END;
    volatile unsigned int VEDU_RESERVED_16[16];
    volatile U_VEDU_VCPI_STRIDE VEDU_VCPI_STRIDE;
    volatile U_VEDU_VCPI_EXT_STRIDE VEDU_VCPI_EXT_STRIDE;
    volatile U_VEDU_VCPI_REF_L0_STRIDE VEDU_VCPI_REF_L0_STRIDE;
    volatile U_VEDU_VCPI_REF_L1_STRIDE VEDU_VCPI_REF_L1_STRIDE;
    volatile U_VEDU_VCPI_REC_STRIDE VEDU_VCPI_REC_STRIDE;
    volatile unsigned int VEDU_VCPI_PMEST_STRIDE;
    volatile unsigned int VEDU_VCPI_PMELD_STRIDE;
    volatile U_VEDU_VCPI_REC_HEADER_STRIDE VEDU_VCPI_REC_HEADER_STRIDE;
    volatile U_VEDU_VCPI_REF_L0_HEADER_STRIDE VEDU_VCPI_REF_L0_HEADER_STRIDE;
    volatile unsigned int VEDU_RESERVED_17[23];
    volatile U_VEDU_ME_ET_THR VEDU_ME_ET_THR;
    volatile U_VEDU_ME_ET_THR_ME_STAT VEDU_ME_ET_THR_ME_STAT;
    volatile U_VEDU_IME_REF_BUF_WORD_NUM VEDU_IME_REF_BUF_WORD_NUM;
    volatile U_VEDU_IME_INTERPOLATION_FLAG VEDU_IME_INTERPOLATION_FLAG;
    volatile U_VEDU_ME_MAX_REGION VEDU_ME_MAX_REGION;
    volatile U_VEDU_ME_ADD1_RANDOM_POINT_LIST VEDU_ME_ADD1_RANDOM_POINT_LIST;
    volatile U_VEDU_ME_ADD2_RANDOM_POINT_LIST VEDU_ME_ADD2_RANDOM_POINT_LIST;
    volatile U_VEDU_ME_ADD3_RANDOM_POINT_LIST0 VEDU_ME_ADD3_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD3_RANDOM_POINT_LIST1 VEDU_ME_ADD3_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD4_RANDOM_POINT_LIST0 VEDU_ME_ADD4_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD4_RANDOM_POINT_LIST1 VEDU_ME_ADD4_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD5_RANDOM_POINT_LIST0 VEDU_ME_ADD5_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD5_RANDOM_POINT_LIST1 VEDU_ME_ADD5_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD5_RANDOM_POINT_LIST2 VEDU_ME_ADD5_RANDOM_POINT_LIST2;
    volatile U_VEDU_ME_ADD6_RANDOM_POINT_LIST0 VEDU_ME_ADD6_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD6_RANDOM_POINT_LIST1 VEDU_ME_ADD6_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD6_RANDOM_POINT_LIST2 VEDU_ME_ADD6_RANDOM_POINT_LIST2;
    volatile U_VEDU_ME_ADD7_RANDOM_POINT_LIST0 VEDU_ME_ADD7_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD7_RANDOM_POINT_LIST1 VEDU_ME_ADD7_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD7_RANDOM_POINT_LIST2 VEDU_ME_ADD7_RANDOM_POINT_LIST2;
    volatile U_VEDU_ME_ADD7_RANDOM_POINT_LIST3 VEDU_ME_ADD7_RANDOM_POINT_LIST3;
    volatile U_VEDU_ME_ADD8_RANDOM_POINT_LIST0 VEDU_ME_ADD8_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD8_RANDOM_POINT_LIST1 VEDU_ME_ADD8_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD8_RANDOM_POINT_LIST2 VEDU_ME_ADD8_RANDOM_POINT_LIST2;
    volatile U_VEDU_ME_ADD8_RANDOM_POINT_LIST3 VEDU_ME_ADD8_RANDOM_POINT_LIST3;
    volatile unsigned int VEDU_ME_TMV_SCALE;
    volatile U_VEDU_ME_TMV_EN VEDU_ME_TMV_EN;
    volatile unsigned int VEDU_CABAC_NAL_UNIT_HEADL;
    volatile unsigned int VEDU_RESERVED_17_new[4];
    volatile U_VEDU_GHDR_CTRL VEDU_GHDR_CTRL;
    volatile U_VEDU_GHDR_DEGAMMA_CTRL VEDU_GHDR_DEGAMMA_CTRL;
    volatile U_VEDU_GHDR_DEGAMMA_STEP VEDU_GHDR_DEGAMMA_STEP;
    volatile U_VEDU_GHDR_DEGAMMA_POS1 VEDU_GHDR_DEGAMMA_POS1;
    volatile U_VEDU_GHDR_DEGAMMA_POS2 VEDU_GHDR_DEGAMMA_POS2;
    volatile U_VEDU_GHDR_DEGAMMA_NUM VEDU_GHDR_DEGAMMA_NUM;
    volatile U_VEDU_GHDR_GAMUT_CTRL VEDU_GHDR_GAMUT_CTRL;
    volatile U_VEDU_GHDR_GAMUT_COEF00 VEDU_GHDR_GAMUT_COEF00;
    volatile U_VEDU_GHDR_GAMUT_COEF01 VEDU_GHDR_GAMUT_COEF01;
    volatile U_VEDU_GHDR_GAMUT_COEF02 VEDU_GHDR_GAMUT_COEF02;
    volatile U_VEDU_GHDR_GAMUT_COEF10 VEDU_GHDR_GAMUT_COEF10;
    volatile U_VEDU_GHDR_GAMUT_COEF11 VEDU_GHDR_GAMUT_COEF11;
    volatile U_VEDU_GHDR_GAMUT_COEF12 VEDU_GHDR_GAMUT_COEF12;
    volatile U_VEDU_GHDR_GAMUT_COEF20 VEDU_GHDR_GAMUT_COEF20;
    volatile U_VEDU_GHDR_GAMUT_COEF21 VEDU_GHDR_GAMUT_COEF21;
    volatile U_VEDU_GHDR_GAMUT_COEF22 VEDU_GHDR_GAMUT_COEF22;
    volatile U_VEDU_GHDR_GAMUT_SCALE VEDU_GHDR_GAMUT_SCALE;
    volatile U_VEDU_GHDR_GAMUT_CLIP_MIN VEDU_GHDR_GAMUT_CLIP_MIN;
    volatile U_VEDU_GHDR_GAMUT_CLIP_MAX VEDU_GHDR_GAMUT_CLIP_MAX;
    volatile U_VEDU_GHDR_TONEMAP_CTRL VEDU_GHDR_TONEMAP_CTRL;
    volatile U_VEDU_GHDR_TONEMAP_REN VEDU_GHDR_TONEMAP_REN;
    volatile unsigned int VEDU_GHDR_RESERVED0;
    volatile U_VEDU_GHDR_TONEMAP_STEP VEDU_GHDR_TONEMAP_STEP;
    volatile U_VEDU_GHDR_TONEMAP_POS1 VEDU_GHDR_TONEMAP_POS1;
    volatile U_VEDU_GHDR_TONEMAP_POS2 VEDU_GHDR_TONEMAP_POS2;
    volatile U_VEDU_GHDR_TONEMAP_POS3 VEDU_GHDR_TONEMAP_POS3;
    volatile U_VEDU_GHDR_TONEMAP_POS4 VEDU_GHDR_TONEMAP_POS4;
    volatile U_VEDU_GHDR_TONEMAP_NUM VEDU_GHDR_TONEMAP_NUM;
    volatile U_VEDU_GHDR_TONEMAP_LUMA_COEF0 VEDU_GHDR_TONEMAP_LUMA_COEF0;
    volatile U_VEDU_GHDR_TONEMAP_LUMA_COEF1 VEDU_GHDR_TONEMAP_LUMA_COEF1;
    volatile U_VEDU_GHDR_TONEMAP_LUMA_COEF2 VEDU_GHDR_TONEMAP_LUMA_COEF2;
    volatile U_VEDU_GHDR_TONEMAP_LUMA_SCALE VEDU_GHDR_TONEMAP_LUMA_SCALE;
    volatile U_VEDU_GHDR_TONEMAP_COEF_SCALE VEDU_GHDR_TONEMAP_COEF_SCALE;
    volatile U_VEDU_GHDR_TONEMAP_OUT_CLIP_MIN VEDU_GHDR_TONEMAP_OUT_CLIP_MIN;
    volatile U_VEDU_GHDR_TONEMAP_OUT_CLIP_MAX VEDU_GHDR_TONEMAP_OUT_CLIP_MAX;
    volatile U_VEDU_GHDR_GAMMA_CTRL VEDU_GHDR_GAMMA_CTRL;
    volatile U_VEDU_GHDR_GAMMA_REN VEDU_GHDR_GAMMA_REN;
    volatile unsigned int VEDU_GHDR_RESERVED1;
    volatile U_VEDU_GHDR_GAMMA_STEP1 VEDU_GHDR_GAMMA_STEP1;
    volatile U_VEDU_GHDR_GAMMA_STEP2 VEDU_GHDR_GAMMA_STEP2;
    volatile U_VEDU_GHDR_GAMMA_POS1 VEDU_GHDR_GAMMA_POS1;
    volatile U_VEDU_GHDR_GAMMA_POS2 VEDU_GHDR_GAMMA_POS2;
    volatile U_VEDU_GHDR_GAMMA_POS3 VEDU_GHDR_GAMMA_POS3;
    volatile U_VEDU_GHDR_GAMMA_POS4 VEDU_GHDR_GAMMA_POS4;
    volatile U_VEDU_GHDR_GAMMA_NUM1 VEDU_GHDR_GAMMA_NUM1;
    volatile U_VEDU_GHDR_GAMMA_NUM2 VEDU_GHDR_GAMMA_NUM2;
    volatile U_VEDU_GHDR_DITHER_CTRL VEDU_GHDR_DITHER_CTRL;
    volatile U_VEDU_GHDR_DITHER_THR VEDU_GHDR_DITHER_THR;
    volatile U_VEDU_GHDR_DITHER_SED_Y0 VEDU_GHDR_DITHER_SED_Y0;
    volatile U_VEDU_GHDR_DITHER_SED_U0 VEDU_GHDR_DITHER_SED_U0;
    volatile U_VEDU_GHDR_DITHER_SED_V0 VEDU_GHDR_DITHER_SED_V0;
    volatile U_VEDU_GHDR_DITHER_SED_W0 VEDU_GHDR_DITHER_SED_W0;
    volatile U_VEDU_GHDR_DITHER_SED_Y1 VEDU_GHDR_DITHER_SED_Y1;
    volatile U_VEDU_GHDR_DITHER_SED_U1 VEDU_GHDR_DITHER_SED_U1;
    volatile U_VEDU_GHDR_DITHER_SED_V1 VEDU_GHDR_DITHER_SED_V1;
    volatile U_VEDU_GHDR_DITHER_SED_W1 VEDU_GHDR_DITHER_SED_W1;
    volatile U_VEDU_HIHDR_G_RGB2YUV_CTRL VEDU_HIHDR_G_RGB2YUV_CTRL;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF0 VEDU_HIHDR_G_RGB2YUV_COEF0;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF1 VEDU_HIHDR_G_RGB2YUV_COEF1;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF2 VEDU_HIHDR_G_RGB2YUV_COEF2;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF3 VEDU_HIHDR_G_RGB2YUV_COEF3;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF4 VEDU_HIHDR_G_RGB2YUV_COEF4;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF5 VEDU_HIHDR_G_RGB2YUV_COEF5;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF6 VEDU_HIHDR_G_RGB2YUV_COEF6;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF7 VEDU_HIHDR_G_RGB2YUV_COEF7;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF8 VEDU_HIHDR_G_RGB2YUV_COEF8;
    volatile U_VEDU_HIHDR_G_RGB2YUV_SCALE2P VEDU_HIHDR_G_RGB2YUV_SCALE2P;
    volatile U_VEDU_HIHDR_G_RGB2YUV_IDC0 VEDU_HIHDR_G_RGB2YUV_IDC0;
    volatile U_VEDU_HIHDR_G_RGB2YUV_IDC1 VEDU_HIHDR_G_RGB2YUV_IDC1;
    volatile U_VEDU_HIHDR_G_RGB2YUV_IDC2 VEDU_HIHDR_G_RGB2YUV_IDC2;
    volatile U_VEDU_HIHDR_G_RGB2YUV_ODC0 VEDU_HIHDR_G_RGB2YUV_ODC0;
    volatile U_VEDU_HIHDR_G_RGB2YUV_ODC1 VEDU_HIHDR_G_RGB2YUV_ODC1;
    volatile U_VEDU_HIHDR_G_RGB2YUV_ODC2 VEDU_HIHDR_G_RGB2YUV_ODC2;
    volatile U_VEDU_HIHDR_G_RGB2YUV_MIN VEDU_HIHDR_G_RGB2YUV_MIN;
    volatile U_VEDU_HIHDR_G_RGB2YUV_MAX VEDU_HIHDR_G_RGB2YUV_MAX;
    volatile unsigned int VEDU_VCPI_REFY_DOWNBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFY_DOWNBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFYH_DOWNBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFYH_DOWNBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFC_DOWNBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFC_DOWNBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFCH_DOWNBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFCH_DOWNBOUNDARY_ADDR_H;
    volatile U_VEDU_VCPI_REF_DOWNBOUNDARY_STRIDE VEDU_VCPI_REF_DOWNBOUNDARY_STRIDE;
    volatile U_VEDU_VCPI_REF_DOWNBOUNDARY_HEADER_STRIDE VEDU_VCPI_REF_DOWNBOUNDARY_HEADER_STRIDE;
    volatile unsigned int VEDU_RESERVED_18[11];
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG80 VEDU_QPG_QP_LAMBDA_CTRL_REG80;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG81 VEDU_QPG_QP_LAMBDA_CTRL_REG81;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG82 VEDU_QPG_QP_LAMBDA_CTRL_REG82;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG83 VEDU_QPG_QP_LAMBDA_CTRL_REG83;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG84 VEDU_QPG_QP_LAMBDA_CTRL_REG84;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG85 VEDU_QPG_QP_LAMBDA_CTRL_REG85;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG86 VEDU_QPG_QP_LAMBDA_CTRL_REG86;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG87 VEDU_QPG_QP_LAMBDA_CTRL_REG87;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG88 VEDU_QPG_QP_LAMBDA_CTRL_REG88;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG89 VEDU_QPG_QP_LAMBDA_CTRL_REG89;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG90 VEDU_QPG_QP_LAMBDA_CTRL_REG90;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG91 VEDU_QPG_QP_LAMBDA_CTRL_REG91;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG92 VEDU_QPG_QP_LAMBDA_CTRL_REG92;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG93 VEDU_QPG_QP_LAMBDA_CTRL_REG93;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG94 VEDU_QPG_QP_LAMBDA_CTRL_REG94;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG95 VEDU_QPG_QP_LAMBDA_CTRL_REG95;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG96 VEDU_QPG_QP_LAMBDA_CTRL_REG96;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG97 VEDU_QPG_QP_LAMBDA_CTRL_REG97;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG98 VEDU_QPG_QP_LAMBDA_CTRL_REG98;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG99 VEDU_QPG_QP_LAMBDA_CTRL_REG99;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG100 VEDU_QPG_QP_LAMBDA_CTRL_REG100;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG101 VEDU_QPG_QP_LAMBDA_CTRL_REG101;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG102 VEDU_QPG_QP_LAMBDA_CTRL_REG102;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG103 VEDU_QPG_QP_LAMBDA_CTRL_REG103;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG104 VEDU_QPG_QP_LAMBDA_CTRL_REG104;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG105 VEDU_QPG_QP_LAMBDA_CTRL_REG105;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG106 VEDU_QPG_QP_LAMBDA_CTRL_REG106;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG107 VEDU_QPG_QP_LAMBDA_CTRL_REG107;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG108 VEDU_QPG_QP_LAMBDA_CTRL_REG108;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG109 VEDU_QPG_QP_LAMBDA_CTRL_REG109;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG110 VEDU_QPG_QP_LAMBDA_CTRL_REG110;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG111 VEDU_QPG_QP_LAMBDA_CTRL_REG111;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG112 VEDU_QPG_QP_LAMBDA_CTRL_REG112;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG113 VEDU_QPG_QP_LAMBDA_CTRL_REG113;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG114 VEDU_QPG_QP_LAMBDA_CTRL_REG114;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG115 VEDU_QPG_QP_LAMBDA_CTRL_REG115;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG116 VEDU_QPG_QP_LAMBDA_CTRL_REG116;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG117 VEDU_QPG_QP_LAMBDA_CTRL_REG117;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG118 VEDU_QPG_QP_LAMBDA_CTRL_REG118;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG119 VEDU_QPG_QP_LAMBDA_CTRL_REG119;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG120 VEDU_QPG_QP_LAMBDA_CTRL_REG120;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG121 VEDU_QPG_QP_LAMBDA_CTRL_REG121;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG122 VEDU_QPG_QP_LAMBDA_CTRL_REG122;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG123 VEDU_QPG_QP_LAMBDA_CTRL_REG123;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG124 VEDU_QPG_QP_LAMBDA_CTRL_REG124;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG125 VEDU_QPG_QP_LAMBDA_CTRL_REG125;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG126 VEDU_QPG_QP_LAMBDA_CTRL_REG126;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG127 VEDU_QPG_QP_LAMBDA_CTRL_REG127;
    volatile U_VEDU_VCPI_LUMA_START_ROWNUM VEDU_VCPI_LUMA_START_ROWNUM;
    volatile U_VEDU_VCPI_CURLD_START_SLICENUM VEDU_VCPI_CURLD_START_SLICENUM;
    volatile U_VEDU_VCPI_REFLD_BOUNDARY_MOD VEDU_VCPI_REFLD_BOUNDARY_MOD;
    volatile unsigned int VEDU_VCPI_REFY_UPBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFY_UPBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFYH_UPBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFYH_UPBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFC_UPBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFC_UPBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFCH_UPBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFCH_UPBOUNDARY_ADDR_H;
    volatile U_VEDU_VCPI_REF_UPBOUNDARY_STRIDE VEDU_VCPI_REF_UPBOUNDARY_STRIDE;
    volatile U_VEDU_VCPI_REF_UPBOUNFARY_HEADER_STRIDE VEDU_VCPI_REF_UPBOUNFARY_HEADER_STRIDE;
    volatile U_VEDU_VCPI_PRIVATE_SLCHDR_PART0 VEDU_VCPI_PRIVATE_SLCHDR_PART0;
    volatile unsigned int VEDU_VCPI_PRIVATE_SLCHDR_PART1;
    volatile U_VEDU_VCPI_LOWLATENCY_SLICE_INTEN VEDU_VCPI_LOWLATENCY_SLICE_INTEN;
    volatile unsigned int VEDU_VCPI_STRMADDR_L_NEW[16];
    volatile unsigned int VEDU_VCPI_STRMADDR_H_NEW[16];
    volatile unsigned int VEDU_VCPI_STRMBUFLEN_NEW[16];
    volatile unsigned int VEDU_VCPI_SLCINFOADDR_L_NEW;
    volatile unsigned int VEDU_VCPI_SLCINFOADDR_H_NEW;
    volatile U_VEDU_VCTRL_INTRAPU4_REFRESH_START VEDU_VCTRL_INTRAPU4_REFRESH_START;
    volatile U_VEDU_VCTRL_INTRAPU4_REFRESH_END VEDU_VCTRL_INTRAPU4_REFRESH_END;
    volatile U_VEDU_VCPI_CMDLST_GRP_NUM VEDU_VCPI_CMDLST_GRP_NUM;
    volatile U_VEDU_VCPI_CMDLST_SOFT_FINISH_NUM VEDU_VCPI_CMDLST_SOFT_FINISH_NUM;
    volatile U_VEDU_VCPI_FORCE_ZEROMV VEDU_VCPI_FORCE_ZEROMV;
    volatile U_VEDU_VCPI_FORCE_INTRAPU32_NUM VEDU_VCPI_FORCE_INTRAPU32_NUM;
    volatile unsigned int VEDU_VCPI_VLCST_RAL;
    volatile unsigned int VEDU_VCPI_VLCST_SAL;
    volatile U_VEDU_VCPI_VLCST_RAH_SAH VEDU_VCPI_VLCST_RAH_SAH;
    volatile U_VEDU_VCPI_PACKET_INFO VEDU_VCPI_PACKET_INFO;
    volatile U_VEDU_SECURE_SET VEDU_SECURE_SET;
    volatile unsigned int VEDU_RESERVED_21[3];
    volatile unsigned int VEDU_RESERVED_22[2048];
    volatile U_FUNC_VCPI_INTSTAT FUNC_VCPI_INTSTAT;
    volatile U_FUNC_VCPI_RAWINT FUNC_VCPI_RAWINT;
    volatile unsigned int FUNC_VCPI_VEDU_TIMER;
    volatile unsigned int FUNC_VCPI_IDLE_TIMER;
    volatile U_FUNC_VCPI_BUS_IDLE_FLAG FUNC_VCPI_BUS_IDLE_FLAG;
    volatile unsigned int RESERVED_FUNC_VCPI[11];
    volatile unsigned int RESERVED_FUNC_VCTRL[16];
    volatile unsigned int RESERVED_FUNC_QPGLD[16];
    volatile unsigned int RESERVED_FUNC_CURLD[16];
    volatile unsigned int RESERVED_FUNC_NBI[16];
    volatile unsigned int RESERVED_FUNC_PMELD[16];
    volatile unsigned int RESERVED_FUNC_PMEINFO_LD[16];
    volatile U_FUNC_PME_MADI_SUM FUNC_PME_MADI_SUM;
    volatile U_FUNC_PME_MADP_SUM FUNC_PME_MADP_SUM;
    volatile U_FUNC_PME_MADI_NUM FUNC_PME_MADI_NUM;
    volatile U_FUNC_PME_MADP_NUM FUNC_PME_MADP_NUM;
    volatile U_FUNC_PME_LARGE_SAD_SUM FUNC_PME_LARGE_SAD_SUM;
    volatile U_FUNC_PME_LOW_LUMA_SUM FUNC_PME_LOW_LUMA_SUM;
    volatile U_FUNC_PME_CHROMA_SCENE_SUM FUNC_PME_CHROMA_SCENE_SUM;
    volatile U_FUNC_PME_MOVE_SCENE_SUM FUNC_PME_MOVE_SCENE_SUM;
    volatile U_FUNC_PME_SKIN_REGION_SUM FUNC_PME_SKIN_REGION_SUM;
    volatile unsigned int RESERVED_FUNC_PME[7];
    volatile unsigned int RESERVED_FUNC_PMEST[16];
    volatile unsigned int RESERVED_FUNC_PMEINFO_ST[16];
    volatile U_FUNC_BGSTR_BLOCK_COUNT FUNC_BGSTR_BLOCK_COUNT;
    volatile U_FUNC_BGSTR_FRAME_BGM_DIST FUNC_BGSTR_FRAME_BGM_DIST;
    volatile unsigned int RESERVED_FUNC_BGSTR[14];
    volatile unsigned int RESERVED_FUNC_QPG[16];
    volatile unsigned int RESERVED_FUNC_REFLD[16];
    volatile unsigned int RESERVED_FUNC_PINTRA[16];
    volatile unsigned int RESERVED_FUNC_IME[16];
    volatile unsigned int RESERVED_FUNC_FME[16];
    volatile unsigned int RESERVED_FUNC_MRG[16];
    volatile unsigned int RESERVED_FUNC_BGGEN[16];
    volatile unsigned int RESERVED_FUNC_INTRA[16];
    volatile unsigned int RESERVED_FUNC_NU0[24];
    volatile unsigned int FUNC_PMV_MV0_COUNT;
    volatile unsigned int FUNC_PMV_MV1_COUNT;
    volatile unsigned int FUNC_PMV_MV2_COUNT;
    volatile unsigned int FUNC_PMV_MV3_COUNT;
    volatile unsigned int FUNC_PMV_MV4_COUNT;
    volatile unsigned int FUNC_PMV_MV5_COUNT;
    volatile unsigned int FUNC_PMV_MV6_COUNT;
    volatile unsigned int FUNC_PMV_MV7_COUNT;
    volatile unsigned int FUNC_PMV_MV8_COUNT;
    volatile unsigned int FUNC_PMV_MV9_COUNT;
    volatile unsigned int FUNC_PMV_MV10_COUNT;
    volatile unsigned int FUNC_PMV_MV11_COUNT;
    volatile unsigned int FUNC_PMV_MV12_COUNT;
    volatile unsigned int FUNC_PMV_MV13_COUNT;
    volatile unsigned int FUNC_PMV_MV14_COUNT;
    volatile unsigned int FUNC_PMV_MV15_COUNT;
    volatile unsigned int FUNC_PMV_MV16_COUNT;
    volatile unsigned int FUNC_PMV_MV17_COUNT;
    volatile unsigned int FUNC_PMV_MV18_COUNT;
    volatile unsigned int FUNC_PMV_MV19_COUNT;
    volatile unsigned int FUNC_PMV_MV20_COUNT;
    volatile unsigned int FUNC_PMV_MV21_COUNT;
    volatile unsigned int FUNC_PMV_MV22_COUNT;
    volatile unsigned int RESERVED_FUNC_DISABLE;
    volatile unsigned int RESERVED_FUNC_TQITQ0[16];
    volatile unsigned int RESERVED_FUNC_NU2[16];
    volatile unsigned int RESERVED_FUNC_BGLD[16];
    volatile unsigned int RESERVED_FUNC_LFLDST[16];
    volatile unsigned int RESERVED_FUNC_DBLK[16];
    volatile unsigned int RESERVED_FUNC_NU4[16];
    volatile unsigned int RESERVED_FUNC_RECST[16];
    volatile unsigned int RESERVED_FUNC_PACK0[16];
    volatile unsigned int RESERVED_FUNC_PACK1[16];
    volatile unsigned int FUNC_CABAC_PIC_STRMSIZE;
    volatile unsigned int FUNC_CABAC_BIN_NUM;
    volatile unsigned int FUNC_CABAC_RES_BIN_NUM;
    volatile unsigned int FUNC_CABAC_HDR_BIN_NUM;
    volatile unsigned int FUNC_CABAC_MOVE_SCENE_BITS;
    volatile unsigned int FUNC_CABAC_STREDGE_MOVE_BITS;
    volatile unsigned int FUNC_CABAC_SKIN_BITS;
    volatile unsigned int FUNC_CABAC_LOWLUMA_BITS;
    volatile unsigned int FUNC_CABAC_CHROMAPROT_BITS;
    volatile unsigned int RESERVED_FUNC_CABAC[7];
    volatile unsigned int FUNC_VLC_CABAC_HRD_BITS;
    volatile unsigned int FUNC_VLC_CABAC_RES_BITS;
    volatile unsigned int FUNC_VLC_CAVLC_HRD_BITS;
    volatile unsigned int FUNC_VLC_CAVLC_RES_BITS;
    volatile unsigned int FUNC_VLC_PIC_STRMSIZE;
    volatile unsigned int RESERVED_FUNC_VLC[11];
    volatile unsigned int FUNC_VLCST_SLC_LEN_CNT;
    volatile unsigned int FUNC_VLCST_WPTR;
    volatile unsigned int FUNC_VLCST_RPTR;
    volatile unsigned int FUNC_VLCST_STRM_LEN_CNT;
    volatile U_FUNC_VLCST_DSRPTR00 FUNC_VLCST_DSRPTR00[16];
    volatile U_FUNC_VLCST_DSRPTR01 FUNC_VLCST_DSRPTR01[16];
    volatile unsigned int RESERVED_FUNC_VLCST[92];
    volatile unsigned int RESERVED_FUNC_EMAR[16];
    volatile U_RESERVED_FUNC_PPFD RESERVED_FUNC_PPFD[16];
    volatile U_FUNC_SEL_OPT_8X8_CNT FUNC_SEL_OPT_8X8_CNT;
    volatile U_FUNC_SEL_INTRA_OPT_8X8_CNT FUNC_SEL_INTRA_OPT_8X8_CNT;
    volatile unsigned int FUNC_SEL_INTRA_NORMAL_OPT_8X8_CNT;
    volatile U_FUNC_SEL_INTRA_PCM_OPT_8X8_CNT FUNC_SEL_INTRA_PCM_OPT_8X8_CNT;
    volatile U_FUNC_SEL_INTER_OPT_8X8_CNT FUNC_SEL_INTER_OPT_8X8_CNT;
    volatile U_FUNC_SEL_INTER_FME_OPT_8X8_CNT FUNC_SEL_INTER_FME_OPT_8X8_CNT;
    volatile U_FUNC_SELINTER_MERGE_OPT_8X8_CNT FUNC_SELINTER_MERGE_OPT_8X8_CNT;
    volatile U_FUNC_SEL_INTER_SKIP_OPT_8X8_CNT FUNC_SEL_INTER_SKIP_OPT_8X8_CNT;
    volatile U_FUNC_SEL_OPT_16X16_CNT FUNC_SEL_OPT_16X16_CNT;
    volatile U_FUNC_SEL_INTRA_OPT_16X16_CNT FUNC_SEL_INTRA_OPT_16X16_CNT;
    volatile U_FUNC_SEL_OPT_4X4_CNT FUNC_SEL_OPT_4X4_CNT;
    volatile unsigned int RESERVED0_FUNC_SEL;
    volatile U_FUNC_SEL_INTER_OPT_16X16_CNT FUNC_SEL_INTER_OPT_16X16_CNT;
    volatile U_FUNC_SEL_INTER_FME_OPT_16X16_CNT FUNC_SEL_INTER_FME_OPT_16X16_CNT;
    volatile U_FUNC_SEL_INTER_MERGE_OPT_16X16_CNT FUNC_SEL_INTER_MERGE_OPT_16X16_CNT;
    volatile U_FUNC_SEL_INTER_SKIP_OPT_16X16_CNT FUNC_SEL_INTER_SKIP_OPT_16X16_CNT;
    volatile U_FUNC_SEL_OPT_32X32_CNT FUNC_SEL_OPT_32X32_CNT;
    volatile U_FUNC_SEL_INTRA_OPT_32X32_CNT FUNC_SEL_INTRA_OPT_32X32_CNT;
    volatile unsigned int RESERVED1_FUNC_SEL;
    volatile U_FUNC_SEL_INTER_OPT_32X32_CNT FUNC_SEL_INTER_OPT_32X32_CNT;
    volatile U_FUNC_SEL_INTER_FME_OPT_32X32_CNT FUNC_SEL_INTER_FME_OPT_32X32_CNT;
    volatile U_FUNC_SEL_INTER_MERGE_OPT_32X32_CNT FUNC_SEL_INTER_MERGE_OPT_32X32_CNT;
    volatile U_FUNC_SEL_INTER_SKIP_OPT_32X32_CNT FUNC_SEL_INTER_SKIP_OPT_32X32_CNT;
    volatile U_FUNC_SEL_OPT_64X64_CNT FUNC_SEL_OPT_64X64_CNT;
    volatile U_FUNC_SEL_INTER_FME_OPT_64X64_CNT FUNC_SEL_INTER_FME_OPT_64X64_CNT;
    volatile U_FUNC_SEL_INTER_MERGE_OPT_64X64_CNT FUNC_SEL_INTER_MERGE_OPT_64X64_CNT;
    volatile U_FUNC_SEL_INTER_SKIP_OPT_64X64_CNT FUNC_SEL_INTER_SKIP_OPT_64X64_CNT;
    volatile U_FUNC_SEL_TOTAL_LUMA_QP FUNC_SEL_TOTAL_LUMA_QP;
    volatile U_FUNC_SEL_MAX_MIN_LUMA_QP FUNC_SEL_MAX_MIN_LUMA_QP;
    volatile unsigned int RESERVED2_FUNC_SEL[35];
    volatile U_FUNC_SEL_LUMA_QP0_CNT FUNC_SEL_LUMA_QP0_CNT;
    volatile U_FUNC_SEL_LUMA_QP1_CNT FUNC_SEL_LUMA_QP1_CNT;
    volatile U_FUNC_SEL_LUMA_QP2_CNT FUNC_SEL_LUMA_QP2_CNT;
    volatile U_FUNC_SEL_LUMA_QP3_CNT FUNC_SEL_LUMA_QP3_CNT;
    volatile U_FUNC_SEL_LUMA_QP4_CNT FUNC_SEL_LUMA_QP4_CNT;
    volatile U_FUNC_SEL_LUMA_QP5_CNT FUNC_SEL_LUMA_QP5_CNT;
    volatile U_FUNC_SEL_LUMA_QP6_CNT FUNC_SEL_LUMA_QP6_CNT;
    volatile U_FUNC_SEL_LUMA_QP7_CNT FUNC_SEL_LUMA_QP7_CNT;
    volatile U_FUNC_SEL_LUMA_QP8_CNT FUNC_SEL_LUMA_QP8_CNT;
    volatile U_FUNC_SEL_LUMA_QP9_CNT FUNC_SEL_LUMA_QP9_CNT;
    volatile U_FUNC_SEL_LUMA_QP10_CNT FUNC_SEL_LUMA_QP10_CNT;
    volatile U_FUNC_SEL_LUMA_QP11_CNT FUNC_SEL_LUMA_QP11_CNT;
    volatile U_FUNC_SEL_LUMA_QP12_CNT FUNC_SEL_LUMA_QP12_CNT;
    volatile U_FUNC_SEL_LUMA_QP13_CNT FUNC_SEL_LUMA_QP13_CNT;
    volatile U_FUNC_SEL_LUMA_QP14_CNT FUNC_SEL_LUMA_QP14_CNT;
    volatile U_FUNC_SEL_LUMA_QP15_CNT FUNC_SEL_LUMA_QP15_CNT;
    volatile U_FUNC_SEL_LUMA_QP16_CNT FUNC_SEL_LUMA_QP16_CNT;
    volatile U_FUNC_SEL_LUMA_QP17_CNT FUNC_SEL_LUMA_QP17_CNT;
    volatile U_FUNC_SEL_LUMA_QP18_CNT FUNC_SEL_LUMA_QP18_CNT;
    volatile U_FUNC_SEL_LUMA_QP19_CNT FUNC_SEL_LUMA_QP19_CNT;
    volatile U_FUNC_SEL_LUMA_QP20_CNT FUNC_SEL_LUMA_QP20_CNT;
    volatile U_FUNC_SEL_LUMA_QP21_CNT FUNC_SEL_LUMA_QP21_CNT;
    volatile U_FUNC_SEL_LUMA_QP22_CNT FUNC_SEL_LUMA_QP22_CNT;
    volatile U_FUNC_SEL_LUMA_QP23_CNT FUNC_SEL_LUMA_QP23_CNT;
    volatile U_FUNC_SEL_LUMA_QP24_CNT FUNC_SEL_LUMA_QP24_CNT;
    volatile U_FUNC_SEL_LUMA_QP25_CNT FUNC_SEL_LUMA_QP25_CNT;
    volatile U_FUNC_SEL_LUMA_QP26_CNT FUNC_SEL_LUMA_QP26_CNT;
    volatile U_FUNC_SEL_LUMA_QP27_CNT FUNC_SEL_LUMA_QP27_CNT;
    volatile U_FUNC_SEL_LUMA_QP28_CNT FUNC_SEL_LUMA_QP28_CNT;
    volatile U_FUNC_SEL_LUMA_QP29_CNT FUNC_SEL_LUMA_QP29_CNT;
    volatile U_FUNC_SEL_LUMA_QP30_CNT FUNC_SEL_LUMA_QP30_CNT;
    volatile U_FUNC_SEL_LUMA_QP31_CNT FUNC_SEL_LUMA_QP31_CNT;
    volatile U_FUNC_SEL_LUMA_QP32_CNT FUNC_SEL_LUMA_QP32_CNT;
    volatile U_FUNC_SEL_LUMA_QP33_CNT FUNC_SEL_LUMA_QP33_CNT;
    volatile U_FUNC_SEL_LUMA_QP34_CNT FUNC_SEL_LUMA_QP34_CNT;
    volatile U_FUNC_SEL_LUMA_QP35_CNT FUNC_SEL_LUMA_QP35_CNT;
    volatile U_FUNC_SEL_LUMA_QP36_CNT FUNC_SEL_LUMA_QP36_CNT;
    volatile U_FUNC_SEL_LUMA_QP37_CNT FUNC_SEL_LUMA_QP37_CNT;
    volatile U_FUNC_SEL_LUMA_QP38_CNT FUNC_SEL_LUMA_QP38_CNT;
    volatile U_FUNC_SEL_LUMA_QP39_CNT FUNC_SEL_LUMA_QP39_CNT;
    volatile U_FUNC_SEL_LUMA_QP40_CNT FUNC_SEL_LUMA_QP40_CNT;
    volatile U_FUNC_SEL_LUMA_QP41_CNT FUNC_SEL_LUMA_QP41_CNT;
    volatile U_FUNC_SEL_LUMA_QP42_CNT FUNC_SEL_LUMA_QP42_CNT;
    volatile U_FUNC_SEL_LUMA_QP43_CNT FUNC_SEL_LUMA_QP43_CNT;
    volatile U_FUNC_SEL_LUMA_QP44_CNT FUNC_SEL_LUMA_QP44_CNT;
    volatile U_FUNC_SEL_LUMA_QP45_CNT FUNC_SEL_LUMA_QP45_CNT;
    volatile U_FUNC_SEL_LUMA_QP46_CNT FUNC_SEL_LUMA_QP46_CNT;
    volatile U_FUNC_SEL_LUMA_QP47_CNT FUNC_SEL_LUMA_QP47_CNT;
    volatile U_FUNC_SEL_LUMA_QP48_CNT FUNC_SEL_LUMA_QP48_CNT;
    volatile U_FUNC_SEL_LUMA_QP49_CNT FUNC_SEL_LUMA_QP49_CNT;
    volatile U_FUNC_SEL_LUMA_QP50_CNT FUNC_SEL_LUMA_QP50_CNT;
    volatile U_FUNC_SEL_LUMA_QP51_CNT FUNC_SEL_LUMA_QP51_CNT;
    volatile unsigned int RESERVED3_FUNC_SEL[12];
    volatile unsigned int RESERVED_FUNC_TBLDST[128];
    volatile U_FUNC_SAO_OFF_NUM FUNC_SAO_OFF_NUM;
    volatile unsigned int FUNC_SAO_MSE_SUM;
    volatile U_FUNC_SAO_MSE_CNT FUNC_SAO_MSE_CNT;
    volatile U_FUNC_SAO_MSE_MAX FUNC_SAO_MSE_MAX;
    volatile unsigned int FUNC_SAO_SSD_AREA0_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA1_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA2_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA3_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA4_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA5_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA6_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA7_SUM;
    volatile unsigned int RESERVED_FUNC_SAO[20];
    volatile unsigned int RESERVED_FUNC_NU3[48];
    volatile S_RESERVED_REGS_TYPE DEBUG_RO_REG[3072];
    volatile S_CMDLST_REGS_TYPE CMD_LIST;
    volatile S_MCU_CTRL_REGS_TYPE MCU_REGS;
    volatile S_RESERVED_REGS_TYPE RESERVED0[14336];
    volatile S_RESERVED_REGS_TYPE RESERVED1[1024];
    volatile S_RESERVED_REGS_TYPE SMMU_PRE_RESERVE_1[9];
    volatile U_VEDU_REFLD_ESP_HINT VEDU_REFLD_ESP_HINT;
    volatile S_RESERVED_REGS_TYPE SMMU_PRE_RESERVE_2[1014];
    volatile S_RESERVED_REGS_TYPE AXIDFX_REGS[1024];
    volatile S_RESERVED_REGS_TYPE RESERVED2[1024];
    volatile S_RESERVED_REGS_TYPE RESERVED3[5120];
    volatile S_RESERVED_REGS_TYPE SMMU_TBU[4096];
    volatile S_VE_SUB_CTRL_REGS_TYPE SUB_CTRL;
    volatile S_RESERVED_REGS_TYPE WATCH_DOG[1024];
    volatile S_RESERVED_REGS_TYPE TIMER[1024];
    volatile S_RESERVED_REGS_TYPE UART[1024];
    volatile S_RESERVED_REGS_TYPE RESERVED4[1024];
    volatile S_RESERVED_REGS_TYPE IPC[1024];
    volatile S_RESERVED_REGS_TYPE RESERVED5[1024];
    volatile S_RESERVED_REGS_TYPE RESERVED6[1024];
    volatile S_RESERVED_REGS_TYPE RESERVED7[4096];
    volatile S_RESERVED_REGS_TYPE MCU_ICTM[8192];
} S_HEVC_AVC_REGS_TYPE;
typedef struct {
    volatile U_VEDU_VCPI_INTMASK VEDU_VCPI_INTMASK;
    volatile U_VEDU_VCPI_INTCLR VEDU_VCPI_INTCLR;
    volatile U_VEDU_VCPI_START VEDU_VCPI_START;
    volatile U_VEDU_BUS_IDLE_REQ VEDU_BUS_IDLE_REQ;
    volatile unsigned int VEDU_VCPI_FRAMENO;
    volatile unsigned int VEDU_VCPI_TIMEOUT;
    volatile U_VEDU_VCPI_MODE VEDU_VCPI_MODE;
    volatile U_VEDU_VCPI_SOFTINTSET VEDU_VCPI_SOFTINTSET;
    volatile U_VEDU_VCPI_CMDLST_CLKGATE VEDU_VCPI_CMDLST_CLKGATE;
    volatile U_VEDU_VCPI_CMD_DPM_SOFTRST VEDU_VCPI_CMD_DPM_SOFTRST;
    volatile U_VEDU_EMAR_SCRAMBLE_TYPE VEDU_EMAR_SCRAMBLE_TYPE;
    volatile unsigned int VEDU_VCPI_LLILD_ADDR_L;
    volatile unsigned int VEDU_VCPI_LLILD_ADDR_H;
    volatile U_VEDU_VCPI_RC_ENABLE VEDU_VCPI_RC_ENABLE;
    volatile U_VEDU_VLCST_PTBITS_EN VEDU_VLCST_PTBITS_EN;
    volatile unsigned int VEDU_VLCST_PTBITS;
    volatile U_VEDU_PPFD_ST_CFG VEDU_PPFD_ST_CFG;
    volatile U_VEDU_VCPI_QPCFG VEDU_VCPI_QPCFG;
    volatile U_VEDU_QPG_MAX_MIN_QP VEDU_QPG_MAX_MIN_QP;
    volatile U_VEDU_QPG_SMART_REG VEDU_QPG_SMART_REG;
    volatile U_VEDU_QPG_ROW_TARGET_BITS VEDU_QPG_ROW_TARGET_BITS;
    volatile U_VEDU_QPG_AVERAGE_LCU_BITS VEDU_QPG_AVERAGE_LCU_BITS;
    volatile U_VEDU_QPG_CU_QP_DELTA_THRESH_REG0 VEDU_QPG_CU_QP_DELTA_THRESH_REG0;
    volatile U_VEDU_QPG_CU_QP_DELTA_THRESH_REG1 VEDU_QPG_CU_QP_DELTA_THRESH_REG1;
    volatile U_VEDU_QPG_CU_QP_DELTA_THRESH_REG2 VEDU_QPG_CU_QP_DELTA_THRESH_REG2;
    volatile U_VEDU_QPG_CU_QP_DELTA_THRESH_REG3 VEDU_QPG_CU_QP_DELTA_THRESH_REG3;
    volatile U_VEDU_QPG_DELTA_LEVEL VEDU_QPG_DELTA_LEVEL;
    volatile U_VEDU_QPG_MADI_SWITCH_THR VEDU_QPG_MADI_SWITCH_THR;
    volatile U_VEDU_QPG_CURR_SAD_EN VEDU_QPG_CURR_SAD_EN;
    volatile U_VEDU_QPG_CURR_SAD_LEVEL VEDU_QPG_CURR_SAD_LEVEL;
    volatile U_VEDU_QPG_CURR_SAD_THRESH0 VEDU_QPG_CURR_SAD_THRESH0;
    volatile U_VEDU_QPG_CURR_SAD_THRESH1 VEDU_QPG_CURR_SAD_THRESH1;
    volatile U_VEDU_QPG_CURR_SAD_THRESH2 VEDU_QPG_CURR_SAD_THRESH2;
    volatile U_VEDU_QPG_CURR_SAD_THRESH3 VEDU_QPG_CURR_SAD_THRESH3;
    volatile U_VEDU_LUMA_RC VEDU_LUMA_RC;
    volatile U_VEDU_LUMA_LEVEL VEDU_LUMA_LEVEL;
    volatile U_VEDU_LUMA_THRESH0 VEDU_LUMA_THRESH0;
    volatile U_VEDU_LUMA_THRESH1 VEDU_LUMA_THRESH1;
    volatile U_VEDU_LUMA_THRESH2 VEDU_LUMA_THRESH2;
    volatile U_VEDU_LUMA_THRESH3 VEDU_LUMA_THRESH3;
    volatile U_VEDU_VCPI_BG_ENABLE VEDU_VCPI_BG_ENABLE;
    volatile U_VEDU_VCPI_BG_FLT_PARA0 VEDU_VCPI_BG_FLT_PARA0;
    volatile U_VEDU_VCPI_BG_FLT_PARA1 VEDU_VCPI_BG_FLT_PARA1;
    volatile U_VEDU_VCPI_BG_FLT_PARA2 VEDU_VCPI_BG_FLT_PARA2;
    volatile U_VEDU_VCPI_BG_THR0 VEDU_VCPI_BG_THR0;
    volatile U_VEDU_VCPI_BG_THR1 VEDU_VCPI_BG_THR1;
    volatile U_VEDU_VCPI_BG_STRIDE VEDU_VCPI_BG_STRIDE;
    volatile U_VEDU_VCPI_BG_EXT_STRIDE VEDU_VCPI_BG_EXT_STRIDE;
    volatile unsigned int VEDU_VCPI_BGL_ADDR_L;
    volatile unsigned int VEDU_VCPI_BGL_ADDR_H;
    volatile unsigned int VEDU_VCPI_BGC_ADDR_L;
    volatile unsigned int VEDU_VCPI_BGC_ADDR_H;
    volatile unsigned int VEDU_VCPI_BGL_EXT_ADDR_L;
    volatile unsigned int VEDU_VCPI_BGL_EXT_ADDR_H;
    volatile unsigned int VEDU_VCPI_BGC_EXT_ADDR_L;
    volatile unsigned int VEDU_VCPI_BGC_EXT_ADDR_H;
    volatile unsigned int VEDU_VCPI_BGINF_ADDR_L;
    volatile unsigned int VEDU_VCPI_BGINF_ADDR_H;
    volatile U_VEDU_VCPI_OUTSTD VEDU_VCPI_OUTSTD;
    volatile U_VEDU_VCTRL_LCU_BASELINE VEDU_VCTRL_LCU_BASELINE;
    volatile unsigned int VEDU_VCPI_SPMEM_CTRL_0;
    volatile U_VEDU_VCPI_SPMEM_CTRL_1 VEDU_VCPI_SPMEM_CTRL_1;
    volatile U_VEDU_VCPI_SPMEM_CTRL_2 VEDU_VCPI_SPMEM_CTRL_2;
    volatile unsigned int VEDU_VCPI_TPMEM_CTRL_0;
    volatile unsigned int VEDU_VCPI_TPMEM_CTRL_1;
    volatile U_VEDU_CURLD_GCFG VEDU_CURLD_GCFG;
    volatile U_VEDU_VCPI_OSD_ENABLE VEDU_VCPI_OSD_ENABLE;
    volatile U_VEDU_VCPI_STRFMT VEDU_VCPI_STRFMT;
    volatile U_VEDU_VCPI_INTRA_INTER_CU_EN VEDU_VCPI_INTRA_INTER_CU_EN;
    volatile U_VEDU_VCPI_CROSS_TILE_SLC VEDU_VCPI_CROSS_TILE_SLC;
    volatile U_VEDU_VCPI_MULTISLC VEDU_VCPI_MULTISLC;
    volatile U_VEDU_VCTRL_LCU_TARGET_BIT VEDU_VCTRL_LCU_TARGET_BIT;
    volatile U_VEDU_VCPI_SW_L0_SIZE VEDU_VCPI_SW_L0_SIZE;
    volatile U_VEDU_VCPI_SW_L1_SIZE VEDU_VCPI_SW_L1_SIZE;
    volatile U_VEDU_VCPI_I_SLC_INSERT VEDU_VCPI_I_SLC_INSERT;
    volatile U_VEDU_PME_SAFE_CFG VEDU_PME_SAFE_CFG;
    volatile U_VEDU_PME_IBLK_REFRESH VEDU_PME_IBLK_REFRESH;
    volatile U_VEDU_PME_IBLK_REFRESH_NUM VEDU_PME_IBLK_REFRESH_NUM;
    volatile U_VEDU_INTRA_CHNL4_ANG_0EN VEDU_INTRA_CHNL4_ANG_0EN;
    volatile U_VEDU_INTRA_CHNL4_ANG_1EN VEDU_INTRA_CHNL4_ANG_1EN;
    volatile U_VEDU_INTRA_CHNL8_ANG_0EN VEDU_INTRA_CHNL8_ANG_0EN;
    volatile U_VEDU_INTRA_CHNL8_ANG_1EN VEDU_INTRA_CHNL8_ANG_1EN;
    volatile U_VEDU_INTRA_CHNL16_ANG_0EN VEDU_INTRA_CHNL16_ANG_0EN;
    volatile U_VEDU_INTRA_CHNL16_ANG_1EN VEDU_INTRA_CHNL16_ANG_1EN;
    volatile U_VEDU_INTRA_CHNL32_ANG_0EN VEDU_INTRA_CHNL32_ANG_0EN;
    volatile U_VEDU_INTRA_CHNL32_ANG_1EN VEDU_INTRA_CHNL32_ANG_1EN;
    volatile U_VEDU_PACK_CU_PARAMETER VEDU_PACK_CU_PARAMETER;
    volatile U_VEDU_PACK_PCM_PARAMETER VEDU_PACK_PCM_PARAMETER;
    volatile U_VEDU_QPG_READLINE_INTERVAL VEDU_QPG_READLINE_INTERVAL;
    volatile U_VEDU_PMV_READLINE_INTERVAL VEDU_PMV_READLINE_INTERVAL;
    volatile U_VEDU_RGB2YUV_COEF_P0 VEDU_RGB2YUV_COEF_P0;
    volatile U_VEDU_RGB2YUV_COEF_P1 VEDU_RGB2YUV_COEF_P1;
    volatile U_VEDU_RGB2YUV_COEF_P2 VEDU_RGB2YUV_COEF_P2;
    volatile U_VEDU_RGB2YUV_OFFSET VEDU_RGB2YUV_OFFSET;
    volatile U_VEDU_RGB2YUV_CLIP_THR_Y VEDU_RGB2YUV_CLIP_THR_Y;
    volatile U_VEDU_RGB2YUV_CLIP_THR_C VEDU_RGB2YUV_CLIP_THR_C;
    volatile U_VEDU_RGB2YUV_SHIFT_WIDTH VEDU_RGB2YUV_SHIFT_WIDTH;
    volatile U_VEDU_VCPI_OSD_POS_0 VEDU_VCPI_OSD_POS_0;
    volatile U_VEDU_VCPI_OSD_POS_1 VEDU_VCPI_OSD_POS_1;
    volatile unsigned int VEDU_VCPI_OSD_POS_2;
    volatile unsigned int VEDU_VCPI_OSD_POS_3;
    volatile U_VEDU_VCPI_OSD_POS_4 VEDU_VCPI_OSD_POS_4;
    volatile U_VEDU_VCPI_OSD_POS_5 VEDU_VCPI_OSD_POS_5;
    volatile unsigned int VEDU_VCPI_OSD_POS_6;
    volatile unsigned int VEDU_VCPI_OSD_POS_7;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_0;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_1;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_2;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_3;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_4;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_5;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_6;
    volatile unsigned int VEDU_VCPI_OSD_SIZE_7;
    volatile unsigned int VEDU_VCPI_OSD_LAYERID;
    volatile U_VEDU_VCPI_OSD_QP0 VEDU_VCPI_OSD_QP0;
    volatile U_VEDU_VCPI_OSD_QP1 VEDU_VCPI_OSD_QP1;
    volatile U_VEDU_CURLD_OSD01_ALPHA VEDU_CURLD_OSD01_ALPHA;
    volatile U_VEDU_CURLD_OSD23_ALPHA VEDU_CURLD_OSD23_ALPHA;
    volatile U_VEDU_CURLD_OSD45_ALPHA VEDU_CURLD_OSD45_ALPHA;
    volatile U_VEDU_CURLD_OSD67_ALPHA VEDU_CURLD_OSD67_ALPHA;
    volatile unsigned int VEDU_CURLD_OSD_GALPHA0;
    volatile unsigned int VEDU_CURLD_OSD_GALPHA1;
    volatile U_VEDU_TBLDST_READLINE_INTERVAL VEDU_TBLDST_READLINE_INTERVAL;
    volatile unsigned int VEDU_CURLD_OSD0_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD0_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD1_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD1_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD2_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD2_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD3_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD3_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD4_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD4_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD5_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD5_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD6_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD6_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD7_ADDR_L;
    volatile unsigned int VEDU_CURLD_OSD7_ADDR_H;
    volatile unsigned int VEDU_CURLD_OSD01_STRIDE;
    volatile unsigned int VEDU_CURLD_OSD23_STRIDE;
    volatile unsigned int VEDU_CURLD_OSD45_STRIDE;
    volatile unsigned int VEDU_CURLD_OSD67_STRIDE;
    volatile U_VEDU_NEW_CFG0 VEDU_NEW_CFG0;
    volatile U_VEDU_VCTRL_ROI_CFG0 VEDU_VCTRL_ROI_CFG0;
    volatile U_VEDU_VCTRL_ROI_CFG1 VEDU_VCTRL_ROI_CFG1;
    volatile U_VEDU_VCTRL_ROI_CFG2 VEDU_VCTRL_ROI_CFG2;
    volatile U_VEDU_VCTRL_ROI_SIZE_0 VEDU_VCTRL_ROI_SIZE_0;
    volatile U_VEDU_VCTRL_ROI_SIZE_1 VEDU_VCTRL_ROI_SIZE_1;
    volatile U_VEDU_VCTRL_ROI_SIZE_2 VEDU_VCTRL_ROI_SIZE_2;
    volatile U_VEDU_VCTRL_ROI_SIZE_3 VEDU_VCTRL_ROI_SIZE_3;
    volatile U_VEDU_VCTRL_ROI_SIZE_4 VEDU_VCTRL_ROI_SIZE_4;
    volatile U_VEDU_VCTRL_ROI_SIZE_5 VEDU_VCTRL_ROI_SIZE_5;
    volatile U_VEDU_VCTRL_ROI_SIZE_6 VEDU_VCTRL_ROI_SIZE_6;
    volatile U_VEDU_VCTRL_ROI_SIZE_7 VEDU_VCTRL_ROI_SIZE_7;
    volatile U_VEDU_VCTRL_ROI_START_0 VEDU_VCTRL_ROI_START_0;
    volatile U_VEDU_VCTRL_ROI_START_1 VEDU_VCTRL_ROI_START_1;
    volatile U_VEDU_VCTRL_ROI_START_2 VEDU_VCTRL_ROI_START_2;
    volatile U_VEDU_VCTRL_ROI_START_3 VEDU_VCTRL_ROI_START_3;
    volatile U_VEDU_VCTRL_ROI_START_4 VEDU_VCTRL_ROI_START_4;
    volatile U_VEDU_VCTRL_ROI_START_5 VEDU_VCTRL_ROI_START_5;
    volatile U_VEDU_VCTRL_ROI_START_6 VEDU_VCTRL_ROI_START_6;
    volatile U_VEDU_VCTRL_ROI_START_7 VEDU_VCTRL_ROI_START_7;
    volatile U_VEDU_TILE_MODE VEDU_TILE_MODE;
    volatile U_VEDU_VCPI_PICSIZE_PIX VEDU_VCPI_PICSIZE_PIX;
    volatile U_VEDU_TILE_POS VEDU_TILE_POS;
    volatile U_VEDU_VCPI_TILE_SIZE VEDU_VCPI_TILE_SIZE;
    volatile U_VEDU_VCPI_VLC_CONFIG VEDU_VCPI_VLC_CONFIG;
    volatile U_VEDU_VCPI_REF_FLAG VEDU_VCPI_REF_FLAG;
    volatile U_VEDU_PMV_TMV_EN VEDU_PMV_TMV_EN;
    volatile U_VEDU_VCPI_TMV_LOAD VEDU_VCPI_TMV_LOAD;
    volatile unsigned int VEDU_PMV_POC_0;
    volatile unsigned int VEDU_PMV_POC_1;
    volatile unsigned int VEDU_PMV_POC_2;
    volatile unsigned int VEDU_PMV_POC_3;
    volatile unsigned int VEDU_PMV_POC_4;
    volatile unsigned int VEDU_PMV_POC_5;
    volatile U_VEDU_CABAC_GLB_CFG VEDU_CABAC_GLB_CFG;
    volatile U_VEDU_CABAC_SLCHDR_SIZE VEDU_CABAC_SLCHDR_SIZE;
    volatile U_VEDU_CABAC_SLCHDR_PART1 VEDU_CABAC_SLCHDR_PART1;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG1;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG2;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG3;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG4;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG5;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG6;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG7;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG8;
    volatile U_VEDU_CABAC_SLCHDR_SIZE_I VEDU_CABAC_SLCHDR_SIZE_I;
    volatile U_VEDU_CABAC_SLCHDR_PART1_I VEDU_CABAC_SLCHDR_PART1_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG1_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG2_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG3_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG4_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG5_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG6_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG7_I;
    volatile unsigned int VEDU_CABAC_SLCHDR_PART2_SEG8_I;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM0;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM1;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM2;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM3;
    volatile unsigned int VEDU_VLC_REORDERSTRM0;
    volatile unsigned int VEDU_VLC_REORDERSTRM1;
    volatile unsigned int VEDU_VLC_MARKINGSTRM0;
    volatile unsigned int VEDU_VLC_MARKINGSTRM1;
    volatile U_VEDU_VLC_SLCHDRPARA VEDU_VLC_SLCHDRPARA;
    volatile U_VEDU_VLC_SVC VEDU_VLC_SVC;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM0_I;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM1_I;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM2_I;
    volatile unsigned int VEDU_VLC_SLCHDRSTRM3_I;
    volatile unsigned int VEDU_VLC_REORDERSTRM0_I;
    volatile unsigned int VEDU_VLC_REORDERSTRM1_I;
    volatile unsigned int VEDU_VLC_MARKINGSTRM0_I;
    volatile unsigned int VEDU_VLC_MARKINGSTRM1_I;
    volatile U_VEDU_VLC_SLCHDRPARA_I VEDU_VLC_SLCHDRPARA_I;
    volatile unsigned int VEDU_VLCST_STRMBUFLEN;
    volatile unsigned int VEDU_VLCST_SLC_CFG0;
    volatile unsigned int VEDU_VLCST_SLC_CFG1;
    volatile unsigned int VEDU_VLCST_SLC_CFG2;
    volatile unsigned int VEDU_VLCST_SLC_CFG3;
    volatile unsigned int VEDU_ICE_V2R1_SEG_256X1_DCMP_CTRL;
    volatile U_VEDU_ICE_CMC_MODE_CFG0 VEDU_ICE_CMC_MODE_CFG0;
    volatile U_VEDU_ICE_CMC_MODE_CFG1 VEDU_ICE_CMC_MODE_CFG1;
    volatile U_VEDU_QPG_LOWLUMA VEDU_QPG_LOWLUMA;
    volatile U_VEDU_QPG_HEDGE VEDU_QPG_HEDGE;
    volatile U_VEDU_QPG_HEDGE_MOVE VEDU_QPG_HEDGE_MOVE;
    volatile U_VEDU_QPG_SKIN VEDU_QPG_SKIN;
    volatile U_VEDU_QPG_INTRA_DET VEDU_QPG_INTRA_DET;
    volatile unsigned int VEDU_QPG_H264_SMOOTH;
    volatile U_VEDU_QPG_CU32_DELTA VEDU_QPG_CU32_DELTA;
    volatile U_VEDU_QPG_LAMBDA_MODE VEDU_QPG_LAMBDA_MODE;
    volatile U_VEDU_QPG_QP_RESTRAIN VEDU_QPG_QP_RESTRAIN;
    volatile unsigned int VEDU_QPG_CU_MIN_SAD_THRESH_0;
    volatile U_VEDU_QPG_CU_MIN_SAD_REG VEDU_QPG_CU_MIN_SAD_REG;
    volatile U_VEDU_QPG_FLAT_REGION VEDU_QPG_FLAT_REGION;
    volatile U_VEDU_QPG_RES_COEF VEDU_QPG_RES_COEF;
    volatile U_VEDU_TILE_RC VEDU_TILE_RC;
    volatile U_VEDU_CHROMA_PROTECT VEDU_CHROMA_PROTECT;
    volatile U_VEDU_PME_QPG_RC_THR0 VEDU_PME_QPG_RC_THR0;
    volatile U_VEDU_PME_QPG_RC_THR1 VEDU_PME_QPG_RC_THR1;
    volatile U_VEDU_PME_LOW_LUMA_THR VEDU_PME_LOW_LUMA_THR;
    volatile U_VEDU_PME_CHROMA_FLAT VEDU_PME_CHROMA_FLAT;
    volatile U_VEDU_PME_LUMA_FLAT VEDU_PME_LUMA_FLAT;
    volatile U_VEDU_PME_MADI_FLAT VEDU_PME_MADI_FLAT;
    volatile U_VEDU_VLCST_DESCRIPTOR VEDU_VLCST_DESCRIPTOR;
    volatile unsigned int VEDU_PPFD_ST_LEN0;
    volatile U_VEDU_CURLD_CLIP_LUMA VEDU_CURLD_CLIP_LUMA;
    volatile U_VEDU_CURLD_CLIP_CHROMA VEDU_CURLD_CLIP_CHROMA;
    volatile U_VEDU_TQITQ_DEADZONE VEDU_TQITQ_DEADZONE;
    volatile U_VEDU_VCPI_PME_PARAM VEDU_VCPI_PME_PARAM;
    volatile U_VEDU_VCPI_PIC_STRONG_EN VEDU_VCPI_PIC_STRONG_EN;
    volatile U_VEDU_VCPI_PINTRA_THRESH0 VEDU_VCPI_PINTRA_THRESH0;
    volatile U_VEDU_VCPI_PINTRA_THRESH1 VEDU_VCPI_PINTRA_THRESH1;
    volatile U_VEDU_VCPI_PINTRA_THRESH2 VEDU_VCPI_PINTRA_THRESH2;
    volatile U_VEDU_VCPI_INTRA32_LOW_POWER VEDU_VCPI_INTRA32_LOW_POWER;
    volatile U_VEDU_VCPI_INTRA16_LOW_POWER VEDU_VCPI_INTRA16_LOW_POWER;
    volatile U_VEDU_VCPI_INTRA_REDUCE_RDO_NUM VEDU_VCPI_INTRA_REDUCE_RDO_NUM;
    volatile U_VEDU_VCPI_NOFORCEZERO VEDU_VCPI_NOFORCEZERO;
    volatile U_VEDU_PME_SKIP_LARGE_RES VEDU_PME_SKIP_LARGE_RES;
    volatile U_VEDU_PME_SKIN_SAD_THR VEDU_PME_SKIN_SAD_THR;
    volatile U_VEDU_VCTRL_NM_ACOFFSET_DENOISE VEDU_VCTRL_NM_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_NM_ENGTHR_DENOISE VEDU_VCTRL_NM_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_NM_TU8_DENOISE VEDU_VCTRL_NM_TU8_DENOISE;
    volatile U_VEDU_VCTRL_SK_ACOFFSET_DENOISE VEDU_VCTRL_SK_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_SK_ENGTHR_DENOISE VEDU_VCTRL_SK_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_SK_TU8_DENOISE VEDU_VCTRL_SK_TU8_DENOISE;
    volatile U_VEDU_VCTRL_ST_ACOFFSET_DENOISE VEDU_VCTRL_ST_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_ST_ENGTHR_DENOISE VEDU_VCTRL_ST_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_ST_TU8_DENOISE VEDU_VCTRL_ST_TU8_DENOISE;
    volatile U_VEDU_VCTRL_SE_ACOFFSET_DENOISE VEDU_VCTRL_SE_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_SE_ENGTHR_DENOISE VEDU_VCTRL_SE_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_SE_TU8_DENOISE VEDU_VCTRL_SE_TU8_DENOISE;
    volatile U_VEDU_VCTRL_SELM_ACOFFSET_DENOISE VEDU_VCTRL_SELM_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_SELM_ENGTHR_DENOISE VEDU_VCTRL_SELM_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_SELM_TU8_DENOISE VEDU_VCTRL_SELM_TU8_DENOISE;
    volatile U_VEDU_VCTRL_WS_ACOFFSET_DENOISE VEDU_VCTRL_WS_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_WS_ENGTHR_DENOISE VEDU_VCTRL_WS_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_WS_TU8_DENOISE VEDU_VCTRL_WS_TU8_DENOISE;
    volatile U_VEDU_VCTRL_SSSE_ACOFFSET_DENOISE VEDU_VCTRL_SSSE_ACOFFSET_DENOISE;
    volatile U_VEDU_VCTRL_SSSE_ENGTHR_DENOISE VEDU_VCTRL_SSSE_ENGTHR_DENOISE;
    volatile U_VEDU_VCTRL_SSSE_TU8_DENOISE VEDU_VCTRL_SSSE_TU8_DENOISE;
    volatile U_VEDU_VCTRL_INTRA_RDO_FACTOR_0 VEDU_VCTRL_INTRA_RDO_FACTOR_0;
    volatile U_VEDU_VCTRL_INTRA_RDO_FACTOR_1 VEDU_VCTRL_INTRA_RDO_FACTOR_1;
    volatile U_VEDU_VCTRL_INTRA_RDO_FACTOR_2 VEDU_VCTRL_INTRA_RDO_FACTOR_2;
    volatile U_VEDU_VCTRL_MRG_RDO_FACTOR_0 VEDU_VCTRL_MRG_RDO_FACTOR_0;
    volatile U_VEDU_VCTRL_MRG_RDO_FACTOR_1 VEDU_VCTRL_MRG_RDO_FACTOR_1;
    volatile U_VEDU_VCTRL_MRG_RDO_FACTOR_2 VEDU_VCTRL_MRG_RDO_FACTOR_2;
    volatile U_VEDU_VCTRL_FME_RDO_FACTOR_0 VEDU_VCTRL_FME_RDO_FACTOR_0;
    volatile U_VEDU_VCTRL_FME_RDO_FACTOR_1 VEDU_VCTRL_FME_RDO_FACTOR_1;
    volatile U_VEDU_VCTRL_FME_RDO_FACTOR_2 VEDU_VCTRL_FME_RDO_FACTOR_2;
    volatile U_VEDU_PME_NEW_COST VEDU_PME_NEW_COST;
    volatile U_VEDU_PME_COST_OFFSET VEDU_PME_COST_OFFSET;
    volatile U_VEDU_PME_ADJUST_PMEMV_H264 VEDU_PME_ADJUST_PMEMV_H264;
    volatile U_VEDU_PME_INTRABLK_DET VEDU_PME_INTRABLK_DET;
    volatile U_VEDU_PME_INTRABLK_DET_THR VEDU_PME_INTRABLK_DET_THR;
    volatile U_VEDU_PME_SKIN_THR VEDU_PME_SKIN_THR;
    volatile U_VEDU_PME_STRONG_EDGE VEDU_PME_STRONG_EDGE;
    volatile U_VEDU_PME_LARGE_MOVE_THR VEDU_PME_LARGE_MOVE_THR;
    volatile U_VEDU_PME_INTER_STRONG_EDGE VEDU_PME_INTER_STRONG_EDGE;
    volatile U_VEDU_PME_CHROMA_STRONG_EDGE VEDU_PME_CHROMA_STRONG_EDGE;
    volatile U_VEDU_CHROMA_SAD_THR VEDU_CHROMA_SAD_THR;
    volatile U_VEDU_CHROMA_FG_THR VEDU_CHROMA_FG_THR;
    volatile U_VEDU_CHROMA_BG_THR VEDU_CHROMA_BG_THR;
    volatile U_VEDU_CHROMA_SUM_FG_THR VEDU_CHROMA_SUM_FG_THR;
    volatile U_VEDU_CHROMA_SUM_BG_THR VEDU_CHROMA_SUM_BG_THR;
    volatile U_VEDU_CHROMA_FG_COUNT_THR VEDU_CHROMA_FG_COUNT_THR;
    volatile U_VEDU_CHROMA_BG_COUNT_THR VEDU_CHROMA_BG_COUNT_THR;
    volatile U_VEDU_PME_MOVE_SCENE_THR VEDU_PME_MOVE_SCENE_THR;
    volatile U_VEDU_PME_NEW_MADI_TH VEDU_PME_NEW_MADI_TH;
    volatile U_VEDU_PME_NEW_LAMBDA VEDU_PME_NEW_LAMBDA;
    volatile U_VEDU_VCPI_DBLKCFG VEDU_VCPI_DBLKCFG;
    volatile U_VEDU_FME_BIAS_COST0 VEDU_FME_BIAS_COST0;
    volatile U_VEDU_FME_BIAS_COST1 VEDU_FME_BIAS_COST1;
    volatile U_VEDU_MRG_BIAS_COST0 VEDU_MRG_BIAS_COST0;
    volatile U_VEDU_MRG_BIAS_COST1 VEDU_MRG_BIAS_COST1;
    volatile U_VEDU_MRG_ABS_OFFSET0 VEDU_MRG_ABS_OFFSET0;
    volatile U_VEDU_MRG_ABS_OFFSET1 VEDU_MRG_ABS_OFFSET1;
    volatile U_VEDU_MRG_ADJ_WEIGHT VEDU_MRG_ADJ_WEIGHT;
    volatile U_VEDU_INTRA_BIT_WEIGHT VEDU_INTRA_BIT_WEIGHT;
    volatile U_VEDU_INTRA_RDO_COST_OFFSET_0 VEDU_INTRA_RDO_COST_OFFSET_0;
    volatile U_VEDU_INTRA_RDO_COST_OFFSET_1 VEDU_INTRA_RDO_COST_OFFSET_1;
    volatile U_VEDU_INTRA_NO_DC_COST_OFFSET_0 VEDU_INTRA_NO_DC_COST_OFFSET_0;
    volatile U_VEDU_INTRA_NO_DC_COST_OFFSET_1 VEDU_INTRA_NO_DC_COST_OFFSET_1;
    volatile U_VEDU_INTRA_RDO_COST_OFFSET_3 VEDU_INTRA_RDO_COST_OFFSET_3;
    volatile U_VEDU_SEL_OFFSET_STRENGTH VEDU_SEL_OFFSET_STRENGTH;
    volatile U_VEDU_SEL_CU32_DC_AC_TH_OFFSET VEDU_SEL_CU32_DC_AC_TH_OFFSET;
    volatile U_VEDU_SEL_CU32_QP_TH VEDU_SEL_CU32_QP_TH;
    volatile U_VEDU_SEL_RES_DC_AC_TH VEDU_SEL_RES_DC_AC_TH;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG00 VEDU_QPG_QP_LAMBDA_CTRL_REG00;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG01 VEDU_QPG_QP_LAMBDA_CTRL_REG01;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG02 VEDU_QPG_QP_LAMBDA_CTRL_REG02;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG03 VEDU_QPG_QP_LAMBDA_CTRL_REG03;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG04 VEDU_QPG_QP_LAMBDA_CTRL_REG04;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG05 VEDU_QPG_QP_LAMBDA_CTRL_REG05;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG06 VEDU_QPG_QP_LAMBDA_CTRL_REG06;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG07 VEDU_QPG_QP_LAMBDA_CTRL_REG07;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG08 VEDU_QPG_QP_LAMBDA_CTRL_REG08;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG09 VEDU_QPG_QP_LAMBDA_CTRL_REG09;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG10 VEDU_QPG_QP_LAMBDA_CTRL_REG10;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG11 VEDU_QPG_QP_LAMBDA_CTRL_REG11;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG12 VEDU_QPG_QP_LAMBDA_CTRL_REG12;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG13 VEDU_QPG_QP_LAMBDA_CTRL_REG13;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG14 VEDU_QPG_QP_LAMBDA_CTRL_REG14;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG15 VEDU_QPG_QP_LAMBDA_CTRL_REG15;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG16 VEDU_QPG_QP_LAMBDA_CTRL_REG16;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG17 VEDU_QPG_QP_LAMBDA_CTRL_REG17;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG18 VEDU_QPG_QP_LAMBDA_CTRL_REG18;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG19 VEDU_QPG_QP_LAMBDA_CTRL_REG19;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG20 VEDU_QPG_QP_LAMBDA_CTRL_REG20;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG21 VEDU_QPG_QP_LAMBDA_CTRL_REG21;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG22 VEDU_QPG_QP_LAMBDA_CTRL_REG22;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG23 VEDU_QPG_QP_LAMBDA_CTRL_REG23;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG24 VEDU_QPG_QP_LAMBDA_CTRL_REG24;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG25 VEDU_QPG_QP_LAMBDA_CTRL_REG25;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG26 VEDU_QPG_QP_LAMBDA_CTRL_REG26;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG27 VEDU_QPG_QP_LAMBDA_CTRL_REG27;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG28 VEDU_QPG_QP_LAMBDA_CTRL_REG28;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG29 VEDU_QPG_QP_LAMBDA_CTRL_REG29;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG30 VEDU_QPG_QP_LAMBDA_CTRL_REG30;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG31 VEDU_QPG_QP_LAMBDA_CTRL_REG31;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG32 VEDU_QPG_QP_LAMBDA_CTRL_REG32;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG33 VEDU_QPG_QP_LAMBDA_CTRL_REG33;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG34 VEDU_QPG_QP_LAMBDA_CTRL_REG34;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG35 VEDU_QPG_QP_LAMBDA_CTRL_REG35;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG36 VEDU_QPG_QP_LAMBDA_CTRL_REG36;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG37 VEDU_QPG_QP_LAMBDA_CTRL_REG37;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG38 VEDU_QPG_QP_LAMBDA_CTRL_REG38;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG39 VEDU_QPG_QP_LAMBDA_CTRL_REG39;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG40 VEDU_QPG_QP_LAMBDA_CTRL_REG40;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG41 VEDU_QPG_QP_LAMBDA_CTRL_REG41;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG42 VEDU_QPG_QP_LAMBDA_CTRL_REG42;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG43 VEDU_QPG_QP_LAMBDA_CTRL_REG43;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG44 VEDU_QPG_QP_LAMBDA_CTRL_REG44;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG45 VEDU_QPG_QP_LAMBDA_CTRL_REG45;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG46 VEDU_QPG_QP_LAMBDA_CTRL_REG46;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG47 VEDU_QPG_QP_LAMBDA_CTRL_REG47;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG48 VEDU_QPG_QP_LAMBDA_CTRL_REG48;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG49 VEDU_QPG_QP_LAMBDA_CTRL_REG49;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG50 VEDU_QPG_QP_LAMBDA_CTRL_REG50;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG51 VEDU_QPG_QP_LAMBDA_CTRL_REG51;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG52 VEDU_QPG_QP_LAMBDA_CTRL_REG52;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG53 VEDU_QPG_QP_LAMBDA_CTRL_REG53;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG54 VEDU_QPG_QP_LAMBDA_CTRL_REG54;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG55 VEDU_QPG_QP_LAMBDA_CTRL_REG55;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG56 VEDU_QPG_QP_LAMBDA_CTRL_REG56;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG57 VEDU_QPG_QP_LAMBDA_CTRL_REG57;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG58 VEDU_QPG_QP_LAMBDA_CTRL_REG58;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG59 VEDU_QPG_QP_LAMBDA_CTRL_REG59;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG60 VEDU_QPG_QP_LAMBDA_CTRL_REG60;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG61 VEDU_QPG_QP_LAMBDA_CTRL_REG61;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG62 VEDU_QPG_QP_LAMBDA_CTRL_REG62;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG63 VEDU_QPG_QP_LAMBDA_CTRL_REG63;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG64 VEDU_QPG_QP_LAMBDA_CTRL_REG64;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG65 VEDU_QPG_QP_LAMBDA_CTRL_REG65;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG66 VEDU_QPG_QP_LAMBDA_CTRL_REG66;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG67 VEDU_QPG_QP_LAMBDA_CTRL_REG67;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG68 VEDU_QPG_QP_LAMBDA_CTRL_REG68;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG69 VEDU_QPG_QP_LAMBDA_CTRL_REG69;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG70 VEDU_QPG_QP_LAMBDA_CTRL_REG70;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG71 VEDU_QPG_QP_LAMBDA_CTRL_REG71;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG72 VEDU_QPG_QP_LAMBDA_CTRL_REG72;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG73 VEDU_QPG_QP_LAMBDA_CTRL_REG73;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG74 VEDU_QPG_QP_LAMBDA_CTRL_REG74;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG75 VEDU_QPG_QP_LAMBDA_CTRL_REG75;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG76 VEDU_QPG_QP_LAMBDA_CTRL_REG76;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG77 VEDU_QPG_QP_LAMBDA_CTRL_REG77;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG78 VEDU_QPG_QP_LAMBDA_CTRL_REG78;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG79 VEDU_QPG_QP_LAMBDA_CTRL_REG79;
    volatile U_VEDU_IME_RDOCFG VEDU_IME_RDOCFG;
    volatile U_VEDU_MRG_FORCE_ZERO_EN VEDU_MRG_FORCE_ZERO_EN;
    volatile unsigned int VEDU_VCPI_INTRA8_LOW_POWER;
    volatile U_VEDU_VCPI_LOW_POWER VEDU_VCPI_LOW_POWER;
    volatile U_VEDU_IME_INTER_MODE VEDU_IME_INTER_MODE;
    volatile U_VEDU_VCPI_PRE_JUDGE_EXT_EN VEDU_VCPI_PRE_JUDGE_EXT_EN;
    volatile U_VEDU_PME_SW_ADAPT_EN VEDU_PME_SW_ADAPT_EN;
    volatile U_VEDU_PME_WINDOW_SIZE0_L0 VEDU_PME_WINDOW_SIZE0_L0;
    volatile U_VEDU_PME_WINDOW_SIZE0_L1 VEDU_PME_WINDOW_SIZE0_L1;
    volatile U_VEDU_PME_SKIP_PRE VEDU_PME_SKIP_PRE;
    volatile U_VEDU_PME_PBLK_PRE1 VEDU_PME_PBLK_PRE1;
    volatile U_VEDU_VCPI_PRE_JUDGE_COST_THR VEDU_VCPI_PRE_JUDGE_COST_THR;
    volatile U_VEDU_VCPI_IBLK_PRE_MV_THR VEDU_VCPI_IBLK_PRE_MV_THR;
    volatile U_VEDU_PME_IBLK_COST_THR VEDU_PME_IBLK_COST_THR;
    volatile U_VEDU_PME_TR_WEIGHTX VEDU_PME_TR_WEIGHTX;
    volatile U_VEDU_PME_TR_WEIGHTY VEDU_PME_TR_WEIGHTY;
    volatile U_VEDU_PME_SR_WEIGHT VEDU_PME_SR_WEIGHT;
    volatile U_VEDU_PME_INTRA_LOWPOW VEDU_PME_INTRA_LOWPOW;
    volatile U_VEDU_IME_FME_LPOW_THR VEDU_IME_FME_LPOW_THR;
    volatile U_VEDU_PME_SKIP_FLAG VEDU_PME_SKIP_FLAG;
    volatile U_VEDU_PME_PSW_LPW VEDU_PME_PSW_LPW;
    volatile U_VEDU_PME_PBLK_PRE2 VEDU_PME_PBLK_PRE2;
    volatile U_VEDU_IME_LAYER3TO2_THR VEDU_IME_LAYER3TO2_THR;
    volatile U_VEDU_IME_LAYER3TO2_THR1 VEDU_IME_LAYER3TO2_THR1;
    volatile U_VEDU_IME_LAYER3TO1_THR VEDU_IME_LAYER3TO1_THR;
    volatile U_VEDU_IME_LAYER3TO1_THR1 VEDU_IME_LAYER3TO1_THR1;
    volatile U_VEDU_FME_PU64_LWP VEDU_FME_PU64_LWP;
    volatile U_VEDU_MRG_FORCE_SKIP_EN VEDU_MRG_FORCE_SKIP_EN;
    volatile U_VEDU_INTRA_CFG VEDU_INTRA_CFG;
    volatile U_VEDU_INTRA_LOW_POW VEDU_INTRA_LOW_POW;
    volatile unsigned int VEDU_VCPI_TUNLCELL_ADDR_L;
    volatile unsigned int VEDU_VCPI_TUNLCELL_ADDR_H;
    volatile unsigned int VEDU_VCPI_SRC_YADDR_L;
    volatile unsigned int VEDU_VCPI_SRC_YADDR_H;
    volatile unsigned int VEDU_VCPI_SRC_EXT_YADDR_L;
    volatile unsigned int VEDU_VCPI_SRC_EXT_YADDR_H;
    volatile unsigned int VEDU_VCPI_SRC_CADDR_L;
    volatile unsigned int VEDU_VCPI_SRC_CADDR_H;
    volatile unsigned int VEDU_VCPI_SRC_EXT_CADDR_L;
    volatile unsigned int VEDU_VCPI_SRC_EXT_CADDR_H;
    volatile unsigned int VEDU_VCPI_SRC_VADDR_L;
    volatile unsigned int VEDU_VCPI_SRC_VADDR_H;
    volatile unsigned int VEDU_VCPI_YH_ADDR_L;
    volatile unsigned int VEDU_VCPI_YH_ADDR_H;
    volatile unsigned int VEDU_VCPI_CH_ADDR_L;
    volatile unsigned int VEDU_VCPI_CH_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFY_L0_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFY_L0_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFC_L0_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFC_L0_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFYH_L0_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFYH_L0_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFCH_L0_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFCH_L0_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFY_L1_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFY_L1_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFC_L1_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFC_L1_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFYH_L1_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFYH_L1_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFCH_L1_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFCH_L1_ADDR_H;
    volatile unsigned int VEDU_VCPI_REC_YADDR_L;
    volatile unsigned int VEDU_VCPI_REC_YADDR_H;
    volatile unsigned int VEDU_VCPI_REC_CADDR_L;
    volatile unsigned int VEDU_VCPI_REC_CADDR_H;
    volatile unsigned int VEDU_VCPI_REC_YH_ADDR_L;
    volatile unsigned int VEDU_VCPI_REC_YH_ADDR_H;
    volatile unsigned int VEDU_VCPI_REC_CH_ADDR_L;
    volatile unsigned int VEDU_VCPI_REC_CH_ADDR_H;
    volatile unsigned int VEDU_VCPI_PMELD_L0_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMELD_L0_ADDR_H;
    volatile unsigned int VEDU_VCPI_PMELD_L1_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMELD_L1_ADDR_H;
    volatile unsigned int VEDU_VCPI_PMEST_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMEST_ADDR_H;
    volatile unsigned int VEDU_VCPI_NBI_MVST_ADDR_L;
    volatile unsigned int VEDU_VCPI_NBI_MVST_ADDR_H;
    volatile unsigned int VEDU_VCPI_NBI_MVLD_ADDR_L;
    volatile unsigned int VEDU_VCPI_NBI_MVLD_ADDR_H;
    volatile unsigned int VEDU_VCPI_STRMADDR_L;
    volatile unsigned int VEDU_VCPI_STRMADDR_H;
    volatile unsigned int VEDU_VCPI_SWPTRADDR_L;
    volatile unsigned int VEDU_VCPI_SWPTRADDR_H;
    volatile unsigned int VEDU_VCPI_SRPTRADDR_L;
    volatile unsigned int VEDU_VCPI_SRPTRADDR_H;
    volatile unsigned int VEDU_VCPI_PMEINFO_ST_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMEINFO_ST_ADDR_H;
    volatile unsigned int VEDU_VCPI_PMEINFO_LD0_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMEINFO_LD0_ADDR_H;
    volatile unsigned int VEDU_VCPI_PMEINFO_LD1_ADDR_L;
    volatile unsigned int VEDU_VCPI_PMEINFO_LD1_ADDR_H;
    volatile unsigned int VEDU_VCPI_QPGLD_INF_ADDR_L;
    volatile unsigned int VEDU_VCPI_QPGLD_INF_ADDR_H;
    volatile unsigned int VEDU_LEFT_CELL_RADDR_L;
    volatile unsigned int VEDU_LEFT_CELL_RADDR_H;
    volatile unsigned int VEDU_TOP_CELL_RADDR_L;
    volatile unsigned int VEDU_TOP_CELL_RADDR_H;
    volatile unsigned int VEDU_CURR_CELL_WADDR_L;
    volatile unsigned int VEDU_CURR_CELL_WADDR_H;
    volatile unsigned int VEDU_TOPLEFT_CELL_RADDR_L;
    volatile unsigned int VEDU_TOPLEFT_CELL_RADDR_H;
    volatile unsigned int VEDU_BOT_RC_INFO_WADDR_L;
    volatile unsigned int VEDU_BOT_RC_INFO_WADDR_H;
    volatile unsigned int VEDU_RIGHT_RC_INFO_WADDR_L;
    volatile unsigned int VEDU_RIGHT_RC_INFO_WADDR_H;
    volatile unsigned int VEDU_RIGHT_BS_INFO_WADDR_L;
    volatile unsigned int VEDU_RIGHT_BS_INFO_WADDR_H;
    volatile unsigned int VEDU_LEFT_BS_INFO_RADDR_L;
    volatile unsigned int VEDU_LEFT_BS_INFO_RADDR_H;
    volatile unsigned int VEDU_BOT_TB_INFO_WADDR_L;
    volatile unsigned int VEDU_BOT_TB_INFO_WADDR_H;
    volatile unsigned int VEDU_RIGHT_TB_INFO_WADDR_L;
    volatile unsigned int VEDU_RIGHT_TB_INFO_WADDR_H;
    volatile unsigned int VEDU_BOTRIGHT_TB_INFO_WADDR_L;
    volatile unsigned int VEDU_BOTRIGHT_TB_INFO_WADDR_H;
    volatile unsigned int VEDU_TOP_RC_INFO_RADDR_L;
    volatile unsigned int VEDU_TOP_RC_INFO_RADDR_H;
    volatile unsigned int VEDU_LEFT_RC_INFO_RADDR_L;
    volatile unsigned int VEDU_LEFT_RC_INFO_RADDR_H;
    volatile unsigned int VEDU_TOP_TB_INFO_RADDR_L;
    volatile unsigned int VEDU_TOP_TB_INFO_RADDR_H;
    volatile unsigned int VEDU_LEFT_TB_INFO_RADDR_L;
    volatile unsigned int VEDU_LEFT_TB_INFO_RADDR_H;
    volatile unsigned int VEDU_TOPLEFT_TB_INFO_RADDR_L;
    volatile unsigned int VEDU_TOPLEFT_TB_INFO_RADDR_H;
    volatile unsigned int VEDU_PPFD_ST_ADDR0_L;
    volatile unsigned int VEDU_PPFD_ST_ADDR0_H;
    volatile unsigned int VEDU_SKIPWEIGHT_LD_ADDR_L;
    volatile unsigned int VEDU_SKIPWEIGHT_LD_ADDR_H;
    volatile U_VEDU_SAO_SSD_AREA0_START VEDU_SAO_SSD_AREA0_START;
    volatile U_VEDU_SAO_SSD_AREA0_END VEDU_SAO_SSD_AREA0_END;
    volatile U_VEDU_SAO_SSD_AREA1_START VEDU_SAO_SSD_AREA1_START;
    volatile U_VEDU_SAO_SSD_AREA1_END VEDU_SAO_SSD_AREA1_END;
    volatile U_VEDU_SAO_SSD_AREA2_START VEDU_SAO_SSD_AREA2_START;
    volatile U_VEDU_SAO_SSD_AREA2_END VEDU_SAO_SSD_AREA2_END;
    volatile U_VEDU_SAO_SSD_AREA3_START VEDU_SAO_SSD_AREA3_START;
    volatile U_VEDU_SAO_SSD_AREA3_END VEDU_SAO_SSD_AREA3_END;
    volatile U_VEDU_SAO_SSD_AREA4_START VEDU_SAO_SSD_AREA4_START;
    volatile U_VEDU_SAO_SSD_AREA4_END VEDU_SAO_SSD_AREA4_END;
    volatile U_VEDU_SAO_SSD_AREA5_START VEDU_SAO_SSD_AREA5_START;
    volatile U_VEDU_SAO_SSD_AREA5_END VEDU_SAO_SSD_AREA5_END;
    volatile U_VEDU_SAO_SSD_AREA6_START VEDU_SAO_SSD_AREA6_START;
    volatile U_VEDU_SAO_SSD_AREA6_END VEDU_SAO_SSD_AREA6_END;
    volatile U_VEDU_SAO_SSD_AREA7_START VEDU_SAO_SSD_AREA7_START;
    volatile U_VEDU_SAO_SSD_AREA7_END VEDU_SAO_SSD_AREA7_END;
    volatile U_VEDU_VCPI_STRIDE VEDU_VCPI_STRIDE;
    volatile U_VEDU_VCPI_EXT_STRIDE VEDU_VCPI_EXT_STRIDE;
    volatile U_VEDU_VCPI_REF_L0_STRIDE VEDU_VCPI_REF_L0_STRIDE;
    volatile U_VEDU_VCPI_REF_L1_STRIDE VEDU_VCPI_REF_L1_STRIDE;
    volatile U_VEDU_VCPI_REC_STRIDE VEDU_VCPI_REC_STRIDE;
    volatile unsigned int VEDU_VCPI_PMEST_STRIDE;
    volatile unsigned int VEDU_VCPI_PMELD_STRIDE;
    volatile U_VEDU_VCPI_REC_HEADER_STRIDE VEDU_VCPI_REC_HEADER_STRIDE;
    volatile U_VEDU_VCPI_REF_L0_HEADER_STRIDE VEDU_VCPI_REF_L0_HEADER_STRIDE;
    volatile U_VEDU_ME_ET_THR VEDU_ME_ET_THR;
    volatile U_VEDU_ME_ET_THR_ME_STAT VEDU_ME_ET_THR_ME_STAT;
    volatile U_VEDU_IME_REF_BUF_WORD_NUM VEDU_IME_REF_BUF_WORD_NUM;
    volatile U_VEDU_IME_INTERPOLATION_FLAG VEDU_IME_INTERPOLATION_FLAG;
    volatile U_VEDU_ME_MAX_REGION VEDU_ME_MAX_REGION;
    volatile U_VEDU_ME_ADD1_RANDOM_POINT_LIST VEDU_ME_ADD1_RANDOM_POINT_LIST;
    volatile U_VEDU_ME_ADD2_RANDOM_POINT_LIST VEDU_ME_ADD2_RANDOM_POINT_LIST;
    volatile U_VEDU_ME_ADD3_RANDOM_POINT_LIST0 VEDU_ME_ADD3_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD3_RANDOM_POINT_LIST1 VEDU_ME_ADD3_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD4_RANDOM_POINT_LIST0 VEDU_ME_ADD4_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD4_RANDOM_POINT_LIST1 VEDU_ME_ADD4_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD5_RANDOM_POINT_LIST0 VEDU_ME_ADD5_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD5_RANDOM_POINT_LIST1 VEDU_ME_ADD5_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD5_RANDOM_POINT_LIST2 VEDU_ME_ADD5_RANDOM_POINT_LIST2;
    volatile U_VEDU_ME_ADD6_RANDOM_POINT_LIST0 VEDU_ME_ADD6_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD6_RANDOM_POINT_LIST1 VEDU_ME_ADD6_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD6_RANDOM_POINT_LIST2 VEDU_ME_ADD6_RANDOM_POINT_LIST2;
    volatile U_VEDU_ME_ADD7_RANDOM_POINT_LIST0 VEDU_ME_ADD7_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD7_RANDOM_POINT_LIST1 VEDU_ME_ADD7_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD7_RANDOM_POINT_LIST2 VEDU_ME_ADD7_RANDOM_POINT_LIST2;
    volatile U_VEDU_ME_ADD7_RANDOM_POINT_LIST3 VEDU_ME_ADD7_RANDOM_POINT_LIST3;
    volatile U_VEDU_ME_ADD8_RANDOM_POINT_LIST0 VEDU_ME_ADD8_RANDOM_POINT_LIST0;
    volatile U_VEDU_ME_ADD8_RANDOM_POINT_LIST1 VEDU_ME_ADD8_RANDOM_POINT_LIST1;
    volatile U_VEDU_ME_ADD8_RANDOM_POINT_LIST2 VEDU_ME_ADD8_RANDOM_POINT_LIST2;
    volatile U_VEDU_ME_ADD8_RANDOM_POINT_LIST3 VEDU_ME_ADD8_RANDOM_POINT_LIST3;
    volatile unsigned int VEDU_ME_TMV_SCALE;
    volatile U_VEDU_ME_TMV_EN VEDU_ME_TMV_EN;
    volatile unsigned int VEDU_CABAC_NAL_UNIT_HEADL;
    volatile U_VEDU_GHDR_CTRL VEDU_GHDR_CTRL;
    volatile U_VEDU_GHDR_DEGAMMA_CTRL VEDU_GHDR_DEGAMMA_CTRL;
    volatile U_VEDU_GHDR_DEGAMMA_STEP VEDU_GHDR_DEGAMMA_STEP;
    volatile U_VEDU_GHDR_DEGAMMA_POS1 VEDU_GHDR_DEGAMMA_POS1;
    volatile U_VEDU_GHDR_DEGAMMA_POS2 VEDU_GHDR_DEGAMMA_POS2;
    volatile U_VEDU_GHDR_DEGAMMA_NUM VEDU_GHDR_DEGAMMA_NUM;
    volatile U_VEDU_GHDR_GAMUT_CTRL VEDU_GHDR_GAMUT_CTRL;
    volatile U_VEDU_GHDR_GAMUT_COEF00 VEDU_GHDR_GAMUT_COEF00;
    volatile U_VEDU_GHDR_GAMUT_COEF01 VEDU_GHDR_GAMUT_COEF01;
    volatile U_VEDU_GHDR_GAMUT_COEF02 VEDU_GHDR_GAMUT_COEF02;
    volatile U_VEDU_GHDR_GAMUT_COEF10 VEDU_GHDR_GAMUT_COEF10;
    volatile U_VEDU_GHDR_GAMUT_COEF11 VEDU_GHDR_GAMUT_COEF11;
    volatile U_VEDU_GHDR_GAMUT_COEF12 VEDU_GHDR_GAMUT_COEF12;
    volatile U_VEDU_GHDR_GAMUT_COEF20 VEDU_GHDR_GAMUT_COEF20;
    volatile U_VEDU_GHDR_GAMUT_COEF21 VEDU_GHDR_GAMUT_COEF21;
    volatile U_VEDU_GHDR_GAMUT_COEF22 VEDU_GHDR_GAMUT_COEF22;
    volatile U_VEDU_GHDR_GAMUT_SCALE VEDU_GHDR_GAMUT_SCALE;
    volatile U_VEDU_GHDR_GAMUT_CLIP_MIN VEDU_GHDR_GAMUT_CLIP_MIN;
    volatile U_VEDU_GHDR_GAMUT_CLIP_MAX VEDU_GHDR_GAMUT_CLIP_MAX;
    volatile U_VEDU_GHDR_TONEMAP_CTRL VEDU_GHDR_TONEMAP_CTRL;
    volatile U_VEDU_GHDR_TONEMAP_REN VEDU_GHDR_TONEMAP_REN;
    volatile U_VEDU_GHDR_TONEMAP_STEP VEDU_GHDR_TONEMAP_STEP;
    volatile U_VEDU_GHDR_TONEMAP_POS1 VEDU_GHDR_TONEMAP_POS1;
    volatile U_VEDU_GHDR_TONEMAP_POS2 VEDU_GHDR_TONEMAP_POS2;
    volatile U_VEDU_GHDR_TONEMAP_POS3 VEDU_GHDR_TONEMAP_POS3;
    volatile U_VEDU_GHDR_TONEMAP_POS4 VEDU_GHDR_TONEMAP_POS4;
    volatile U_VEDU_GHDR_TONEMAP_NUM VEDU_GHDR_TONEMAP_NUM;
    volatile U_VEDU_GHDR_TONEMAP_LUMA_COEF0 VEDU_GHDR_TONEMAP_LUMA_COEF0;
    volatile U_VEDU_GHDR_TONEMAP_LUMA_COEF1 VEDU_GHDR_TONEMAP_LUMA_COEF1;
    volatile U_VEDU_GHDR_TONEMAP_LUMA_COEF2 VEDU_GHDR_TONEMAP_LUMA_COEF2;
    volatile U_VEDU_GHDR_TONEMAP_LUMA_SCALE VEDU_GHDR_TONEMAP_LUMA_SCALE;
    volatile U_VEDU_GHDR_TONEMAP_COEF_SCALE VEDU_GHDR_TONEMAP_COEF_SCALE;
    volatile U_VEDU_GHDR_TONEMAP_OUT_CLIP_MIN VEDU_GHDR_TONEMAP_OUT_CLIP_MIN;
    volatile U_VEDU_GHDR_TONEMAP_OUT_CLIP_MAX VEDU_GHDR_TONEMAP_OUT_CLIP_MAX;
    volatile U_VEDU_GHDR_GAMMA_CTRL VEDU_GHDR_GAMMA_CTRL;
    volatile U_VEDU_GHDR_GAMMA_REN VEDU_GHDR_GAMMA_REN;
    volatile U_VEDU_GHDR_GAMMA_STEP1 VEDU_GHDR_GAMMA_STEP1;
    volatile U_VEDU_GHDR_GAMMA_STEP2 VEDU_GHDR_GAMMA_STEP2;
    volatile U_VEDU_GHDR_GAMMA_POS1 VEDU_GHDR_GAMMA_POS1;
    volatile U_VEDU_GHDR_GAMMA_POS2 VEDU_GHDR_GAMMA_POS2;
    volatile U_VEDU_GHDR_GAMMA_POS3 VEDU_GHDR_GAMMA_POS3;
    volatile U_VEDU_GHDR_GAMMA_POS4 VEDU_GHDR_GAMMA_POS4;
    volatile U_VEDU_GHDR_GAMMA_NUM1 VEDU_GHDR_GAMMA_NUM1;
    volatile U_VEDU_GHDR_GAMMA_NUM2 VEDU_GHDR_GAMMA_NUM2;
    volatile U_VEDU_GHDR_DITHER_CTRL VEDU_GHDR_DITHER_CTRL;
    volatile U_VEDU_GHDR_DITHER_THR VEDU_GHDR_DITHER_THR;
    volatile U_VEDU_GHDR_DITHER_SED_Y0 VEDU_GHDR_DITHER_SED_Y0;
    volatile U_VEDU_GHDR_DITHER_SED_U0 VEDU_GHDR_DITHER_SED_U0;
    volatile U_VEDU_GHDR_DITHER_SED_V0 VEDU_GHDR_DITHER_SED_V0;
    volatile U_VEDU_GHDR_DITHER_SED_W0 VEDU_GHDR_DITHER_SED_W0;
    volatile U_VEDU_GHDR_DITHER_SED_Y1 VEDU_GHDR_DITHER_SED_Y1;
    volatile U_VEDU_GHDR_DITHER_SED_U1 VEDU_GHDR_DITHER_SED_U1;
    volatile U_VEDU_GHDR_DITHER_SED_V1 VEDU_GHDR_DITHER_SED_V1;
    volatile U_VEDU_GHDR_DITHER_SED_W1 VEDU_GHDR_DITHER_SED_W1;
    volatile U_VEDU_HIHDR_G_RGB2YUV_CTRL VEDU_HIHDR_G_RGB2YUV_CTRL;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF0 VEDU_HIHDR_G_RGB2YUV_COEF0;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF1 VEDU_HIHDR_G_RGB2YUV_COEF1;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF2 VEDU_HIHDR_G_RGB2YUV_COEF2;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF3 VEDU_HIHDR_G_RGB2YUV_COEF3;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF4 VEDU_HIHDR_G_RGB2YUV_COEF4;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF5 VEDU_HIHDR_G_RGB2YUV_COEF5;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF6 VEDU_HIHDR_G_RGB2YUV_COEF6;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF7 VEDU_HIHDR_G_RGB2YUV_COEF7;
    volatile U_VEDU_HIHDR_G_RGB2YUV_COEF8 VEDU_HIHDR_G_RGB2YUV_COEF8;
    volatile U_VEDU_HIHDR_G_RGB2YUV_SCALE2P VEDU_HIHDR_G_RGB2YUV_SCALE2P;
    volatile U_VEDU_HIHDR_G_RGB2YUV_IDC0 VEDU_HIHDR_G_RGB2YUV_IDC0;
    volatile U_VEDU_HIHDR_G_RGB2YUV_IDC1 VEDU_HIHDR_G_RGB2YUV_IDC1;
    volatile U_VEDU_HIHDR_G_RGB2YUV_IDC2 VEDU_HIHDR_G_RGB2YUV_IDC2;
    volatile U_VEDU_HIHDR_G_RGB2YUV_ODC0 VEDU_HIHDR_G_RGB2YUV_ODC0;
    volatile U_VEDU_HIHDR_G_RGB2YUV_ODC1 VEDU_HIHDR_G_RGB2YUV_ODC1;
    volatile U_VEDU_HIHDR_G_RGB2YUV_ODC2 VEDU_HIHDR_G_RGB2YUV_ODC2;
    volatile U_VEDU_HIHDR_G_RGB2YUV_MIN VEDU_HIHDR_G_RGB2YUV_MIN;
    volatile U_VEDU_HIHDR_G_RGB2YUV_MAX VEDU_HIHDR_G_RGB2YUV_MAX;
    volatile unsigned int VEDU_VCPI_REFY_DOWNBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFY_DOWNBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFYH_DOWNBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFYH_DOWNBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFC_DOWNBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFC_DOWNBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFCH_DOWNBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFCH_DOWNBOUNDARY_ADDR_H;
    volatile U_VEDU_VCPI_REF_DOWNBOUNDARY_STRIDE VEDU_VCPI_REF_DOWNBOUNDARY_STRIDE;
    volatile U_VEDU_VCPI_REF_DOWNBOUNDARY_HEADER_STRIDE VEDU_VCPI_REF_DOWNBOUNDARY_HEADER_STRIDE;
    volatile unsigned int VEDU_RESERVED_18[11];
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG80 VEDU_QPG_QP_LAMBDA_CTRL_REG80;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG81 VEDU_QPG_QP_LAMBDA_CTRL_REG81;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG82 VEDU_QPG_QP_LAMBDA_CTRL_REG82;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG83 VEDU_QPG_QP_LAMBDA_CTRL_REG83;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG84 VEDU_QPG_QP_LAMBDA_CTRL_REG84;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG85 VEDU_QPG_QP_LAMBDA_CTRL_REG85;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG86 VEDU_QPG_QP_LAMBDA_CTRL_REG86;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG87 VEDU_QPG_QP_LAMBDA_CTRL_REG87;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG88 VEDU_QPG_QP_LAMBDA_CTRL_REG88;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG89 VEDU_QPG_QP_LAMBDA_CTRL_REG89;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG90 VEDU_QPG_QP_LAMBDA_CTRL_REG90;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG91 VEDU_QPG_QP_LAMBDA_CTRL_REG91;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG92 VEDU_QPG_QP_LAMBDA_CTRL_REG92;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG93 VEDU_QPG_QP_LAMBDA_CTRL_REG93;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG94 VEDU_QPG_QP_LAMBDA_CTRL_REG94;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG95 VEDU_QPG_QP_LAMBDA_CTRL_REG95;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG96 VEDU_QPG_QP_LAMBDA_CTRL_REG96;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG97 VEDU_QPG_QP_LAMBDA_CTRL_REG97;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG98 VEDU_QPG_QP_LAMBDA_CTRL_REG98;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG99 VEDU_QPG_QP_LAMBDA_CTRL_REG99;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG100 VEDU_QPG_QP_LAMBDA_CTRL_REG100;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG101 VEDU_QPG_QP_LAMBDA_CTRL_REG101;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG102 VEDU_QPG_QP_LAMBDA_CTRL_REG102;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG103 VEDU_QPG_QP_LAMBDA_CTRL_REG103;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG104 VEDU_QPG_QP_LAMBDA_CTRL_REG104;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG105 VEDU_QPG_QP_LAMBDA_CTRL_REG105;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG106 VEDU_QPG_QP_LAMBDA_CTRL_REG106;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG107 VEDU_QPG_QP_LAMBDA_CTRL_REG107;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG108 VEDU_QPG_QP_LAMBDA_CTRL_REG108;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG109 VEDU_QPG_QP_LAMBDA_CTRL_REG109;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG110 VEDU_QPG_QP_LAMBDA_CTRL_REG110;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG111 VEDU_QPG_QP_LAMBDA_CTRL_REG111;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG112 VEDU_QPG_QP_LAMBDA_CTRL_REG112;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG113 VEDU_QPG_QP_LAMBDA_CTRL_REG113;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG114 VEDU_QPG_QP_LAMBDA_CTRL_REG114;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG115 VEDU_QPG_QP_LAMBDA_CTRL_REG115;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG116 VEDU_QPG_QP_LAMBDA_CTRL_REG116;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG117 VEDU_QPG_QP_LAMBDA_CTRL_REG117;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG118 VEDU_QPG_QP_LAMBDA_CTRL_REG118;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG119 VEDU_QPG_QP_LAMBDA_CTRL_REG119;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG120 VEDU_QPG_QP_LAMBDA_CTRL_REG120;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG121 VEDU_QPG_QP_LAMBDA_CTRL_REG121;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG122 VEDU_QPG_QP_LAMBDA_CTRL_REG122;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG123 VEDU_QPG_QP_LAMBDA_CTRL_REG123;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG124 VEDU_QPG_QP_LAMBDA_CTRL_REG124;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG125 VEDU_QPG_QP_LAMBDA_CTRL_REG125;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG126 VEDU_QPG_QP_LAMBDA_CTRL_REG126;
    volatile U_VEDU_QPG_QP_LAMBDA_CTRL_REG127 VEDU_QPG_QP_LAMBDA_CTRL_REG127;
    volatile U_VEDU_VCPI_LUMA_START_ROWNUM VEDU_VCPI_LUMA_START_ROWNUM;
    volatile U_VEDU_VCPI_CURLD_START_SLICENUM VEDU_VCPI_CURLD_START_SLICENUM;
    volatile U_VEDU_VCPI_REFLD_BOUNDARY_MOD VEDU_VCPI_REFLD_BOUNDARY_MOD;
    volatile unsigned int VEDU_VCPI_REFY_UPBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFY_UPBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFYH_UPBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFYH_UPBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFC_UPBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFC_UPBOUNDARY_ADDR_H;
    volatile unsigned int VEDU_VCPI_REFCH_UPBOUNDARY_ADDR_L;
    volatile unsigned int VEDU_VCPI_REFCH_UPBOUNDARY_ADDR_H;
    volatile U_VEDU_VCPI_REF_UPBOUNDARY_STRIDE VEDU_VCPI_REF_UPBOUNDARY_STRIDE;
    volatile U_VEDU_VCPI_REF_UPBOUNFARY_HEADER_STRIDE VEDU_VCPI_REF_UPBOUNFARY_HEADER_STRIDE;
    volatile U_VEDU_VCPI_PRIVATE_SLCHDR_PART0 VEDU_VCPI_PRIVATE_SLCHDR_PART0;
    volatile unsigned int VEDU_VCPI_PRIVATE_SLCHDR_PART1;
    volatile U_VEDU_VCPI_LOWLATENCY_SLICE_INTEN VEDU_VCPI_LOWLATENCY_SLICE_INTEN;
    volatile unsigned int VEDU_VCPI_STRMADDR_L_NEW[16];
    volatile unsigned int VEDU_VCPI_STRMADDR_H_NEW[16];
    volatile unsigned int VEDU_VCPI_STRMBUFLEN_NEW[16];
    volatile unsigned int VEDU_VCPI_SLCINFOADDR_L_NEW;
    volatile unsigned int VEDU_VCPI_SLCINFOADDR_H_NEW;
    volatile U_VEDU_VCTRL_INTRAPU4_REFRESH_START VEDU_VCTRL_INTRAPU4_REFRESH_START;
    volatile U_VEDU_VCTRL_INTRAPU4_REFRESH_END VEDU_VCTRL_INTRAPU4_REFRESH_END;
    volatile U_VEDU_VCPI_CMDLST_GRP_NUM VEDU_VCPI_CMDLST_GRP_NUM;
    volatile U_VEDU_VCPI_CMDLST_SOFT_FINISH_NUM VEDU_VCPI_CMDLST_SOFT_FINISH_NUM;
    volatile U_VEDU_VCPI_FORCE_ZEROMV VEDU_VCPI_FORCE_ZEROMV;
    volatile U_VEDU_VCPI_FORCE_INTRAPU32_NUM VEDU_VCPI_FORCE_INTRAPU32_NUM;
    volatile unsigned int VEDU_VCPI_VLCST_RAL;
    volatile unsigned int VEDU_VCPI_VLCST_SAL;
    volatile U_VEDU_VCPI_VLCST_RAH_SAH VEDU_VCPI_VLCST_RAH_SAH;
    volatile U_VEDU_VCPI_PACKET_INFO VEDU_VCPI_PACKET_INFO;
    volatile U_VEDU_SECURE_SET VEDU_SECURE_SET;
    volatile U_FUNC_VCPI_INTSTAT FUNC_VCPI_INTSTAT;
    volatile U_FUNC_VCPI_RAWINT FUNC_VCPI_RAWINT;
    volatile unsigned int FUNC_VCPI_VEDU_TIMER;
    volatile unsigned int FUNC_VCPI_IDLE_TIMER;
    volatile U_FUNC_VCPI_BUS_IDLE_FLAG FUNC_VCPI_BUS_IDLE_FLAG;
    volatile U_FUNC_PME_MADI_SUM FUNC_PME_MADI_SUM;
    volatile U_FUNC_PME_MADP_SUM FUNC_PME_MADP_SUM;
    volatile U_FUNC_PME_MADI_NUM FUNC_PME_MADI_NUM;
    volatile U_FUNC_PME_MADP_NUM FUNC_PME_MADP_NUM;
    volatile U_FUNC_PME_LARGE_SAD_SUM FUNC_PME_LARGE_SAD_SUM;
    volatile U_FUNC_PME_LOW_LUMA_SUM FUNC_PME_LOW_LUMA_SUM;
    volatile U_FUNC_PME_CHROMA_SCENE_SUM FUNC_PME_CHROMA_SCENE_SUM;
    volatile U_FUNC_PME_MOVE_SCENE_SUM FUNC_PME_MOVE_SCENE_SUM;
    volatile U_FUNC_PME_SKIN_REGION_SUM FUNC_PME_SKIN_REGION_SUM;
    volatile U_FUNC_BGSTR_BLOCK_COUNT FUNC_BGSTR_BLOCK_COUNT;
    volatile U_FUNC_BGSTR_FRAME_BGM_DIST FUNC_BGSTR_FRAME_BGM_DIST;
    volatile unsigned int FUNC_PMV_MV0_COUNT;
    volatile unsigned int FUNC_PMV_MV1_COUNT;
    volatile unsigned int FUNC_PMV_MV2_COUNT;
    volatile unsigned int FUNC_PMV_MV3_COUNT;
    volatile unsigned int FUNC_PMV_MV4_COUNT;
    volatile unsigned int FUNC_PMV_MV5_COUNT;
    volatile unsigned int FUNC_PMV_MV6_COUNT;
    volatile unsigned int FUNC_PMV_MV7_COUNT;
    volatile unsigned int FUNC_PMV_MV8_COUNT;
    volatile unsigned int FUNC_PMV_MV9_COUNT;
    volatile unsigned int FUNC_PMV_MV10_COUNT;
    volatile unsigned int FUNC_PMV_MV11_COUNT;
    volatile unsigned int FUNC_PMV_MV12_COUNT;
    volatile unsigned int FUNC_PMV_MV13_COUNT;
    volatile unsigned int FUNC_PMV_MV14_COUNT;
    volatile unsigned int FUNC_PMV_MV15_COUNT;
    volatile unsigned int FUNC_PMV_MV16_COUNT;
    volatile unsigned int FUNC_PMV_MV17_COUNT;
    volatile unsigned int FUNC_PMV_MV18_COUNT;
    volatile unsigned int FUNC_PMV_MV19_COUNT;
    volatile unsigned int FUNC_PMV_MV20_COUNT;
    volatile unsigned int FUNC_PMV_MV21_COUNT;
    volatile unsigned int FUNC_PMV_MV22_COUNT;
    volatile unsigned int FUNC_CABAC_PIC_STRMSIZE;
    volatile unsigned int FUNC_CABAC_BIN_NUM;
    volatile unsigned int FUNC_CABAC_RES_BIN_NUM;
    volatile unsigned int FUNC_CABAC_HDR_BIN_NUM;
    volatile unsigned int FUNC_CABAC_MOVE_SCENE_BITS;
    volatile unsigned int FUNC_CABAC_STREDGE_MOVE_BITS;
    volatile unsigned int FUNC_CABAC_SKIN_BITS;
    volatile unsigned int FUNC_CABAC_LOWLUMA_BITS;
    volatile unsigned int FUNC_CABAC_CHROMAPROT_BITS;
    volatile unsigned int FUNC_VLC_CABAC_HRD_BITS;
    volatile unsigned int FUNC_VLC_CABAC_RES_BITS;
    volatile unsigned int FUNC_VLC_CAVLC_HRD_BITS;
    volatile unsigned int FUNC_VLC_CAVLC_RES_BITS;
    volatile unsigned int FUNC_VLC_PIC_STRMSIZE;
    volatile unsigned int FUNC_VLCST_SLC_LEN_CNT;
    volatile unsigned int FUNC_VLCST_WPTR;
    volatile unsigned int FUNC_VLCST_RPTR;
    volatile unsigned int FUNC_VLCST_STRM_LEN_CNT;
    volatile U_FUNC_VLCST_DSRPTR00 FUNC_VLCST_DSRPTR00[16];
    volatile U_FUNC_VLCST_DSRPTR01 FUNC_VLCST_DSRPTR01[16];
    volatile U_FUNC_SEL_OPT_8X8_CNT FUNC_SEL_OPT_8X8_CNT;
    volatile U_FUNC_SEL_INTRA_OPT_8X8_CNT FUNC_SEL_INTRA_OPT_8X8_CNT;
    volatile unsigned int FUNC_SEL_INTRA_NORMAL_OPT_8X8_CNT;
    volatile U_FUNC_SEL_INTRA_PCM_OPT_8X8_CNT FUNC_SEL_INTRA_PCM_OPT_8X8_CNT;
    volatile U_FUNC_SEL_INTER_OPT_8X8_CNT FUNC_SEL_INTER_OPT_8X8_CNT;
    volatile U_FUNC_SEL_INTER_FME_OPT_8X8_CNT FUNC_SEL_INTER_FME_OPT_8X8_CNT;
    volatile U_FUNC_SELINTER_MERGE_OPT_8X8_CNT FUNC_SELINTER_MERGE_OPT_8X8_CNT;
    volatile U_FUNC_SEL_INTER_SKIP_OPT_8X8_CNT FUNC_SEL_INTER_SKIP_OPT_8X8_CNT;
    volatile U_FUNC_SEL_OPT_16X16_CNT FUNC_SEL_OPT_16X16_CNT;
    volatile U_FUNC_SEL_INTRA_OPT_16X16_CNT FUNC_SEL_INTRA_OPT_16X16_CNT;
    volatile U_FUNC_SEL_OPT_4X4_CNT FUNC_SEL_OPT_4X4_CNT;
    volatile U_FUNC_SEL_INTER_OPT_16X16_CNT FUNC_SEL_INTER_OPT_16X16_CNT;
    volatile U_FUNC_SEL_INTER_FME_OPT_16X16_CNT FUNC_SEL_INTER_FME_OPT_16X16_CNT;
    volatile U_FUNC_SEL_INTER_MERGE_OPT_16X16_CNT FUNC_SEL_INTER_MERGE_OPT_16X16_CNT;
    volatile U_FUNC_SEL_INTER_SKIP_OPT_16X16_CNT FUNC_SEL_INTER_SKIP_OPT_16X16_CNT;
    volatile U_FUNC_SEL_OPT_32X32_CNT FUNC_SEL_OPT_32X32_CNT;
    volatile U_FUNC_SEL_INTRA_OPT_32X32_CNT FUNC_SEL_INTRA_OPT_32X32_CNT;
    volatile U_FUNC_SEL_INTER_OPT_32X32_CNT FUNC_SEL_INTER_OPT_32X32_CNT;
    volatile U_FUNC_SEL_INTER_FME_OPT_32X32_CNT FUNC_SEL_INTER_FME_OPT_32X32_CNT;
    volatile U_FUNC_SEL_INTER_MERGE_OPT_32X32_CNT FUNC_SEL_INTER_MERGE_OPT_32X32_CNT;
    volatile U_FUNC_SEL_INTER_SKIP_OPT_32X32_CNT FUNC_SEL_INTER_SKIP_OPT_32X32_CNT;
    volatile U_FUNC_SEL_OPT_64X64_CNT FUNC_SEL_OPT_64X64_CNT;
    volatile U_FUNC_SEL_INTER_FME_OPT_64X64_CNT FUNC_SEL_INTER_FME_OPT_64X64_CNT;
    volatile U_FUNC_SEL_INTER_MERGE_OPT_64X64_CNT FUNC_SEL_INTER_MERGE_OPT_64X64_CNT;
    volatile U_FUNC_SEL_INTER_SKIP_OPT_64X64_CNT FUNC_SEL_INTER_SKIP_OPT_64X64_CNT;
    volatile U_FUNC_SEL_TOTAL_LUMA_QP FUNC_SEL_TOTAL_LUMA_QP;
    volatile U_FUNC_SEL_MAX_MIN_LUMA_QP FUNC_SEL_MAX_MIN_LUMA_QP;
    volatile U_FUNC_SEL_LUMA_QP0_CNT FUNC_SEL_LUMA_QP0_CNT;
    volatile U_FUNC_SEL_LUMA_QP1_CNT FUNC_SEL_LUMA_QP1_CNT;
    volatile U_FUNC_SEL_LUMA_QP2_CNT FUNC_SEL_LUMA_QP2_CNT;
    volatile U_FUNC_SEL_LUMA_QP3_CNT FUNC_SEL_LUMA_QP3_CNT;
    volatile U_FUNC_SEL_LUMA_QP4_CNT FUNC_SEL_LUMA_QP4_CNT;
    volatile U_FUNC_SEL_LUMA_QP5_CNT FUNC_SEL_LUMA_QP5_CNT;
    volatile U_FUNC_SEL_LUMA_QP6_CNT FUNC_SEL_LUMA_QP6_CNT;
    volatile U_FUNC_SEL_LUMA_QP7_CNT FUNC_SEL_LUMA_QP7_CNT;
    volatile U_FUNC_SEL_LUMA_QP8_CNT FUNC_SEL_LUMA_QP8_CNT;
    volatile U_FUNC_SEL_LUMA_QP9_CNT FUNC_SEL_LUMA_QP9_CNT;
    volatile U_FUNC_SEL_LUMA_QP10_CNT FUNC_SEL_LUMA_QP10_CNT;
    volatile U_FUNC_SEL_LUMA_QP11_CNT FUNC_SEL_LUMA_QP11_CNT;
    volatile U_FUNC_SEL_LUMA_QP12_CNT FUNC_SEL_LUMA_QP12_CNT;
    volatile U_FUNC_SEL_LUMA_QP13_CNT FUNC_SEL_LUMA_QP13_CNT;
    volatile U_FUNC_SEL_LUMA_QP14_CNT FUNC_SEL_LUMA_QP14_CNT;
    volatile U_FUNC_SEL_LUMA_QP15_CNT FUNC_SEL_LUMA_QP15_CNT;
    volatile U_FUNC_SEL_LUMA_QP16_CNT FUNC_SEL_LUMA_QP16_CNT;
    volatile U_FUNC_SEL_LUMA_QP17_CNT FUNC_SEL_LUMA_QP17_CNT;
    volatile U_FUNC_SEL_LUMA_QP18_CNT FUNC_SEL_LUMA_QP18_CNT;
    volatile U_FUNC_SEL_LUMA_QP19_CNT FUNC_SEL_LUMA_QP19_CNT;
    volatile U_FUNC_SEL_LUMA_QP20_CNT FUNC_SEL_LUMA_QP20_CNT;
    volatile U_FUNC_SEL_LUMA_QP21_CNT FUNC_SEL_LUMA_QP21_CNT;
    volatile U_FUNC_SEL_LUMA_QP22_CNT FUNC_SEL_LUMA_QP22_CNT;
    volatile U_FUNC_SEL_LUMA_QP23_CNT FUNC_SEL_LUMA_QP23_CNT;
    volatile U_FUNC_SEL_LUMA_QP24_CNT FUNC_SEL_LUMA_QP24_CNT;
    volatile U_FUNC_SEL_LUMA_QP25_CNT FUNC_SEL_LUMA_QP25_CNT;
    volatile U_FUNC_SEL_LUMA_QP26_CNT FUNC_SEL_LUMA_QP26_CNT;
    volatile U_FUNC_SEL_LUMA_QP27_CNT FUNC_SEL_LUMA_QP27_CNT;
    volatile U_FUNC_SEL_LUMA_QP28_CNT FUNC_SEL_LUMA_QP28_CNT;
    volatile U_FUNC_SEL_LUMA_QP29_CNT FUNC_SEL_LUMA_QP29_CNT;
    volatile U_FUNC_SEL_LUMA_QP30_CNT FUNC_SEL_LUMA_QP30_CNT;
    volatile U_FUNC_SEL_LUMA_QP31_CNT FUNC_SEL_LUMA_QP31_CNT;
    volatile U_FUNC_SEL_LUMA_QP32_CNT FUNC_SEL_LUMA_QP32_CNT;
    volatile U_FUNC_SEL_LUMA_QP33_CNT FUNC_SEL_LUMA_QP33_CNT;
    volatile U_FUNC_SEL_LUMA_QP34_CNT FUNC_SEL_LUMA_QP34_CNT;
    volatile U_FUNC_SEL_LUMA_QP35_CNT FUNC_SEL_LUMA_QP35_CNT;
    volatile U_FUNC_SEL_LUMA_QP36_CNT FUNC_SEL_LUMA_QP36_CNT;
    volatile U_FUNC_SEL_LUMA_QP37_CNT FUNC_SEL_LUMA_QP37_CNT;
    volatile U_FUNC_SEL_LUMA_QP38_CNT FUNC_SEL_LUMA_QP38_CNT;
    volatile U_FUNC_SEL_LUMA_QP39_CNT FUNC_SEL_LUMA_QP39_CNT;
    volatile U_FUNC_SEL_LUMA_QP40_CNT FUNC_SEL_LUMA_QP40_CNT;
    volatile U_FUNC_SEL_LUMA_QP41_CNT FUNC_SEL_LUMA_QP41_CNT;
    volatile U_FUNC_SEL_LUMA_QP42_CNT FUNC_SEL_LUMA_QP42_CNT;
    volatile U_FUNC_SEL_LUMA_QP43_CNT FUNC_SEL_LUMA_QP43_CNT;
    volatile U_FUNC_SEL_LUMA_QP44_CNT FUNC_SEL_LUMA_QP44_CNT;
    volatile U_FUNC_SEL_LUMA_QP45_CNT FUNC_SEL_LUMA_QP45_CNT;
    volatile U_FUNC_SEL_LUMA_QP46_CNT FUNC_SEL_LUMA_QP46_CNT;
    volatile U_FUNC_SEL_LUMA_QP47_CNT FUNC_SEL_LUMA_QP47_CNT;
    volatile U_FUNC_SEL_LUMA_QP48_CNT FUNC_SEL_LUMA_QP48_CNT;
    volatile U_FUNC_SEL_LUMA_QP49_CNT FUNC_SEL_LUMA_QP49_CNT;
    volatile U_FUNC_SEL_LUMA_QP50_CNT FUNC_SEL_LUMA_QP50_CNT;
    volatile U_FUNC_SEL_LUMA_QP51_CNT FUNC_SEL_LUMA_QP51_CNT;
    volatile U_FUNC_SAO_OFF_NUM FUNC_SAO_OFF_NUM;
    volatile unsigned int FUNC_SAO_MSE_SUM;
    volatile U_FUNC_SAO_MSE_CNT FUNC_SAO_MSE_CNT;
    volatile U_FUNC_SAO_MSE_MAX FUNC_SAO_MSE_MAX;
    volatile unsigned int FUNC_SAO_SSD_AREA0_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA1_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA2_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA3_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA4_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA5_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA6_SUM;
    volatile unsigned int FUNC_SAO_SSD_AREA7_SUM;
} S_HEVC_AVC_REGS_TYPE_CFG;
#endif
