Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Dec 31 00:28:27 2018
| Host             : Serhat-PC running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.653        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.512        |
| Device Static (W)        | 0.140        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.9         |
| Junction Temperature (C) | 44.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.013 |        7 |       --- |             --- |
| Slice Logic             |     0.004 |     4392 |       --- |             --- |
|   LUT as Logic          |     0.003 |     1743 |     53200 |            3.28 |
|   Register              |    <0.001 |     1441 |    106400 |            1.35 |
|   CARRY4                |    <0.001 |      158 |     13300 |            1.19 |
|   LUT as Shift Register |    <0.001 |      166 |     17400 |            0.95 |
|   Others                |     0.000 |      383 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |        1 |     53200 |           <0.01 |
| Signals                 |     0.004 |     3071 |       --- |             --- |
| MMCM                    |     0.105 |        1 |         4 |           25.00 |
| I/O                     |     0.132 |       12 |       125 |            9.60 |
| PS7                     |     1.255 |        1 |       --- |             --- |
| Static Power            |     0.140 |          |           |                 |
| Total                   |     1.653 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.023 |      0.015 |
| Vccaux    |       1.800 |     0.073 |       0.058 |      0.015 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.683 |       0.654 |      0.030 |
| Vccpaux   |       1.800 |     0.036 |       0.025 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+-------------------------------------------------------------+-----------------+
| Clock                            | Domain                                                      | Constraint (ns) |
+----------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                       | design_1_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                       | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clkfbout_design_1_clk_wiz_0_0    | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            50.0 |
| pixelclock_design_1_clk_wiz_0_0  | design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0   |            13.5 |
| serialclock_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/serialclock_design_1_clk_wiz_0_0  |             2.7 |
+----------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                          |     1.512 |
|   design_1_i                                                                              |     1.512 |
|     axi_gpio_0                                                                            |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|     clk_wiz_0                                                                             |     0.105 |
|       inst                                                                                |     0.105 |
|     objectbuffer_0                                                                        |     0.002 |
|       U0                                                                                  |     0.002 |
|         objectbuffer_v1_0_S00_AXI_inst                                                    |     0.002 |
|           dbuf0                                                                           |    <0.001 |
|     proc_sys_reset_0                                                                      |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     processing_system7_0                                                                  |     1.255 |
|       inst                                                                                |     1.255 |
|     rgb2tmds_0                                                                            |     0.135 |
|       U0                                                                                  |     0.135 |
|         ser_b                                                                             |     0.034 |
|         ser_c                                                                             |     0.034 |
|         ser_g                                                                             |     0.034 |
|         ser_r                                                                             |     0.034 |
|         tb                                                                                |    <0.001 |
|         tg                                                                                |    <0.001 |
|         tr                                                                                |    <0.001 |
|     smartconnect_0                                                                        |     0.012 |
|       inst                                                                                |     0.012 |
|         clk_map                                                                           |    <0.001 |
|           psr_aclk                                                                        |    <0.001 |
|             U0                                                                            |    <0.001 |
|               EXT_LPF                                                                     |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |    <0.001 |
|               SEQ                                                                         |    <0.001 |
|                 SEQ_COUNTER                                                               |    <0.001 |
|         m00_exit_pipeline                                                                 |     0.002 |
|           m00_exit                                                                        |     0.002 |
|             inst                                                                          |     0.002 |
|               exit_inst                                                                   |    <0.001 |
|               splitter_inst                                                               |     0.002 |
|                 gen_axi4lite.axilite_b2s                                                  |     0.002 |
|                   RD.ar_channel_0                                                         |    <0.001 |
|                     ar_cmd_fsm_0                                                          |    <0.001 |
|                     cmd_translator_0                                                      |    <0.001 |
|                       incr_cmd_0                                                          |    <0.001 |
|                   RD.r_channel_0                                                          |    <0.001 |
|                     rd_data_fifo_0                                                        |    <0.001 |
|                     transaction_fifo_0                                                    |    <0.001 |
|                   SI_REG                                                                  |    <0.001 |
|                     ar_pipe                                                               |    <0.001 |
|                     aw_pipe                                                               |    <0.001 |
|                     b_pipe                                                                |    <0.001 |
|                     r_pipe                                                                |    <0.001 |
|                   WR.aw_channel_0                                                         |    <0.001 |
|                     aw_cmd_fsm_0                                                          |    <0.001 |
|                     cmd_translator_0                                                      |    <0.001 |
|                       incr_cmd_0                                                          |    <0.001 |
|                     null_beat_supress_0                                                   |    <0.001 |
|                   WR.b_channel_0                                                          |    <0.001 |
|         m00_nodes                                                                         |    <0.001 |
|           m00_ar_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           m00_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           m00_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           m00_r_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           m00_w_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|         m01_exit_pipeline                                                                 |     0.002 |
|           m01_exit                                                                        |     0.002 |
|             inst                                                                          |     0.002 |
|               exit_inst                                                                   |    <0.001 |
|               splitter_inst                                                               |     0.002 |
|                 gen_axi4lite.axilite_b2s                                                  |     0.002 |
|                   RD.ar_channel_0                                                         |    <0.001 |
|                     ar_cmd_fsm_0                                                          |    <0.001 |
|                     cmd_translator_0                                                      |    <0.001 |
|                       incr_cmd_0                                                          |    <0.001 |
|                   RD.r_channel_0                                                          |    <0.001 |
|                     rd_data_fifo_0                                                        |    <0.001 |
|                     transaction_fifo_0                                                    |    <0.001 |
|                   SI_REG                                                                  |    <0.001 |
|                     ar_pipe                                                               |    <0.001 |
|                     aw_pipe                                                               |    <0.001 |
|                     b_pipe                                                                |    <0.001 |
|                     r_pipe                                                                |    <0.001 |
|                   WR.aw_channel_0                                                         |    <0.001 |
|                     aw_cmd_fsm_0                                                          |    <0.001 |
|                     cmd_translator_0                                                      |    <0.001 |
|                       incr_cmd_0                                                          |    <0.001 |
|                     null_beat_supress_0                                                   |    <0.001 |
|                   WR.b_channel_0                                                          |    <0.001 |
|         m01_nodes                                                                         |    <0.001 |
|           m01_ar_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           m01_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           m01_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           m01_r_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           m01_w_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|         s00_entry_pipeline                                                                |     0.007 |
|           s00_mmu                                                                         |     0.002 |
|             inst                                                                          |     0.002 |
|               ar_reg_stall                                                                |    <0.001 |
|               aw_reg_stall                                                                |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|               gen_wroute_reg.wroute_split                                                 |    <0.001 |
|           s00_si_converter                                                                |     0.005 |
|             inst                                                                          |     0.005 |
|               converter.wrap_narrow_inst                                                  |     0.004 |
|                 ar_reg_slice                                                              |    <0.001 |
|                 aw_reg_slice                                                              |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                             |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[10].srl_nx1                                                    |    <0.001 |
|                   gen_srls[11].srl_nx1                                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                                     |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                           |     0.001 |
|                   cmd_fifo                                                                |    <0.001 |
|                     gen_srls[0].srl_nx1                                                   |    <0.001 |
|                     gen_srls[10].srl_nx1                                                  |    <0.001 |
|                     gen_srls[11].srl_nx1                                                  |    <0.001 |
|                     gen_srls[1].srl_nx1                                                   |    <0.001 |
|                     gen_srls[2].srl_nx1                                                   |    <0.001 |
|                     gen_srls[3].srl_nx1                                                   |    <0.001 |
|                     gen_srls[8].srl_nx1                                                   |    <0.001 |
|                     gen_srls[9].srl_nx1                                                   |    <0.001 |
|                   gen_srls[10].srl_nx1                                                    |    <0.001 |
|                   gen_srls[11].srl_nx1                                                    |    <0.001 |
|                   gen_srls[12].srl_nx1                                                    |    <0.001 |
|                   gen_srls[13].srl_nx1                                                    |    <0.001 |
|                   gen_srls[14].srl_nx1                                                    |    <0.001 |
|                   gen_srls[15].srl_nx1                                                    |    <0.001 |
|                   gen_srls[16].srl_nx1                                                    |    <0.001 |
|                   gen_srls[17].srl_nx1                                                    |    <0.001 |
|                   gen_srls[18].srl_nx1                                                    |    <0.001 |
|                   gen_srls[19].srl_nx1                                                    |    <0.001 |
|                   gen_srls[20].srl_nx1                                                    |    <0.001 |
|                   gen_srls[21].srl_nx1                                                    |    <0.001 |
|                   gen_srls[22].srl_nx1                                                    |    <0.001 |
|                   gen_srls[23].srl_nx1                                                    |    <0.001 |
|                   gen_srls[24].srl_nx1                                                    |    <0.001 |
|                   gen_srls[25].srl_nx1                                                    |    <0.001 |
|                   gen_srls[26].srl_nx1                                                    |    <0.001 |
|                   gen_srls[27].srl_nx1                                                    |    <0.001 |
|                   gen_srls[28].srl_nx1                                                    |    <0.001 |
|                   gen_srls[29].srl_nx1                                                    |    <0.001 |
|                   gen_srls[30].srl_nx1                                                    |    <0.001 |
|                   gen_srls[31].srl_nx1                                                    |    <0.001 |
|                   gen_srls[32].srl_nx1                                                    |    <0.001 |
|                   gen_srls[33].srl_nx1                                                    |    <0.001 |
|                   gen_srls[34].srl_nx1                                                    |    <0.001 |
|                   gen_srls[35].srl_nx1                                                    |    <0.001 |
|                   gen_srls[38].srl_nx1                                                    |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|                   gen_srls[7].srl_nx1                                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                                     |    <0.001 |
|                 w_cmd_fifo                                                                |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[10].srl_nx1                                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                 w_payld_fifo                                                              |     0.001 |
|                   cmd_fifo                                                                |    <0.001 |
|                     gen_srls[0].srl_nx1                                                   |    <0.001 |
|                     gen_srls[10].srl_nx1                                                  |    <0.001 |
|                     gen_srls[11].srl_nx1                                                  |    <0.001 |
|                     gen_srls[1].srl_nx1                                                   |    <0.001 |
|                     gen_srls[2].srl_nx1                                                   |    <0.001 |
|                     gen_srls[3].srl_nx1                                                   |    <0.001 |
|                     gen_srls[8].srl_nx1                                                   |    <0.001 |
|                     gen_srls[9].srl_nx1                                                   |    <0.001 |
|                   gen_srls[100].srl_nx1                                                   |    <0.001 |
|                   gen_srls[101].srl_nx1                                                   |    <0.001 |
|                   gen_srls[102].srl_nx1                                                   |    <0.001 |
|                   gen_srls[103].srl_nx1                                                   |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[68].srl_nx1                                                    |    <0.001 |
|                   gen_srls[69].srl_nx1                                                    |    <0.001 |
|                   gen_srls[70].srl_nx1                                                    |    <0.001 |
|                   gen_srls[71].srl_nx1                                                    |    <0.001 |
|                   gen_srls[72].srl_nx1                                                    |    <0.001 |
|                   gen_srls[73].srl_nx1                                                    |    <0.001 |
|                   gen_srls[74].srl_nx1                                                    |    <0.001 |
|                   gen_srls[75].srl_nx1                                                    |    <0.001 |
|                   gen_srls[76].srl_nx1                                                    |    <0.001 |
|                   gen_srls[77].srl_nx1                                                    |    <0.001 |
|                   gen_srls[78].srl_nx1                                                    |    <0.001 |
|                   gen_srls[79].srl_nx1                                                    |    <0.001 |
|                   gen_srls[80].srl_nx1                                                    |    <0.001 |
|                   gen_srls[81].srl_nx1                                                    |    <0.001 |
|                   gen_srls[82].srl_nx1                                                    |    <0.001 |
|                   gen_srls[83].srl_nx1                                                    |    <0.001 |
|                   gen_srls[84].srl_nx1                                                    |    <0.001 |
|                   gen_srls[85].srl_nx1                                                    |    <0.001 |
|                   gen_srls[86].srl_nx1                                                    |    <0.001 |
|                   gen_srls[87].srl_nx1                                                    |    <0.001 |
|                   gen_srls[88].srl_nx1                                                    |    <0.001 |
|                   gen_srls[89].srl_nx1                                                    |    <0.001 |
|                   gen_srls[90].srl_nx1                                                    |    <0.001 |
|                   gen_srls[91].srl_nx1                                                    |    <0.001 |
|                   gen_srls[92].srl_nx1                                                    |    <0.001 |
|                   gen_srls[93].srl_nx1                                                    |    <0.001 |
|                   gen_srls[94].srl_nx1                                                    |    <0.001 |
|                   gen_srls[95].srl_nx1                                                    |    <0.001 |
|                   gen_srls[96].srl_nx1                                                    |    <0.001 |
|                   gen_srls[97].srl_nx1                                                    |    <0.001 |
|                   gen_srls[98].srl_nx1                                                    |    <0.001 |
|                   gen_srls[99].srl_nx1                                                    |    <0.001 |
|               splitter_inst                                                               |    <0.001 |
|           s00_transaction_regulator                                                       |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                |    <0.001 |
|         s00_nodes                                                                         |    <0.001 |
|           s00_ar_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           s00_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           s00_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           s00_r_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|           s00_w_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|         switchboards                                                                      |     0.002 |
|           ar_la_in_swbd                                                                   |     0.000 |
|             inst                                                                          |     0.000 |
|           ar_la_out_swbd                                                                  |     0.000 |
|             inst                                                                          |     0.000 |
|           aw_la_in_swbd                                                                   |     0.000 |
|             inst                                                                          |     0.000 |
|           aw_la_out_swbd                                                                  |     0.000 |
|             inst                                                                          |     0.000 |
|           b_la_in_swbd                                                                    |     0.000 |
|             inst                                                                          |     0.000 |
|           b_la_out_swbd                                                                   |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|           i_nodes                                                                         |     0.001 |
|             i_ar_node                                                                     |    <0.001 |
|               inst                                                                        |    <0.001 |
|                 inst_mi_handler                                                           |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                      |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                            |    <0.001 |
|                       gen_single_rank.inst_cntr                                           |    <0.001 |
|                 inst_si_handler                                                           |    <0.001 |
|                   inst_arb_stall_late                                                     |    <0.001 |
|             i_aw_node                                                                     |    <0.001 |
|               inst                                                                        |    <0.001 |
|                 inst_mi_handler                                                           |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                      |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                            |    <0.001 |
|                       gen_single_rank.inst_cntr                                           |    <0.001 |
|                 inst_si_handler                                                           |    <0.001 |
|                   inst_arb_stall_late                                                     |    <0.001 |
|             i_b_node                                                                      |    <0.001 |
|               inst                                                                        |    <0.001 |
|                 inst_mi_handler                                                           |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                      |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                            |    <0.001 |
|                       gen_single_rank.inst_cntr                                           |    <0.001 |
|                 inst_si_handler                                                           |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                  |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter |    <0.001 |
|             i_r_node                                                                      |    <0.001 |
|               inst                                                                        |    <0.001 |
|                 inst_mi_handler                                                           |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                      |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                            |    <0.001 |
|                       gen_single_rank.inst_cntr                                           |    <0.001 |
|                 inst_si_handler                                                           |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                  |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter |    <0.001 |
|             i_w_node                                                                      |    <0.001 |
|               inst                                                                        |    <0.001 |
|                 inst_mi_handler                                                           |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                      |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                            |    <0.001 |
|                       gen_single_rank.inst_cntr                                           |    <0.001 |
|                 inst_si_handler                                                           |    <0.001 |
|                   inst_arb_stall_late                                                     |    <0.001 |
|           r_la_in_swbd                                                                    |     0.000 |
|             inst                                                                          |     0.000 |
|           r_la_out_swbd                                                                   |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|           w_la_in_swbd                                                                    |     0.000 |
|             inst                                                                          |     0.000 |
|           w_la_out_swbd                                                                   |     0.000 |
|             inst                                                                          |     0.000 |
|     vtg_0                                                                                 |    <0.001 |
|       U0                                                                                  |    <0.001 |
+-------------------------------------------------------------------------------------------+-----------+


