#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue May  8 11:32:10 2018
# Process ID: 3522
# Current directory: /home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1
# Command line: vivado -log audio_mixer_project_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source audio_mixer_project_wrapper.tcl -notrace
# Log file: /home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper.vdi
# Journal file: /home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source audio_mixer_project_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martin.perman/workspace/audio-mixer-project/ip-repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martin.perman/workspace/audio-mixer-project/ip-repo/axi_to_audio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martin.perman/workspace/audio-mixer-project/ip-repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martin.perman/workspace/audio-mixer-project/ip-repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martin.perman/workspace/audio-mixer-project/ip-repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martin.perman/workspace/audio-mixer-project/ip-repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'audio_mixer_project_auto_pc_0' generated file not found '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_auto_pc_0/stats.txt'. Please regenerate to continue.
Command: link_design -top audio_mixer_project_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_FILTER_IIR_0_0/audio_mixer_project_FILTER_IIR_0_0.dcp' for cell 'audio_mixer_project_i/FILTER_IIR_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_FILTER_IIR_1_0/audio_mixer_project_FILTER_IIR_1_0.dcp' for cell 'audio_mixer_project_i/FILTER_IIR_1'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_Volume_Pregain_0_0/audio_mixer_project_Volume_Pregain_0_0.dcp' for cell 'audio_mixer_project_i/Volume_Pregain_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_Volume_Pregain_1_1/audio_mixer_project_Volume_Pregain_1_1.dcp' for cell 'audio_mixer_project_i/Volume_Pregain_1'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_ZedboardOLED_0_0/audio_mixer_project_ZedboardOLED_0_0.dcp' for cell 'audio_mixer_project_i/ZedboardOLED_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_0_0/audio_mixer_project_axi_gpio_0_0.dcp' for cell 'audio_mixer_project_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_to_audio_0_0/audio_mixer_project_axi_to_audio_0_0.dcp' for cell 'audio_mixer_project_i/axi_to_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_mixer_0_0/audio_mixer_project_mixer_0_0.dcp' for cell 'audio_mixer_project_i/mixer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_processing_system7_0_0/audio_mixer_project_processing_system7_0_0.dcp' for cell 'audio_mixer_project_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_rst_ps7_0_100M_0/audio_mixer_project_rst_ps7_0_100M_0.dcp' for cell 'audio_mixer_project_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_xlconcat_0_0/audio_mixer_project_xlconcat_0_0.dcp' for cell 'audio_mixer_project_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_xlconstant_0_0/audio_mixer_project_xlconstant_0_0.dcp' for cell 'audio_mixer_project_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_zed_audio_0_0/audio_mixer_project_zed_audio_0_0.dcp' for cell 'audio_mixer_project_i/zed_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_xbar_0/audio_mixer_project_xbar_0.dcp' for cell 'audio_mixer_project_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_auto_pc_0/audio_mixer_project_auto_pc_0.dcp' for cell 'audio_mixer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 950 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_processing_system7_0_0/audio_mixer_project_processing_system7_0_0.xdc] for cell 'audio_mixer_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_processing_system7_0_0/audio_mixer_project_processing_system7_0_0.xdc] for cell 'audio_mixer_project_i/processing_system7_0/inst'
Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_0_0/audio_mixer_project_axi_gpio_0_0_board.xdc] for cell 'audio_mixer_project_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_0_0/audio_mixer_project_axi_gpio_0_0_board.xdc] for cell 'audio_mixer_project_i/axi_gpio_0/U0'
Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_0_0/audio_mixer_project_axi_gpio_0_0.xdc] for cell 'audio_mixer_project_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_axi_gpio_0_0/audio_mixer_project_axi_gpio_0_0.xdc] for cell 'audio_mixer_project_i/axi_gpio_0/U0'
Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_rst_ps7_0_100M_0/audio_mixer_project_rst_ps7_0_100M_0_board.xdc] for cell 'audio_mixer_project_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_rst_ps7_0_100M_0/audio_mixer_project_rst_ps7_0_100M_0_board.xdc] for cell 'audio_mixer_project_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_rst_ps7_0_100M_0/audio_mixer_project_rst_ps7_0_100M_0.xdc] for cell 'audio_mixer_project_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.srcs/sources_1/bd/audio_mixer_project/ip/audio_mixer_project_rst_ps7_0_100M_0/audio_mixer_project_rst_ps7_0_100M_0.xdc] for cell 'audio_mixer_project_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/ip-repo/zedboard_audio/constraints/zed_audio.xdc]
Finished Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/ip-repo/zedboard_audio/constraints/zed_audio.xdc]
Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/ip-repo/SoC_Design/IPs/OLED/oled_constraints.xdc]
Finished Parsing XDC File [/home/martin.perman/workspace/audio-mixer-project/ip-repo/SoC_Design/IPs/OLED/oled_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1606.180 ; gain = 377.379 ; free physical = 10388 ; free virtual = 14682
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1644.188 ; gain = 38.008 ; free physical = 10373 ; free virtual = 14668
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fd3fb339

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2118.672 ; gain = 0.000 ; free physical = 9975 ; free virtual = 14284
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 40 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21ab358ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2118.672 ; gain = 0.000 ; free physical = 9975 ; free virtual = 14283
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2566a383b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.672 ; gain = 0.000 ; free physical = 9973 ; free virtual = 14281
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 179 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2566a383b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.672 ; gain = 0.000 ; free physical = 9973 ; free virtual = 14281
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2566a383b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.672 ; gain = 0.000 ; free physical = 9973 ; free virtual = 14281
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2118.672 ; gain = 0.000 ; free physical = 9973 ; free virtual = 14281
Ending Logic Optimization Task | Checksum: 1f047a10d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.672 ; gain = 0.000 ; free physical = 9973 ; free virtual = 14281

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.436 | TNS=-119.335 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 19926a1f3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9929 ; free virtual = 14240
Ending Power Optimization Task | Checksum: 19926a1f3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2430.898 ; gain = 312.227 ; free physical = 9949 ; free virtual = 14259
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2430.898 ; gain = 824.719 ; free physical = 9949 ; free virtual = 14259
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9947 ; free virtual = 14260
INFO: [Common 17-1381] The checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9945 ; free virtual = 14259
INFO: [runtcl-4] Executing : report_drc -file audio_mixer_project_wrapper_drc_opted.rpt -pb audio_mixer_project_wrapper_drc_opted.pb -rpx audio_mixer_project_wrapper_drc_opted.rpx
Command: report_drc -file audio_mixer_project_wrapper_drc_opted.rpt -pb audio_mixer_project_wrapper_drc_opted.pb -rpx audio_mixer_project_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9936 ; free virtual = 14250
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a16b4f80

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9936 ; free virtual = 14250
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9941 ; free virtual = 14255

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9b7db904

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9916 ; free virtual = 14230

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15b2dc16e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9872 ; free virtual = 14186

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15b2dc16e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9872 ; free virtual = 14186
Phase 1 Placer Initialization | Checksum: 15b2dc16e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9872 ; free virtual = 14186

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ed3107fd

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9844 ; free virtual = 14158

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ed3107fd

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9844 ; free virtual = 14158

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cb9f009f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9841 ; free virtual = 14155

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1105b14f2

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9842 ; free virtual = 14156

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10d6bdea0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9841 ; free virtual = 14155

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10d6bdea0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9842 ; free virtual = 14156

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10d6bdea0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9841 ; free virtual = 14155

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 11dcd9762

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9819 ; free virtual = 14133

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17f9b258c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9820 ; free virtual = 14134

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17f9b258c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9820 ; free virtual = 14134

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 17f9b258c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9824 ; free virtual = 14138
Phase 3 Detail Placement | Checksum: 17f9b258c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9824 ; free virtual = 14138

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c8acbeaf

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c8acbeaf

Time (s): cpu = 00:01:16 ; elapsed = 00:00:40 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9832 ; free virtual = 14146
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.740. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 275de4099

Time (s): cpu = 00:01:27 ; elapsed = 00:00:48 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9828 ; free virtual = 14142
Phase 4.1 Post Commit Optimization | Checksum: 275de4099

Time (s): cpu = 00:01:27 ; elapsed = 00:00:48 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9828 ; free virtual = 14142

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 275de4099

Time (s): cpu = 00:01:27 ; elapsed = 00:00:48 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9827 ; free virtual = 14141

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 275de4099

Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9827 ; free virtual = 14141

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 265891657

Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9827 ; free virtual = 14141
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 265891657

Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9827 ; free virtual = 14141
Ending Placer Task | Checksum: 17bd3500f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9848 ; free virtual = 14162
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9848 ; free virtual = 14162
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9816 ; free virtual = 14159
INFO: [Common 17-1381] The checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9843 ; free virtual = 14163
INFO: [runtcl-4] Executing : report_io -file audio_mixer_project_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9829 ; free virtual = 14149
INFO: [runtcl-4] Executing : report_utilization -file audio_mixer_project_wrapper_utilization_placed.rpt -pb audio_mixer_project_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9840 ; free virtual = 14159
INFO: [runtcl-4] Executing : report_control_sets -file audio_mixer_project_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9840 ; free virtual = 14160
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: df8d72fb ConstDB: 0 ShapeSum: 9c45dd14 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7159f1e1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9701 ; free virtual = 14020
Post Restoration Checksum: NetGraph: 17ca96b6 NumContArr: 598f5b2b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7159f1e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9707 ; free virtual = 14027

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7159f1e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9691 ; free virtual = 14011

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7159f1e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9691 ; free virtual = 14010
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b6124ab1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9670 ; free virtual = 13990
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.884 | TNS=-225.789| WHS=-2.165 | THS=-336.732|

Phase 2 Router Initialization | Checksum: 1db8c825b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9664 ; free virtual = 13984

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17bdca07e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9660 ; free virtual = 13979

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1983
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.884 | TNS=-553.369| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e579d692

Time (s): cpu = 00:01:52 ; elapsed = 00:00:49 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9658 ; free virtual = 13977

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.884 | TNS=-553.240| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f35cab15

Time (s): cpu = 00:01:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9658 ; free virtual = 13977
Phase 4 Rip-up And Reroute | Checksum: 1f35cab15

Time (s): cpu = 00:01:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9658 ; free virtual = 13978

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e5761099

Time (s): cpu = 00:01:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9658 ; free virtual = 13978
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.884 | TNS=-538.971| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1047feb1f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:51 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9641 ; free virtual = 13961

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1047feb1f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:51 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9641 ; free virtual = 13961
Phase 5 Delay and Skew Optimization | Checksum: 1047feb1f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:52 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9641 ; free virtual = 13961

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f53d5423

Time (s): cpu = 00:01:59 ; elapsed = 00:00:52 . Memory (MB): peak = 2430.898 ; gain = 0.000 ; free physical = 9641 ; free virtual = 13961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.884 | TNS=-492.277| WHS=-0.530 | THS=-4.768 |

Phase 6.1 Hold Fix Iter | Checksum: 2227b208b

Time (s): cpu = 00:02:18 ; elapsed = 00:01:01 . Memory (MB): peak = 2878.867 ; gain = 447.969 ; free physical = 9620 ; free virtual = 13940
WARNING: [Route 35-468] The router encountered 48 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[13]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[8]_i_1/I2
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[9]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[10]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[11]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[12]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[14]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[15]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[18]_i_1/I0
	audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[19]_i_1/I0
	.. and 38 more pins.

Phase 6 Post Hold Fix | Checksum: 187bc0a1e

Time (s): cpu = 00:02:18 ; elapsed = 00:01:01 . Memory (MB): peak = 2878.867 ; gain = 447.969 ; free physical = 9625 ; free virtual = 13945

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.42529 %
  Global Horizontal Routing Utilization  = 5.09035 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1857379aa

Time (s): cpu = 00:02:18 ; elapsed = 00:01:01 . Memory (MB): peak = 2878.867 ; gain = 447.969 ; free physical = 9628 ; free virtual = 13948

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1857379aa

Time (s): cpu = 00:02:18 ; elapsed = 00:01:02 . Memory (MB): peak = 2878.867 ; gain = 447.969 ; free physical = 9628 ; free virtual = 13948

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 129ca2f73

Time (s): cpu = 00:02:20 ; elapsed = 00:01:03 . Memory (MB): peak = 2878.867 ; gain = 447.969 ; free physical = 9627 ; free virtual = 13947

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1a843b92b

Time (s): cpu = 00:02:21 ; elapsed = 00:01:03 . Memory (MB): peak = 2878.867 ; gain = 447.969 ; free physical = 9627 ; free virtual = 13947
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.884 | TNS=-533.220| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a843b92b

Time (s): cpu = 00:02:21 ; elapsed = 00:01:03 . Memory (MB): peak = 2878.867 ; gain = 447.969 ; free physical = 9627 ; free virtual = 13947
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:21 ; elapsed = 00:01:03 . Memory (MB): peak = 2878.867 ; gain = 447.969 ; free physical = 9680 ; free virtual = 14000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:25 ; elapsed = 00:01:06 . Memory (MB): peak = 2878.871 ; gain = 447.973 ; free physical = 9680 ; free virtual = 14000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2886.875 ; gain = 0.004 ; free physical = 9644 ; free virtual = 14001
INFO: [Common 17-1381] The checkpoint '/home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2886.879 ; gain = 8.008 ; free physical = 9674 ; free virtual = 14001
INFO: [runtcl-4] Executing : report_drc -file audio_mixer_project_wrapper_drc_routed.rpt -pb audio_mixer_project_wrapper_drc_routed.pb -rpx audio_mixer_project_wrapper_drc_routed.rpx
Command: report_drc -file audio_mixer_project_wrapper_drc_routed.rpt -pb audio_mixer_project_wrapper_drc_routed.pb -rpx audio_mixer_project_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file audio_mixer_project_wrapper_methodology_drc_routed.rpt -pb audio_mixer_project_wrapper_methodology_drc_routed.pb -rpx audio_mixer_project_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file audio_mixer_project_wrapper_methodology_drc_routed.rpt -pb audio_mixer_project_wrapper_methodology_drc_routed.pb -rpx audio_mixer_project_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/martin.perman/workspace/audio-mixer-project/vivado/audio-mixer-project.runs/impl_1/audio_mixer_project_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2950.906 ; gain = 0.000 ; free physical = 9540 ; free virtual = 13868
INFO: [runtcl-4] Executing : report_power -file audio_mixer_project_wrapper_power_routed.rpt -pb audio_mixer_project_wrapper_power_summary_routed.pb -rpx audio_mixer_project_wrapper_power_routed.rpx
Command: report_power -file audio_mixer_project_wrapper_power_routed.rpt -pb audio_mixer_project_wrapper_power_summary_routed.pb -rpx audio_mixer_project_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2950.906 ; gain = 0.000 ; free physical = 9487 ; free virtual = 13827
INFO: [runtcl-4] Executing : report_route_status -file audio_mixer_project_wrapper_route_status.rpt -pb audio_mixer_project_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file audio_mixer_project_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx audio_mixer_project_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file audio_mixer_project_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file audio_mixer_project_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force audio_mixer_project_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./audio_mixer_project_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2950.906 ; gain = 0.000 ; free physical = 9449 ; free virtual = 13796
INFO: [Common 17-206] Exiting Vivado at Tue May  8 11:36:29 2018...
