0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sim_1/new/sim_top.sv,1746752610,systemVerilog,,,,sim_top,,uvm,,,,,,
C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/nco.sv,1746754996,systemVerilog,,C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/phase_lut.sv,,nco,,uvm,,,,,,
C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/phase_lut.sv,1746755309,systemVerilog,,C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/pwm.sv,,phase_lut,,uvm,,,,,,
C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/pwm.sv,1746748935,systemVerilog,,C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/song_rom.sv,,pwm,,uvm,,,,,,
C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/song_rom.sv,1746751012,systemVerilog,,C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/toplevel.sv,,song_rom,,uvm,,,,,,
C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/toplevel.sv,1746755300,systemVerilog,,C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/triangle_lut.sv,,top_module,,uvm,,,,,,
C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/triangle_lut.sv,1746748773,systemVerilog,,C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sim_1/new/sim_top.sv,,triangle_lut,,uvm,,,,,,
