(footprint "CAP-EIA-3528" (version 20211014) (generator pcbnew)
	(layer "F.Cu")
	(tedit 0)
	(fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
		(effects (font (size 1.27 1.08585) (thickness 0.15)))
		(tstamp 75a4a495-4146-426e-9dee-74cc5e2cc6ce)
	)
	(fp_text value "CAP-EIA-3528" (at 0 0) (layer "Dwgs.User") hide
		(effects (font (size 1.27 1.08585) (thickness 0.15)))
		(tstamp 32352ae2-dfff-44ff-ade0-5e7506416209)
	)
	(fp_poly (pts
		(xy -2.61 -1.75)
		(xy 2.61 -1.75)
		(xy 2.61 1.75)
		(xy -2.61 1.75)
	) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 77d6403a-665e-4a99-b6ee-6e0df512081b))
	(fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
		(effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999))(justify left bottom))
		(tstamp ef3c822e-73c3-4b89-8f06-b4aa9663f0d4)
	)
	(fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
		(effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999))(justify left bottom))
		(tstamp a42e67b7-a5c1-4605-a94c-c7596c2f5619)
	)
	(pad "CATHODE_-" smd rect (at -1.46 -0.0) (size 1.8 2.23) (layers "F.Cu" "F.Mask" "F.Paste") (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp dccb8109-7d6b-4027-9126-790734ae74d1))
	(pad "ANODE_+" smd rect (at 1.46 -0.0) (size 1.8 2.23) (layers "F.Cu" "F.Mask" "F.Paste") (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 03cf2b6a-2d8a-4552-9e57-d3a249a680cd))
	(fp_line (start 2.61 -1.215) (end 2.61 1.215) (layer "F.SilkS") (width 0.2) (tstamp fffcd899-bebc-4d99-a868-cf48e8fb3c9c))
	(fp_line (start -1.75 -1.4) (end 1.75 -1.4) (layer "F.SilkS") (width 0.127) (tstamp 5417a0ce-e573-4868-9bb9-07fe9e15a56c))
	(fp_line (start -1.75 1.4) (end 1.75 1.4) (layer "F.SilkS") (width 0.127) (tstamp 2633412f-158d-45b8-881d-2903a91dcf42))
)
