

================================================================
== Vivado HLS Report for 'mnist'
================================================================
* Date:           Thu Apr  5 21:36:54 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  919|  919|  919|  919| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------+---------------------+-----+-----+-----+-----+---------+
        |                        |                     |  Latency  |  Interval | Pipeline|
        |        Instance        |        Module       | min | max | min | max |   Type  |
        +------------------------+---------------------+-----+-----+-----+-----+---------+
        |linear_activation_U0    |linear_activation    |  918|  918|  918|  918|   none  |
        |linear_activation_1_U0  |linear_activation_1  |  145|  145|  145|  145|   none  |
        |packer_U0               |packer               |   23|   23|   23|   23|   none  |
        |relu_U0                 |relu                 |  129|  129|  129|  129|   none  |
        |unpacker_U0             |unpacker             |  786|  786|  786|  786|   none  |
        +------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        0|      -|      20|    152|
|Instance         |       60|    158|    9492|   3469|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       60|    158|    9512|   3621|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       21|     71|       8|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+------+------+
    |        Instance        |        Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+---------------------+---------+-------+------+------+
    |linear_activation_U0    |linear_activation    |       57|    128|  8428|  1509|
    |linear_activation_1_U0  |linear_activation_1  |        3|     30|   885|  1061|
    |packer_U0               |packer               |        0|      0|   127|   524|
    |relu_U0                 |relu                 |        0|      0|    12|   161|
    |unpacker_U0             |unpacker             |        0|      0|    40|   214|
    +------------------------+---------------------+---------+-------+------+------+
    |Total                   |                     |       60|    158|  9492|  3469|
    +------------------------+---------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |data_in_V_V_U    |        0|  5|  20|     1|    8|        8|
    |data_out_V_V_U   |        0|  5|  44|     1|   32|       32|
    |l1_relu_V_V_U    |        0|  5|  44|     1|   32|       32|
    |l1_result_V_V_U  |        0|  5|  44|     1|   32|       32|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0| 20| 152|     4|  104|      104|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+------------------+-----+-----+--------------+--------------------+--------------+
|sdata_in_TDATA    |  in |    8|     axis     |  sdata_in_V_data_V |    pointer   |
|sdata_in_TKEEP    |  in |    1|     axis     |  sdata_in_V_keep_V |    pointer   |
|sdata_in_TSTRB    |  in |    1|     axis     |  sdata_in_V_strb_V |    pointer   |
|sdata_in_TUSER    |  in |    1|     axis     |  sdata_in_V_user_V |    pointer   |
|sdata_in_TLAST    |  in |    1|     axis     |  sdata_in_V_last_V |    pointer   |
|sdata_in_TID      |  in |    1|     axis     |   sdata_in_V_id_V  |    pointer   |
|sdata_in_TDEST    |  in |    1|     axis     |  sdata_in_V_dest_V |    pointer   |
|sdata_in_TVALID   |  in |    1|     axis     |  sdata_in_V_dest_V |    pointer   |
|sdata_in_TREADY   | out |    1|     axis     |  sdata_in_V_dest_V |    pointer   |
|sdata_out_TDATA   | out |   32|     axis     | sdata_out_V_data_V |    pointer   |
|sdata_out_TKEEP   | out |    4|     axis     | sdata_out_V_keep_V |    pointer   |
|sdata_out_TSTRB   | out |    4|     axis     | sdata_out_V_strb_V |    pointer   |
|sdata_out_TUSER   | out |    1|     axis     | sdata_out_V_user_V |    pointer   |
|sdata_out_TLAST   | out |    1|     axis     | sdata_out_V_last_V |    pointer   |
|sdata_out_TID     | out |    1|     axis     |  sdata_out_V_id_V  |    pointer   |
|sdata_out_TDEST   | out |    1|     axis     | sdata_out_V_dest_V |    pointer   |
|sdata_out_TVALID  | out |    1|     axis     | sdata_out_V_dest_V |    pointer   |
|sdata_out_TREADY  |  in |    1|     axis     | sdata_out_V_dest_V |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_none |        mnist       | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none |        mnist       | return value |
+------------------+-----+-----+--------------+--------------------+--------------+

