{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543978479092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543978479093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 09:54:38 2018 " "Processing started: Wed Dec 05 09:54:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543978479093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543978479093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau3 -c cau3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau3 -c cau3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543978479093 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543978479538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau3.v 3 3 " "Found 3 design units, including 3 entities, in source file cau3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau3 " "Found entity 1: cau3" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543978479597 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_10_4 " "Found entity 2: decode_10_4" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543978479597 ""} { "Info" "ISGN_ENTITY_NAME" "3 display_0_9 " "Found entity 3: display_0_9" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543978479597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543978479597 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau3.v(6) " "Verilog HDL Instantiation warning at cau3.v(6): instance has no name" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1543978479598 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau3.v(7) " "Verilog HDL Instantiation warning at cau3.v(7): instance has no name" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1543978479598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau3 " "Elaborating entity \"cau3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543978479629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_10_4 decode_10_4:comb_3 " "Elaborating entity \"decode_10_4\" for hierarchy \"decode_10_4:comb_3\"" {  } { { "cau3.v" "comb_3" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543978479651 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cau3.v(16) " "Verilog HDL Case Statement warning at cau3.v(16): incomplete case statement has no default case item" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1543978479652 "|cau3|decode_10_4:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cau3.v(16) " "Verilog HDL Case Statement information at cau3.v(16): all case item expressions in this case statement are onehot" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1543978479652 "|cau3|decode_10_4:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f cau3.v(15) " "Verilog HDL Always Construct warning at cau3.v(15): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543978479652 "|cau3|decode_10_4:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[0\] cau3.v(15) " "Inferred latch for \"f\[0\]\" at cau3.v(15)" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543978479653 "|cau3|decode_10_4:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[1\] cau3.v(15) " "Inferred latch for \"f\[1\]\" at cau3.v(15)" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543978479653 "|cau3|decode_10_4:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[2\] cau3.v(15) " "Inferred latch for \"f\[2\]\" at cau3.v(15)" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543978479653 "|cau3|decode_10_4:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[3\] cau3.v(15) " "Inferred latch for \"f\[3\]\" at cau3.v(15)" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543978479653 "|cau3|decode_10_4:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_0_9 display_0_9:comb_4 " "Elaborating entity \"display_0_9\" for hierarchy \"display_0_9:comb_4\"" {  } { { "cau3.v" "comb_4" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543978479672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode_10_4:comb_3\|f\[0\] " "Latch decode_10_4:comb_3\|f\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543978480039 ""}  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543978480039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode_10_4:comb_3\|f\[1\] " "Latch decode_10_4:comb_3\|f\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543978480039 ""}  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543978480039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode_10_4:comb_3\|f\[2\] " "Latch decode_10_4:comb_3\|f\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543978480039 ""}  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543978480039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode_10_4:comb_3\|f\[3\] " "Latch decode_10_4:comb_3\|f\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543978480039 ""}  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau3/cau3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543978480039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543978480453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543978480453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543978480587 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543978480587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543978480587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543978480587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543978480663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 09:54:40 2018 " "Processing ended: Wed Dec 05 09:54:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543978480663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543978480663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543978480663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543978480663 ""}
