<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>example</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.223</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>64</BRAM_18K>
            <DSP>165</DSP>
            <FF>19277</FF>
            <LUT>19835</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>example</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>example</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>example</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>example</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_TDATA</name>
            <Object>A_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TVALID</name>
            <Object>A_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TREADY</name>
            <Object>A_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TDEST</name>
            <Object>A_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TKEEP</name>
            <Object>A_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TSTRB</name>
            <Object>A_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TUSER</name>
            <Object>A_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TLAST</name>
            <Object>A_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TID</name>
            <Object>A_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TDATA</name>
            <Object>B_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TVALID</name>
            <Object>B_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TREADY</name>
            <Object>B_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TDEST</name>
            <Object>B_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TKEEP</name>
            <Object>B_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TSTRB</name>
            <Object>B_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TUSER</name>
            <Object>B_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TLAST</name>
            <Object>B_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TID</name>
            <Object>B_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>example</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_example_Pipeline_KENEL_INIT_fu_197</InstName>
                    <ModuleName>example_Pipeline_KENEL_INIT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>197</ID>
                    <BindInstances>add_ln33_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_example_Pipeline_RECEIVING_INPUT_fu_203</InstName>
                    <ModuleName>example_Pipeline_RECEIVING_INPUT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>203</ID>
                    <BindInstances>add_ln60_fu_224_p2 jj_2_fu_233_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_example_Pipeline_Clear_dst_fu_229</InstName>
                    <ModuleName>example_Pipeline_Clear_dst</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>229</ID>
                    <BindInstances>add_ln99_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_example_Pipeline_convR_fu_234</InstName>
                    <ModuleName>example_Pipeline_convR</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>234</ID>
                    <BindInstances>add_ln130_fu_1092_p2 empty_13_fu_1122_p2 mul_32s_32s_32_2_1_U18 mul_32s_32s_32_2_1_U54 add_ln152_fu_1253_p2 mul_32s_32s_32_2_1_U19 add_ln152_1_fu_1272_p2 mul_32s_32s_32_2_1_U20 sel_tmp64_fu_1329_p2 mul_32s_32s_32_2_1_U21 add_ln165_fu_1341_p2 mul_32s_32s_32_2_1_U22 sel_tmp67_fu_1436_p2 mul_32s_32s_32_2_1_U23 sel_tmp73_fu_1447_p2 mul_32s_32s_32_2_1_U24 add_ln165_1_fu_1581_p2 mul_32s_32s_32_2_1_U25 sel_tmp76_fu_1587_p2 mul_32s_32s_32_2_1_U26 mul_32s_32s_32_2_1_U27 add_ln152_2_fu_1285_p2 mul_32s_32s_32_2_1_U28 sel_tmp85_fu_1291_p2 mul_32s_32s_32_2_1_U29 sel_tmp91_fu_1347_p2 mul_32s_32s_32_2_1_U30 add_ln152_3_fu_1358_p2 mul_32s_32s_32_2_1_U31 sel_tmp94_fu_1453_p2 mul_32s_32s_32_2_1_U32 sel_tmp100_fu_1464_p2 mul_32s_32s_32_2_1_U33 add_ln152_4_fu_1605_p2 mul_32s_32s_32_2_1_U34 sel_tmp103_fu_1611_p2 add_ln132_fu_1181_p2 mul_32s_32s_32_2_1_U35 mul_32s_32s_32_2_1_U36 add_ln152_5_fu_1371_p2 mul_32s_32s_32_2_1_U37 sel_tmp112_fu_1377_p2 mul_32s_32s_32_2_1_U38 sel_tmp118_fu_1470_p2 mul_32s_32s_32_2_1_U39 add_ln152_6_fu_1481_p2 mul_32s_32s_32_2_1_U40 sel_tmp121_fu_1624_p2 mul_32s_32s_32_2_1_U41 sel_tmp127_fu_1635_p2 mul_32s_32s_32_2_1_U42 add_ln152_7_fu_1769_p2 mul_32s_32s_32_2_1_U43 sel_tmp130_fu_1775_p2 add_ln132_1_fu_1191_p2 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U45 add_ln152_8_fu_1397_p2 mul_32s_32s_32_2_1_U46 sel_tmp139_fu_1403_p2 mul_32s_32s_32_2_1_U47 sel_tmp145_fu_1487_p2 mul_32s_32s_32_2_1_U48 add_ln152_9_fu_1498_p2 mul_32s_32s_32_2_1_U49 sel_tmp148_fu_1641_p2 mul_32s_32s_32_2_1_U50 sel_tmp154_fu_1652_p2 mul_32s_32s_32_2_1_U51 add_ln152_10_fu_1793_p2 mul_32s_32s_32_2_1_U52 sel_tmp157_fu_1799_p2 add_ln132_2_fu_1206_p2 mul_32s_32s_32_2_1_U18 mul_32s_32s_32_2_1_U53 add_ln152_11_fu_1511_p2 mul_32s_32s_32_2_1_U19 sel_tmp166_fu_1517_p2 mul_32s_32s_32_2_1_U20 sel_tmp172_fu_1658_p2 mul_32s_32s_32_2_1_U21 add_ln152_12_fu_1669_p2 mul_32s_32s_32_2_1_U22 sel_tmp175_fu_1812_p2 mul_32s_32s_32_2_1_U23 sel_tmp181_fu_1823_p2 mul_32s_32s_32_2_1_U24 add_ln152_13_fu_1957_p2 mul_32s_32s_32_2_1_U25 sel_tmp184_fu_1963_p2 add_ln132_3_fu_1216_p2 mul_32s_32s_32_2_1_U26 mul_32s_32s_32_2_1_U27 add_ln152_14_fu_1537_p2 mul_32s_32s_32_2_1_U28 sel_tmp193_fu_1543_p2 mul_32s_32s_32_2_1_U29 sel_tmp199_fu_1675_p2 mul_32s_32s_32_2_1_U30 add_ln152_15_fu_1686_p2 mul_32s_32s_32_2_1_U31 sel_tmp202_fu_1829_p2 mul_32s_32s_32_2_1_U32 sel_tmp208_fu_1840_p2 mul_32s_32s_32_2_1_U33 add_ln152_16_fu_1981_p2 mul_32s_32s_32_2_1_U34 sel_tmp211_fu_1987_p2 add_ln132_4_fu_1226_p2 mul_32s_32s_32_2_1_U35 mul_32s_32s_32_2_1_U36 add_ln152_17_fu_1699_p2 mul_32s_32s_32_2_1_U37 sel_tmp220_fu_1705_p2 mul_32s_32s_32_2_1_U38 sel_tmp226_fu_1846_p2 mul_32s_32s_32_2_1_U39 add_ln152_18_fu_1857_p2 mul_32s_32s_32_2_1_U40 sel_tmp229_fu_2000_p2 mul_32s_32s_32_2_1_U41 sel_tmp235_fu_2011_p2 mul_32s_32s_32_2_1_U42 add_ln152_19_fu_2145_p2 mul_32s_32s_32_2_1_U43 sel_tmp238_fu_2151_p2 add_ln132_5_fu_1236_p2 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U45 add_ln152_20_fu_1725_p2 mul_32s_32s_32_2_1_U46 sel_tmp247_fu_1731_p2 mul_32s_32s_32_2_1_U47 sel_tmp253_fu_1863_p2 mul_32s_32s_32_2_1_U48 add_ln152_21_fu_1874_p2 mul_32s_32s_32_2_1_U49 sel_tmp256_fu_2017_p2 mul_32s_32s_32_2_1_U50 sel_tmp262_fu_2028_p2 mul_32s_32s_32_2_1_U51 add_ln152_22_fu_2169_p2 mul_32s_32s_32_2_1_U52 sel_tmp265_fu_2175_p2 add_ln132_6_fu_1304_p2 mul_32s_32s_32_2_1_U18 mul_32s_32s_32_2_1_U53 add_ln152_23_fu_1887_p2 mul_32s_32s_32_2_1_U19 sel_tmp274_fu_1893_p2 mul_32s_32s_32_2_1_U20 sel_tmp280_fu_2034_p2 mul_32s_32s_32_2_1_U21 add_ln152_24_fu_2045_p2 mul_32s_32s_32_2_1_U22 sel_tmp283_fu_2188_p2 mul_32s_32s_32_2_1_U23 sel_tmp289_fu_2199_p2 mul_32s_32s_32_2_1_U24 add_ln152_25_fu_2333_p2 mul_32s_32s_32_2_1_U25 sel_tmp292_fu_2339_p2 add_ln132_7_fu_1314_p2 mul_32s_32s_32_2_1_U26 mul_32s_32s_32_2_1_U27 add_ln152_26_fu_1913_p2 mul_32s_32s_32_2_1_U28 sel_tmp301_fu_1919_p2 mul_32s_32s_32_2_1_U29 sel_tmp307_fu_2051_p2 mul_32s_32s_32_2_1_U30 add_ln152_27_fu_2062_p2 mul_32s_32s_32_2_1_U31 sel_tmp310_fu_2205_p2 mul_32s_32s_32_2_1_U32 sel_tmp316_fu_2216_p2 mul_32s_32s_32_2_1_U33 add_ln152_28_fu_2357_p2 mul_32s_32s_32_2_1_U34 sel_tmp319_fu_2363_p2 add_ln132_8_fu_1416_p2 mul_32s_32s_32_2_1_U35 mul_32s_32s_32_2_1_U36 add_ln152_29_fu_2075_p2 mul_32s_32s_32_2_1_U37 sel_tmp328_fu_2081_p2 mul_32s_32s_32_2_1_U38 sel_tmp334_fu_2222_p2 mul_32s_32s_32_2_1_U39 add_ln152_30_fu_2233_p2 mul_32s_32s_32_2_1_U40 sel_tmp337_fu_2376_p2 mul_32s_32s_32_2_1_U41 sel_tmp343_fu_2387_p2 mul_32s_32s_32_2_1_U42 add_ln152_31_fu_2521_p2 mul_32s_32s_32_2_1_U43 sel_tmp346_fu_2527_p2 add_ln132_9_fu_1426_p2 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U45 add_ln152_32_fu_2101_p2 mul_32s_32s_32_2_1_U46 sel_tmp355_fu_2107_p2 mul_32s_32s_32_2_1_U47 sel_tmp361_fu_2239_p2 mul_32s_32s_32_2_1_U48 add_ln152_33_fu_2250_p2 mul_32s_32s_32_2_1_U49 sel_tmp364_fu_2393_p2 mul_32s_32s_32_2_1_U50 sel_tmp370_fu_2404_p2 mul_32s_32s_32_2_1_U51 add_ln152_34_fu_2545_p2 mul_32s_32s_32_2_1_U52 sel_tmp373_fu_2551_p2 add_ln132_10_fu_1556_p2 mul_32s_32s_32_2_1_U18 mul_32s_32s_32_2_1_U53 add_ln152_35_fu_2263_p2 mul_32s_32s_32_2_1_U19 sel_tmp382_fu_2269_p2 mul_32s_32s_32_2_1_U20 sel_tmp388_fu_2410_p2 mul_32s_32s_32_2_1_U21 add_ln152_36_fu_2421_p2 mul_32s_32s_32_2_1_U22 sel_tmp391_fu_2564_p2 mul_32s_32s_32_2_1_U23 sel_tmp397_fu_2575_p2 mul_32s_32s_32_2_1_U24 add_ln152_37_fu_2709_p2 mul_32s_32s_32_2_1_U25 sel_tmp400_fu_2715_p2 add_ln132_11_fu_1566_p2 mul_32s_32s_32_2_1_U26 mul_32s_32s_32_2_1_U27 add_ln152_38_fu_2289_p2 mul_32s_32s_32_2_1_U28 sel_tmp409_fu_2295_p2 mul_32s_32s_32_2_1_U29 sel_tmp415_fu_2427_p2 mul_32s_32s_32_2_1_U30 add_ln152_39_fu_2438_p2 mul_32s_32s_32_2_1_U31 sel_tmp418_fu_2581_p2 mul_32s_32s_32_2_1_U32 sel_tmp424_fu_2592_p2 mul_32s_32s_32_2_1_U33 add_ln152_40_fu_2733_p2 mul_32s_32s_32_2_1_U34 sel_tmp427_fu_2739_p2 add_ln132_12_fu_1744_p2 mul_32s_32s_32_2_1_U35 mul_32s_32s_32_2_1_U36 add_ln152_41_fu_2451_p2 mul_32s_32s_32_2_1_U37 sel_tmp436_fu_2457_p2 mul_32s_32s_32_2_1_U38 sel_tmp442_fu_2598_p2 mul_32s_32s_32_2_1_U39 add_ln152_42_fu_2609_p2 mul_32s_32s_32_2_1_U40 sel_tmp445_fu_2752_p2 mul_32s_32s_32_2_1_U41 sel_tmp451_fu_2763_p2 mul_32s_32s_32_2_1_U42 add_ln152_43_fu_2897_p2 mul_32s_32s_32_2_1_U43 sel_tmp454_fu_2903_p2 add_ln132_13_fu_1754_p2 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U45 add_ln152_44_fu_2477_p2 mul_32s_32s_32_2_1_U46 sel_tmp463_fu_2483_p2 mul_32s_32s_32_2_1_U47 sel_tmp469_fu_2615_p2 mul_32s_32s_32_2_1_U48 add_ln152_45_fu_2626_p2 mul_32s_32s_32_2_1_U49 sel_tmp472_fu_2769_p2 mul_32s_32s_32_2_1_U50 sel_tmp478_fu_2780_p2 mul_32s_32s_32_2_1_U51 add_ln152_46_fu_2921_p2 mul_32s_32s_32_2_1_U52 sel_tmp481_fu_2927_p2 add_ln132_14_fu_1932_p2 mul_32s_32s_32_2_1_U18 mul_32s_32s_32_2_1_U53 add_ln152_47_fu_2639_p2 mul_32s_32s_32_2_1_U19 sel_tmp490_fu_2645_p2 mul_32s_32s_32_2_1_U20 sel_tmp496_fu_2786_p2 mul_32s_32s_32_2_1_U21 add_ln152_48_fu_2797_p2 mul_32s_32s_32_2_1_U22 sel_tmp499_fu_2940_p2 mul_32s_32s_32_2_1_U23 sel_tmp505_fu_2951_p2 mul_32s_32s_32_2_1_U24 add_ln152_49_fu_3085_p2 mul_32s_32s_32_2_1_U25 sel_tmp508_fu_3091_p2 add_ln132_15_fu_1942_p2 mul_32s_32s_32_2_1_U26 mul_32s_32s_32_2_1_U27 add_ln152_50_fu_2665_p2 mul_32s_32s_32_2_1_U28 sel_tmp517_fu_2671_p2 mul_32s_32s_32_2_1_U29 sel_tmp523_fu_2803_p2 mul_32s_32s_32_2_1_U30 add_ln152_51_fu_2814_p2 mul_32s_32s_32_2_1_U31 sel_tmp526_fu_2957_p2 mul_32s_32s_32_2_1_U32 sel_tmp532_fu_2968_p2 mul_32s_32s_32_2_1_U33 add_ln152_52_fu_3109_p2 mul_32s_32s_32_2_1_U34 sel_tmp535_fu_3115_p2 add_ln132_16_fu_2120_p2 mul_32s_32s_32_2_1_U35 mul_32s_32s_32_2_1_U36 add_ln152_53_fu_2827_p2 mul_32s_32s_32_2_1_U37 sel_tmp544_fu_2833_p2 mul_32s_32s_32_2_1_U38 sel_tmp550_fu_2974_p2 mul_32s_32s_32_2_1_U39 add_ln152_54_fu_2985_p2 mul_32s_32s_32_2_1_U40 sel_tmp553_fu_3128_p2 mul_32s_32s_32_2_1_U41 sel_tmp559_fu_3139_p2 mul_32s_32s_32_2_1_U42 add_ln152_55_fu_3253_p2 mul_32s_32s_32_2_1_U43 sel_tmp562_fu_3259_p2 add_ln132_17_fu_2130_p2 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U45 add_ln152_56_fu_2853_p2 mul_32s_32s_32_2_1_U46 sel_tmp571_fu_2859_p2 mul_32s_32s_32_2_1_U47 sel_tmp577_fu_2991_p2 mul_32s_32s_32_2_1_U48 add_ln152_57_fu_3002_p2 mul_32s_32s_32_2_1_U49 sel_tmp580_fu_3145_p2 mul_32s_32s_32_2_1_U50 sel_tmp586_fu_3156_p2 mul_32s_32s_32_2_1_U51 add_ln152_58_fu_3277_p2 mul_32s_32s_32_2_1_U52 sel_tmp589_fu_3283_p2 add_ln132_18_fu_2308_p2 mul_32s_32s_32_2_1_U18 mul_32s_32s_32_2_1_U53 add_ln152_59_fu_3015_p2 mul_32s_32s_32_2_1_U19 sel_tmp598_fu_3021_p2 mul_32s_32s_32_2_1_U20 sel_tmp604_fu_3162_p2 mul_32s_32s_32_2_1_U21 add_ln152_60_fu_3173_p2 mul_32s_32s_32_2_1_U22 sel_tmp607_fu_3296_p2 mul_32s_32s_32_2_1_U23 sel_tmp613_fu_3307_p2 mul_32s_32s_32_2_1_U24 add_ln152_61_fu_3493_p2 mul_32s_32s_32_2_1_U25 sel_tmp616_fu_3499_p2 add_ln132_19_fu_2318_p2 mul_32s_32s_32_2_1_U26 mul_32s_32s_32_2_1_U27 add_ln152_62_fu_3041_p2 mul_32s_32s_32_2_1_U28 sel_tmp625_fu_3047_p2 mul_32s_32s_32_2_1_U29 sel_tmp631_fu_3179_p2 mul_32s_32s_32_2_1_U30 add_ln152_63_fu_3190_p2 mul_32s_32s_32_2_1_U31 sel_tmp634_fu_3313_p2 mul_32s_32s_32_2_1_U32 sel_tmp640_fu_3324_p2 mul_32s_32s_32_2_1_U33 add_ln152_64_fu_3517_p2 mul_32s_32s_32_2_1_U34 sel_tmp643_fu_3523_p2 add_ln132_20_fu_2496_p2 mul_32s_32s_32_2_1_U35 mul_32s_32s_32_2_1_U36 add_ln152_65_fu_3203_p2 mul_32s_32s_32_2_1_U37 sel_tmp652_fu_3209_p2 mul_32s_32s_32_2_1_U38 sel_tmp658_fu_3330_p2 mul_32s_32s_32_2_1_U39 add_ln152_66_fu_3341_p2 mul_32s_32s_32_2_1_U40 sel_tmp661_fu_3536_p2 mul_32s_32s_32_2_1_U41 sel_tmp667_fu_3547_p2 mul_32s_32s_32_2_1_U42 add_ln152_67_fu_3661_p2 mul_32s_32s_32_2_1_U43 sel_tmp670_fu_3667_p2 add_ln132_21_fu_2506_p2 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U45 add_ln152_68_fu_3229_p2 mul_32s_32s_32_2_1_U46 sel_tmp679_fu_3235_p2 mul_32s_32s_32_2_1_U47 sel_tmp685_fu_3347_p2 mul_32s_32s_32_2_1_U48 add_ln152_69_fu_3358_p2 mul_32s_32s_32_2_1_U49 sel_tmp688_fu_3553_p2 mul_32s_32s_32_2_1_U50 sel_tmp694_fu_3564_p2 mul_32s_32s_32_2_1_U51 add_ln152_70_fu_3685_p2 mul_32s_32s_32_2_1_U52 sel_tmp697_fu_3691_p2 add_ln132_22_fu_2684_p2 mul_32s_32s_32_2_1_U18 mul_32s_32s_32_2_1_U53 add_ln152_71_fu_3371_p2 mul_32s_32s_32_2_1_U19 sel_tmp706_fu_3377_p2 mul_32s_32s_32_2_1_U20 sel_tmp712_fu_3570_p2 mul_32s_32s_32_2_1_U21 add_ln152_72_fu_3581_p2 mul_32s_32s_32_2_1_U22 sel_tmp715_fu_3704_p2 mul_32s_32s_32_2_1_U23 sel_tmp721_fu_3715_p2 mul_32s_32s_32_2_1_U24 add_ln152_73_fu_3823_p2 mul_32s_32s_32_2_1_U25 sel_tmp724_fu_3828_p2 add_ln132_23_fu_2694_p2 mul_32s_32s_32_2_1_U26 mul_32s_32s_32_2_1_U27 add_ln152_74_fu_3397_p2 mul_32s_32s_32_2_1_U28 sel_tmp733_fu_3403_p2 mul_32s_32s_32_2_1_U29 sel_tmp739_fu_3587_p2 mul_32s_32s_32_2_1_U30 add_ln152_75_fu_3598_p2 mul_32s_32s_32_2_1_U31 sel_tmp742_fu_3721_p2 mul_32s_32s_32_2_1_U32 sel_tmp748_fu_3732_p2 mul_32s_32s_32_2_1_U33 add_ln152_76_fu_3845_p2 mul_32s_32s_32_2_1_U34 sel_tmp751_fu_3850_p2 add_ln132_24_fu_2872_p2 mul_32s_32s_32_2_1_U35 mul_32s_32s_32_2_1_U36 add_ln152_77_fu_3611_p2 mul_32s_32s_32_2_1_U37 sel_tmp760_fu_3617_p2 mul_32s_32s_32_2_1_U38 sel_tmp766_fu_3738_p2 mul_32s_32s_32_2_1_U39 add_ln152_78_fu_3749_p2 mul_32s_32s_32_2_1_U40 sel_tmp769_fu_3862_p2 mul_32s_32s_32_2_1_U41 sel_tmp775_fu_3873_p2 mul_32s_32s_32_2_1_U42 add_ln152_79_fu_3931_p2 mul_32s_32s_32_2_1_U43 sel_tmp778_fu_3936_p2 add_ln132_25_fu_2882_p2 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U45 add_ln152_80_fu_3637_p2 mul_32s_32s_32_2_1_U46 sel_tmp787_fu_3643_p2 mul_32s_32s_32_2_1_U47 sel_tmp793_fu_3755_p2 mul_32s_32s_32_2_1_U48 add_ln152_81_fu_3766_p2 mul_32s_32s_32_2_1_U49 sel_tmp796_fu_3879_p2 mul_32s_32s_32_2_1_U50 sel_tmp802_fu_3890_p2 mul_32s_32s_32_2_1_U51 add_ln152_82_fu_3953_p2 mul_32s_32s_32_2_1_U52 sel_tmp805_fu_3958_p2 add_ln132_26_fu_3060_p2 mul_32s_32s_32_2_1_U55 mul_32s_32s_32_2_1_U56 add_ln152_83_fu_3778_p2 mul_32s_32s_32_2_1_U57 sel_tmp814_fu_3783_p2 mul_32s_32s_32_2_1_U58 sel_tmp820_fu_3896_p2 mul_32s_32s_32_2_1_U59 add_ln152_84_fu_3906_p2 mul_32s_32s_32_2_1_U60 sel_tmp823_fu_3970_p2 mul_32s_32s_32_2_1_U61 sel_tmp829_fu_3980_p2 mul_32s_32s_32_2_1_U62 add_ln152_85_fu_4012_p2 mul_32s_32s_32_2_1_U63 sel_tmp832_fu_4017_p2 add_ln132_27_fu_3070_p2 mul_32s_32s_32_2_1_U64 mul_32s_32s_32_2_1_U65 add_ln150_fu_3801_p2 mul_32s_32s_32_2_1_U66 sel_tmp841_fu_3806_p2 mul_32s_32s_32_2_1_U67 sel_tmp847_fu_3911_p2 mul_32s_32s_32_2_1_U68 add_ln150_1_fu_3921_p2 mul_32s_32s_32_2_1_U69 sel_tmp850_fu_3985_p2 mul_32s_32s_32_2_1_U70 add_ln160_fu_3995_p2 mul_32s_32s_32_2_1_U71 add_ln152_86_fu_4029_p2 mul_32s_32s_32_2_1_U72 add_ln152_87_fu_4046_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_example_Pipeline_SENDING_OUTPUT_fu_251</InstName>
                    <ModuleName>example_Pipeline_SENDING_OUTPUT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>251</ID>
                    <BindInstances>add_ln269_fu_181_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>local_in_buffer_U local_out_buffer_U kernel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>example_Pipeline_KENEL_INIT</Name>
            <Loops>
                <KENEL_INIT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.602</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KENEL_INIT>
                        <Name>KENEL_INIT</Name>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </KENEL_INIT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KENEL_INIT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_74_p2" SOURCE="hls/example.cpp:33" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>example_Pipeline_RECEIVING_INPUT</Name>
            <Loops>
                <RECEIVING_INPUT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.030</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RECEIVING_INPUT>
                        <Name>RECEIVING_INPUT</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RECEIVING_INPUT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECEIVING_INPUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_224_p2" SOURCE="hls/example.cpp:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECEIVING_INPUT" OPTYPE="add" PRAGMA="" RTLNAME="jj_2_fu_233_p2" SOURCE="hls/example.cpp:59" URAM="0" VARIABLE="jj_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>example_Pipeline_Clear_dst</Name>
            <Loops>
                <Clear_dst/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>902</Best-caseLatency>
                    <Average-caseLatency>902</Average-caseLatency>
                    <Worst-caseLatency>902</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>902</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Clear_dst>
                        <Name>Clear_dst</Name>
                        <TripCount>900</TripCount>
                        <Latency>900</Latency>
                        <AbsoluteTimeLatency>9.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Clear_dst>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Clear_dst" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_60_p2" SOURCE="hls/example.cpp:99" URAM="0" VARIABLE="add_ln99"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>example_Pipeline_convR</Name>
            <Loops>
                <convR/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.223</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>459</Best-caseLatency>
                    <Average-caseLatency>459</Average-caseLatency>
                    <Worst-caseLatency>459</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>459</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <convR>
                        <Name>convR</Name>
                        <TripCount>30</TripCount>
                        <Latency>457</Latency>
                        <AbsoluteTimeLatency>4.570 us</AbsoluteTimeLatency>
                        <PipelineII>15</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </convR>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>165</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>75</UTIL_DSP>
                    <FF>18526</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>18916</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>35</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_1092_p2" SOURCE="hls/example.cpp:130" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="sub" PRAGMA="" RTLNAME="empty_13_fu_1122_p2" SOURCE="hls/example.cpp:130" URAM="0" VARIABLE="empty_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U18" SOURCE="hls/example.cpp:160" URAM="0" VARIABLE="mul_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U54" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_1253_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U19" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_1_fu_1272_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U20" SOURCE="hls/example.cpp:148" URAM="0" VARIABLE="sel_tmp64_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp64_fu_1329_p2" SOURCE="hls/example.cpp:148" URAM="0" VARIABLE="sel_tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U21" SOURCE="hls/example.cpp:165" URAM="0" VARIABLE="mul_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_1341_p2" SOURCE="hls/example.cpp:165" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U22" SOURCE="hls/example.cpp:148" URAM="0" VARIABLE="sel_tmp67_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp67_fu_1436_p2" SOURCE="hls/example.cpp:148" URAM="0" VARIABLE="sel_tmp67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U23" SOURCE="hls/example.cpp:148" URAM="0" VARIABLE="sel_tmp73_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp73_fu_1447_p2" SOURCE="hls/example.cpp:148" URAM="0" VARIABLE="sel_tmp73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U24" SOURCE="hls/example.cpp:165" URAM="0" VARIABLE="mul_ln165_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_1581_p2" SOURCE="hls/example.cpp:165" URAM="0" VARIABLE="add_ln165_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U25" SOURCE="hls/example.cpp:148" URAM="0" VARIABLE="sel_tmp76_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp76_fu_1587_p2" SOURCE="hls/example.cpp:148" URAM="0" VARIABLE="sel_tmp76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U26" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U27" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_2_fu_1285_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U28" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp85_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp85_fu_1291_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U29" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp91_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp91_fu_1347_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U30" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_3_fu_1358_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U31" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp94_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp94_fu_1453_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U32" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp100_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp100_fu_1464_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U33" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_4_fu_1605_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U34" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp103_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp103_fu_1611_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_1181_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U35" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U36" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_5_fu_1371_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U37" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp112_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp112_fu_1377_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U38" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp118_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp118_fu_1470_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U39" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_6_fu_1481_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U40" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp121_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp121_fu_1624_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U41" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp127_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp127_fu_1635_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_7_fu_1769_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp130_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp130_fu_1775_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_1_fu_1191_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_8_fu_1397_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp139_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp139_fu_1403_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp145_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp145_fu_1487_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_9_fu_1498_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp148_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp148_fu_1641_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp154_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp154_fu_1652_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_10_fu_1793_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp157_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp157_fu_1799_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_2_fu_1206_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U18" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U53" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_11_fu_1511_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U19" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp166_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp166_fu_1517_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U20" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp172_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp172_fu_1658_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U21" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_12_fu_1669_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U22" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp175_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp175_fu_1812_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U23" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp181_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp181_fu_1823_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U24" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_13_fu_1957_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U25" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp184_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp184_fu_1963_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_3_fu_1216_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U26" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U27" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_14_fu_1537_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U28" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp193_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp193_fu_1543_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U29" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp199_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp199_fu_1675_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U30" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_15_fu_1686_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U31" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp202_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp202_fu_1829_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U32" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp208_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp208_fu_1840_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U33" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_16_fu_1981_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U34" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp211_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp211_fu_1987_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_4_fu_1226_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U35" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U36" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_17_fu_1699_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U37" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp220_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp220_fu_1705_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U38" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp226_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp226_fu_1846_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U39" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_18_fu_1857_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U40" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp229_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp229_fu_2000_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U41" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp235_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp235_fu_2011_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_19_fu_2145_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp238_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp238_fu_2151_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_5_fu_1236_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_20_fu_1725_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp247_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp247_fu_1731_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp253_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp253_fu_1863_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_21_fu_1874_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp256_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp256_fu_2017_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp262_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp262_fu_2028_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_22_fu_2169_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp265_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp265_fu_2175_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_6_fu_1304_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U18" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U53" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_23_fu_1887_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U19" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp274_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp274_fu_1893_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U20" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp280_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp280_fu_2034_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U21" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_24_fu_2045_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U22" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp283_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp283_fu_2188_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U23" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp289_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp289_fu_2199_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U24" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_25_fu_2333_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U25" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp292_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp292_fu_2339_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_7_fu_1314_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U26" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U27" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_26_fu_1913_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U28" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp301_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp301_fu_1919_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U29" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp307_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp307_fu_2051_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U30" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_27_fu_2062_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U31" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp310_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp310_fu_2205_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U32" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp316_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp316_fu_2216_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U33" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_28_fu_2357_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U34" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp319_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp319_fu_2363_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_8_fu_1416_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U35" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U36" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_29_fu_2075_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U37" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp328_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp328_fu_2081_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U38" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp334_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp334_fu_2222_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U39" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_30_fu_2233_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U40" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp337_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp337_fu_2376_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U41" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp343_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp343_fu_2387_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_31_fu_2521_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp346_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp346_fu_2527_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_9_fu_1426_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_32_fu_2101_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp355_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp355_fu_2107_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp361_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp361_fu_2239_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_33_fu_2250_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp364_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp364_fu_2393_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp370_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp370_fu_2404_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_34_fu_2545_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp373_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp373_fu_2551_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_10_fu_1556_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U18" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U53" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_35_fu_2263_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U19" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp382_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp382_fu_2269_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U20" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp388_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp388_fu_2410_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U21" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_36_fu_2421_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U22" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp391_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp391_fu_2564_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U23" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp397_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp397_fu_2575_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U24" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_37_fu_2709_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U25" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp400_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp400_fu_2715_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_11_fu_1566_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U26" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U27" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_38_fu_2289_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U28" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp409_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp409_fu_2295_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U29" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp415_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp415_fu_2427_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U30" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_39_fu_2438_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U31" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp418_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp418_fu_2581_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U32" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp424_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp424_fu_2592_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U33" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_40_fu_2733_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U34" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp427_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp427_fu_2739_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_12_fu_1744_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U35" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U36" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_41_fu_2451_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U37" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp436_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp436_fu_2457_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U38" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp442_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp442_fu_2598_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U39" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_42_fu_2609_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U40" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp445_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp445_fu_2752_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U41" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp451_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp451_fu_2763_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_43_fu_2897_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp454_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp454_fu_2903_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_13_fu_1754_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_44_fu_2477_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp463_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp463_fu_2483_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp469_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp469_fu_2615_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_45_fu_2626_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp472_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp472_fu_2769_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp478_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp478_fu_2780_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_46_fu_2921_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp481_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp481_fu_2927_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_14_fu_1932_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U18" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U53" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_47_fu_2639_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U19" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp490_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp490_fu_2645_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U20" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp496_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp496_fu_2786_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U21" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_48_fu_2797_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U22" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp499_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp499_fu_2940_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U23" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp505_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp505_fu_2951_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U24" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_49_fu_3085_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U25" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp508_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp508_fu_3091_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_15_fu_1942_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U26" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U27" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_50_fu_2665_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U28" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp517_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp517_fu_2671_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U29" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp523_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp523_fu_2803_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U30" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_51_fu_2814_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U31" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp526_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp526_fu_2957_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U32" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp532_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp532_fu_2968_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U33" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_52_fu_3109_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U34" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp535_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp535_fu_3115_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_16_fu_2120_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U35" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U36" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_53_fu_2827_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U37" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp544_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp544_fu_2833_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U38" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp550_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp550_fu_2974_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U39" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_54_fu_2985_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U40" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp553_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp553_fu_3128_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U41" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp559_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp559_fu_3139_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_55_fu_3253_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp562_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp562_fu_3259_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_17_fu_2130_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_56_fu_2853_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp571_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp571_fu_2859_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp577_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp577_fu_2991_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_57_fu_3002_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp580_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp580_fu_3145_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp586_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp586_fu_3156_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_58_fu_3277_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp589_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp589_fu_3283_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_18_fu_2308_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U18" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U53" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_59_fu_3015_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U19" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp598_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp598_fu_3021_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U20" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp604_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp604_fu_3162_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U21" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_60_fu_3173_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U22" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp607_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp607_fu_3296_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U23" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp613_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp613_fu_3307_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U24" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_61_fu_3493_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U25" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp616_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp616_fu_3499_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_19_fu_2318_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U26" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U27" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_62_fu_3041_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U28" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp625_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp625_fu_3047_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U29" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp631_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp631_fu_3179_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U30" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_63_fu_3190_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U31" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp634_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp634_fu_3313_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U32" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp640_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp640_fu_3324_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U33" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_64_fu_3517_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U34" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp643_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp643_fu_3523_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_20_fu_2496_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U35" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U36" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_65_fu_3203_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U37" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp652_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp652_fu_3209_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U38" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp658_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp658_fu_3330_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U39" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_66_fu_3341_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U40" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp661_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp661_fu_3536_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U41" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp667_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp667_fu_3547_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_67_fu_3661_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp670_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp670_fu_3667_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_21_fu_2506_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_68_fu_3229_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp679_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp679_fu_3235_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp685_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp685_fu_3347_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_69_fu_3358_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp688_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp688_fu_3553_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp694_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp694_fu_3564_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_70_fu_3685_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp697_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp697_fu_3691_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_22_fu_2684_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U18" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U53" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_71_fu_3371_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U19" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp706_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp706_fu_3377_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U20" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp712_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp712_fu_3570_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U21" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_72_fu_3581_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U22" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp715_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp715_fu_3704_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U23" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp721_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp721_fu_3715_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U24" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_73_fu_3823_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U25" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp724_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp724_fu_3828_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_23_fu_2694_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U26" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U27" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_74_fu_3397_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U28" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp733_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp733_fu_3403_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U29" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp739_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp739_fu_3587_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U30" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_75_fu_3598_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U31" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp742_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp742_fu_3721_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U32" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp748_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp748_fu_3732_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U33" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_76_fu_3845_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U34" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp751_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp751_fu_3850_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_24_fu_2872_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U35" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U36" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_77_fu_3611_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U37" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp760_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp760_fu_3617_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U38" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp766_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp766_fu_3738_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U39" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_78_fu_3749_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U40" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp769_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp769_fu_3862_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U41" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp775_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp775_fu_3873_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_79_fu_3931_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp778_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp778_fu_3936_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_25_fu_2882_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp784"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_80_fu_3637_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp787_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp787_fu_3643_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp787"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp793_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp793_fu_3755_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_81_fu_3766_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp796_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp796_fu_3879_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp796"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp802_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp802_fu_3890_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp802"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_82_fu_3953_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp805_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp805_fu_3958_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp805"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_26_fu_3060_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U55" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp811"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U56" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_83_fu_3778_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U57" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp814_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp814_fu_3783_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp814"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U58" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp820_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp820_fu_3896_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp820"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U59" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_84_fu_3906_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U60" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp823_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp823_fu_3970_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp823"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U61" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp829_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp829_fu_3980_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp829"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U62" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_85_fu_4012_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U63" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp832_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp832_fu_4017_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="sel_tmp832"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_27_fu_3070_p2" SOURCE="hls/example.cpp:132" URAM="0" VARIABLE="add_ln132_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U64" SOURCE="hls/example.cpp:150" URAM="0" VARIABLE="sel_tmp838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U65" SOURCE="hls/example.cpp:150" URAM="0" VARIABLE="mul_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_3801_p2" SOURCE="hls/example.cpp:150" URAM="0" VARIABLE="add_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U66" SOURCE="hls/example.cpp:150" URAM="0" VARIABLE="sel_tmp841_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp841_fu_3806_p2" SOURCE="hls/example.cpp:150" URAM="0" VARIABLE="sel_tmp841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U67" SOURCE="hls/example.cpp:150" URAM="0" VARIABLE="sel_tmp847_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp847_fu_3911_p2" SOURCE="hls/example.cpp:150" URAM="0" VARIABLE="sel_tmp847"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U68" SOURCE="hls/example.cpp:150" URAM="0" VARIABLE="mul_ln150_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_1_fu_3921_p2" SOURCE="hls/example.cpp:150" URAM="0" VARIABLE="add_ln150_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U69" SOURCE="hls/example.cpp:150" URAM="0" VARIABLE="sel_tmp850_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp850_fu_3985_p2" SOURCE="hls/example.cpp:150" URAM="0" VARIABLE="sel_tmp850"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U70" SOURCE="hls/example.cpp:160" URAM="0" VARIABLE="mul_ln160_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_3995_p2" SOURCE="hls/example.cpp:160" URAM="0" VARIABLE="add_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U71" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_86_fu_4029_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="convR" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U72" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="mul_ln152_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_87_fu_4046_p2" SOURCE="hls/example.cpp:152" URAM="0" VARIABLE="add_ln152_87"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>example_Pipeline_SENDING_OUTPUT</Name>
            <Loops>
                <SENDING_OUTPUT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SENDING_OUTPUT>
                        <Name>SENDING_OUTPUT</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SENDING_OUTPUT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>224</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SENDING_OUTPUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_181_p2" SOURCE="hls/example.cpp:269" URAM="0" VARIABLE="add_ln269"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>example</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.223</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <DSP>165</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>75</UTIL_DSP>
                    <FF>19277</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>19835</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>37</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_in_buffer_U" SOURCE="hls/example.cpp:26" URAM="0" VARIABLE="local_in_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="local_out_buffer_U" SOURCE="hls/example.cpp:27" URAM="0" VARIABLE="local_out_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="kernel_U" SOURCE="hls/example.cpp:28" URAM="0" VARIABLE="kernel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export display_name="example1" version="0.0.1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="A" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="B" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_EN" access="RW" description="Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_ST" access="RTOW" description="Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:A:B</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="A_">
            <ports>
                <port>A_TDATA</port>
                <port>A_TDEST</port>
                <port>A_TID</port>
                <port>A_TKEEP</port>
                <port>A_TLAST</port>
                <port>A_TREADY</port>
                <port>A_TSTRB</port>
                <port>A_TUSER</port>
                <port>A_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="B_">
            <ports>
                <port>B_TDATA</port>
                <port>B_TDEST</port>
                <port>B_TID</port>
                <port>B_TKEEP</port>
                <port>B_TLAST</port>
                <port>B_TREADY</port>
                <port>B_TSTRB</port>
                <port>B_TUSER</port>
                <port>B_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="B"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="A">both, 32, 6, 5, 4, 1, 1, 4, 2, 1</column>
                    <column name="B">both, 32, 6, 5, 4, 1, 1, 4, 2, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="B">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="A">A, interface</column>
                    <column name="B">B, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="hls/example.cpp:21" status="valid" parentFunction="example" variable="A" isDirective="0" options="axis port=A"/>
        <Pragma type="interface" location="hls/example.cpp:22" status="valid" parentFunction="example" variable="B" isDirective="0" options="axis port=B"/>
        <Pragma type="interface" location="hls/example.cpp:23" status="valid" parentFunction="example" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="unroll" location="hls/example.cpp:137" status="valid" parentFunction="example" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

