m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/simulation/modelsim
vsdram_sdram_controller
Z1 !s110 1623189479
!i10b 1
!s100 `BjE3;aU`kdeBBdj34DUC0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IQ5f[E<alAVJEl:7=@joK23
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1623100473
Z5 8C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v
Z6 FC:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v
!i122 66
L0 159 550
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1623189479.000000
Z9 !s107 C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v|
Z10 !s90 -reportprogress|300|C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v|-work|sdram_controller|
!i113 1
Z11 o-work sdram_controller
Z12 tCvgOpt 0
vsdram_sdram_controller_input_efifo_module
R1
!i10b 1
!s100 J8OX7[7kF>BNelhCRjKZo2
R2
I@iB;=z>=B_<PjXYR=imBz0
R3
R0
R4
R5
R6
!i122 66
L0 21 128
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vsdram_sdram_controller_test_component
R1
!i10b 1
!s100 @a1@Z8NSO2W9RQ?mXJam20
R2
IVz3YTb0ko]CNi][GN0JF90
R3
R0
R4
Z13 8C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v
Z14 FC:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v
!i122 67
L0 114 161
R7
r1
!s85 0
31
R8
!s107 C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v|
Z15 !s90 -reportprogress|300|C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v|-work|sdram_controller|
!i113 1
R11
R12
vsdram_sdram_controller_test_component_ram_module
R1
!i10b 1
!s100 OdAG6jH?D=6MjJilJ^OX;2
R2
IeF]Efe`bO>PzGeP]SOa<g0
R3
R0
R4
R13
R14
!i122 67
L0 21 83
R7
r1
!s85 0
31
R8
Z16 !s107 C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v|
R15
!i113 1
R11
R12
