
STM32F446RE_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aba4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b44  0800ad78  0800ad78  0000bd78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8bc  0800b8bc  0000d1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b8bc  0800b8bc  0000c8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8c4  0800b8c4  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8c4  0800b8c4  0000c8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b8c8  0800b8c8  0000c8c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800b8cc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000445c  200001e8  0800bab4  0000d1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004644  0800bab4  0000d644  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019ddf  00000000  00000000  0000d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000439f  00000000  00000000  00026ff7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001778  00000000  00000000  0002b398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001232  00000000  00000000  0002cb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000282f6  00000000  00000000  0002dd42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000235da  00000000  00000000  00056038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ead4f  00000000  00000000  00079612  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164361  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007308  00000000  00000000  001643a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0016b6ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ad5c 	.word	0x0800ad5c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	0800ad5c 	.word	0x0800ad5c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f26:	4b21      	ldr	r3, [pc, #132]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f28:	4a21      	ldr	r2, [pc, #132]	@ (8000fb0 <MX_ADC1_Init+0x9c>)
 8000f2a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8000f2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f2e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f32:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f34:	4b1d      	ldr	r3, [pc, #116]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f40:	4b1a      	ldr	r3, [pc, #104]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f46:	4b19      	ldr	r3, [pc, #100]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f4e:	4b17      	ldr	r3, [pc, #92]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f54:	4b15      	ldr	r3, [pc, #84]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f56:	4a17      	ldr	r2, [pc, #92]	@ (8000fb4 <MX_ADC1_Init+0xa0>)
 8000f58:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f5a:	4b14      	ldr	r3, [pc, #80]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f60:	4b12      	ldr	r3, [pc, #72]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f66:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f74:	480d      	ldr	r0, [pc, #52]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f76:	f002 f88b 	bl	8003090 <HAL_ADC_Init>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f80:	f000 ffd4 	bl	8001f2c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f84:	230c      	movs	r3, #12
 8000f86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000f8c:	2307      	movs	r3, #7
 8000f8e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f90:	463b      	mov	r3, r7
 8000f92:	4619      	mov	r1, r3
 8000f94:	4805      	ldr	r0, [pc, #20]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f96:	f002 fa5d 	bl	8003454 <HAL_ADC_ConfigChannel>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fa0:	f000 ffc4 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fa4:	bf00      	nop
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000204 	.word	0x20000204
 8000fb0:	40012000 	.word	0x40012000
 8000fb4:	0f000001 	.word	0x0f000001

08000fb8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	@ 0x28
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a17      	ldr	r2, [pc, #92]	@ (8001034 <HAL_ADC_MspInit+0x7c>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d127      	bne.n	800102a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	613b      	str	r3, [r7, #16]
 8000fde:	4b16      	ldr	r3, [pc, #88]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8000fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fe2:	4a15      	ldr	r2, [pc, #84]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8000fe4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fe8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8000fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ff2:	613b      	str	r3, [r7, #16]
 8000ff4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	4a0e      	ldr	r2, [pc, #56]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8001000:	f043 0304 	orr.w	r3, r3, #4
 8001004:	6313      	str	r3, [r2, #48]	@ 0x30
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	f003 0304 	and.w	r3, r3, #4
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001012:	2304      	movs	r3, #4
 8001014:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001016:	2303      	movs	r3, #3
 8001018:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	4619      	mov	r1, r3
 8001024:	4805      	ldr	r0, [pc, #20]	@ (800103c <HAL_ADC_MspInit+0x84>)
 8001026:	f002 fd55 	bl	8003ad4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800102a:	bf00      	nop
 800102c:	3728      	adds	r7, #40	@ 0x28
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40012000 	.word	0x40012000
 8001038:	40023800 	.word	0x40023800
 800103c:	40020800 	.word	0x40020800

08001040 <Capsense_AdcOnce>:

extern ADC_HandleTypeDef hadc1; // use ADC handle from main
static uint16_t dry_counts = 3000;
static uint16_t wet_counts = 1110;

uint16_t Capsense_AdcOnce(void) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8001046:	480a      	ldr	r0, [pc, #40]	@ (8001070 <Capsense_AdcOnce+0x30>)
 8001048:	f002 f866 	bl	8003118 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 5);
 800104c:	2105      	movs	r1, #5
 800104e:	4808      	ldr	r0, [pc, #32]	@ (8001070 <Capsense_AdcOnce+0x30>)
 8001050:	f002 f967 	bl	8003322 <HAL_ADC_PollForConversion>
	uint16_t v = HAL_ADC_GetValue(&hadc1);
 8001054:	4806      	ldr	r0, [pc, #24]	@ (8001070 <Capsense_AdcOnce+0x30>)
 8001056:	f002 f9ef 	bl	8003438 <HAL_ADC_GetValue>
 800105a:	4603      	mov	r3, r0
 800105c:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc1);
 800105e:	4804      	ldr	r0, [pc, #16]	@ (8001070 <Capsense_AdcOnce+0x30>)
 8001060:	f002 f92c 	bl	80032bc <HAL_ADC_Stop>
	return v;
 8001064:	88fb      	ldrh	r3, [r7, #6]
}
 8001066:	4618      	mov	r0, r3
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000204 	.word	0x20000204

08001074 <Capsense_AdcReadAvg>:

uint16_t Capsense_AdcReadAvg(uint8_t samples) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
	uint32_t acc = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < samples; i++) {
 8001082:	2300      	movs	r3, #0
 8001084:	72fb      	strb	r3, [r7, #11]
 8001086:	e009      	b.n	800109c <Capsense_AdcReadAvg+0x28>
		acc += Capsense_AdcOnce();
 8001088:	f7ff ffda 	bl	8001040 <Capsense_AdcOnce>
 800108c:	4603      	mov	r3, r0
 800108e:	461a      	mov	r2, r3
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	4413      	add	r3, r2
 8001094:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < samples; i++) {
 8001096:	7afb      	ldrb	r3, [r7, #11]
 8001098:	3301      	adds	r3, #1
 800109a:	72fb      	strb	r3, [r7, #11]
 800109c:	7afa      	ldrb	r2, [r7, #11]
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d3f1      	bcc.n	8001088 <Capsense_AdcReadAvg+0x14>
	}
	return (uint16_t) (acc / samples);
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ac:	b29b      	uxth	r3, r3
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <Capsense_GetMoisture>:

float Capsense_AdcToVolt(uint16_t counts) {
	return (3.3f * counts) / 4095.0f;
}

float Capsense_GetMoisture() {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
	uint16_t raw = Capsense_AdcReadAvg(16);
 80010be:	2010      	movs	r0, #16
 80010c0:	f7ff ffd8 	bl	8001074 <Capsense_AdcReadAvg>
 80010c4:	4603      	mov	r3, r0
 80010c6:	807b      	strh	r3, [r7, #2]
	float pct = 0.0f;
 80010c8:	f04f 0300 	mov.w	r3, #0
 80010cc:	607b      	str	r3, [r7, #4]
	if (dry_counts != wet_counts) {
 80010ce:	4b1f      	ldr	r3, [pc, #124]	@ (800114c <Capsense_GetMoisture+0x94>)
 80010d0:	881a      	ldrh	r2, [r3, #0]
 80010d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001150 <Capsense_GetMoisture+0x98>)
 80010d4:	881b      	ldrh	r3, [r3, #0]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d02f      	beq.n	800113a <Capsense_GetMoisture+0x82>
		pct = 100.0f * (float) (dry_counts - raw)
 80010da:	4b1c      	ldr	r3, [pc, #112]	@ (800114c <Capsense_GetMoisture+0x94>)
 80010dc:	881b      	ldrh	r3, [r3, #0]
 80010de:	461a      	mov	r2, r3
 80010e0:	887b      	ldrh	r3, [r7, #2]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	ee07 3a90 	vmov	s15, r3
 80010e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ec:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001154 <Capsense_GetMoisture+0x9c>
 80010f0:	ee67 6a87 	vmul.f32	s13, s15, s14
				/ (float) (dry_counts - wet_counts);
 80010f4:	4b15      	ldr	r3, [pc, #84]	@ (800114c <Capsense_GetMoisture+0x94>)
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	461a      	mov	r2, r3
 80010fa:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <Capsense_GetMoisture+0x98>)
 80010fc:	881b      	ldrh	r3, [r3, #0]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	ee07 3a90 	vmov	s15, r3
 8001104:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
		pct = 100.0f * (float) (dry_counts - raw)
 8001108:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800110c:	edc7 7a01 	vstr	s15, [r7, #4]
		if (pct < 0.0f)
 8001110:	edd7 7a01 	vldr	s15, [r7, #4]
 8001114:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111c:	d502      	bpl.n	8001124 <Capsense_GetMoisture+0x6c>
			pct = 0.0f;
 800111e:	f04f 0300 	mov.w	r3, #0
 8001122:	607b      	str	r3, [r7, #4]
		if (pct > 100.0f)
 8001124:	edd7 7a01 	vldr	s15, [r7, #4]
 8001128:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001154 <Capsense_GetMoisture+0x9c>
 800112c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001134:	dd01      	ble.n	800113a <Capsense_GetMoisture+0x82>
			pct = 100.0f;
 8001136:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <Capsense_GetMoisture+0xa0>)
 8001138:	607b      	str	r3, [r7, #4]
	}
	return pct;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	ee07 3a90 	vmov	s15, r3
}
 8001140:	eeb0 0a67 	vmov.f32	s0, s15
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000000 	.word	0x20000000
 8001150:	20000002 	.word	0x20000002
 8001154:	42c80000 	.word	0x42c80000
 8001158:	42c80000 	.word	0x42c80000

0800115c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08a      	sub	sp, #40	@ 0x28
 8001160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	613b      	str	r3, [r7, #16]
 8001176:	4b61      	ldr	r3, [pc, #388]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a60      	ldr	r2, [pc, #384]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 800117c:	f043 0304 	orr.w	r3, r3, #4
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b5e      	ldr	r3, [pc, #376]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f003 0304 	and.w	r3, r3, #4
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	4b5a      	ldr	r3, [pc, #360]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	4a59      	ldr	r2, [pc, #356]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 8001198:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800119c:	6313      	str	r3, [r2, #48]	@ 0x30
 800119e:	4b57      	ldr	r3, [pc, #348]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	60bb      	str	r3, [r7, #8]
 80011ae:	4b53      	ldr	r3, [pc, #332]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	4a52      	ldr	r2, [pc, #328]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ba:	4b50      	ldr	r3, [pc, #320]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	4b4c      	ldr	r3, [pc, #304]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	4a4b      	ldr	r2, [pc, #300]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 80011d0:	f043 0302 	orr.w	r3, r3, #2
 80011d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d6:	4b49      	ldr	r3, [pc, #292]	@ (80012fc <MX_GPIO_Init+0x1a0>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BTN_CLICKCOUNTCHECK_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2188      	movs	r1, #136	@ 0x88
 80011e6:	4846      	ldr	r0, [pc, #280]	@ (8001300 <MX_GPIO_Init+0x1a4>)
 80011e8:	f002 fe20 	bl	8003e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RESET_Pin|LCD_A0_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	f44f 7150 	mov.w	r1, #832	@ 0x340
 80011f2:	4844      	ldr	r0, [pc, #272]	@ (8001304 <MX_GPIO_Init+0x1a8>)
 80011f4:	f002 fe1a 	bl	8003e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEVEL_TX_Pin|RELAIS_K1_Pin|LED_RED_Pin|LCD_CS_N_Pin, GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	f242 0158 	movw	r1, #8280	@ 0x2058
 80011fe:	4842      	ldr	r0, [pc, #264]	@ (8001308 <MX_GPIO_Init+0x1ac>)
 8001200:	f002 fe14 	bl	8003e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_SELECT_Pin */
  GPIO_InitStruct.Pin = BTN_SELECT_Pin;
 8001204:	2302      	movs	r3, #2
 8001206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001208:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800120c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800120e:	2302      	movs	r3, #2
 8001210:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_SELECT_GPIO_Port, &GPIO_InitStruct);
 8001212:	f107 0314 	add.w	r3, r7, #20
 8001216:	4619      	mov	r1, r3
 8001218:	4839      	ldr	r0, [pc, #228]	@ (8001300 <MX_GPIO_Init+0x1a4>)
 800121a:	f002 fc5b 	bl	8003ad4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_CLICKCOUNTCHECK_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = BTN_CLICKCOUNTCHECK_Pin|LED_GREEN_Pin;
 800121e:	2388      	movs	r3, #136	@ 0x88
 8001220:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001222:	2301      	movs	r3, #1
 8001224:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122a:	2300      	movs	r3, #0
 800122c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800122e:	f107 0314 	add.w	r3, r7, #20
 8001232:	4619      	mov	r1, r3
 8001234:	4832      	ldr	r0, [pc, #200]	@ (8001300 <MX_GPIO_Init+0x1a4>)
 8001236:	f002 fc4d 	bl	8003ad4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_UP_Pin */
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 800123a:	2310      	movs	r3, #16
 800123c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800123e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001244:	2302      	movs	r3, #2
 8001246:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	4619      	mov	r1, r3
 800124e:	482d      	ldr	r0, [pc, #180]	@ (8001304 <MX_GPIO_Init+0x1a8>)
 8001250:	f002 fc40 	bl	8003ad4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RESET_Pin LCD_A0_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_A0_Pin|LED_BLUE_Pin;
 8001254:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001258:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125a:	2301      	movs	r3, #1
 800125c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001262:	2300      	movs	r3, #0
 8001264:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4619      	mov	r1, r3
 800126c:	4825      	ldr	r0, [pc, #148]	@ (8001304 <MX_GPIO_Init+0x1a8>)
 800126e:	f002 fc31 	bl	8003ad4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 8001272:	2301      	movs	r3, #1
 8001274:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001276:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800127a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800127c:	2302      	movs	r3, #2
 800127e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	4820      	ldr	r0, [pc, #128]	@ (8001308 <MX_GPIO_Init+0x1ac>)
 8001288:	f002 fc24 	bl	8003ad4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEVEL_TX_Pin RELAIS_K1_Pin LED_RED_Pin LCD_CS_N_Pin */
  GPIO_InitStruct.Pin = LEVEL_TX_Pin|RELAIS_K1_Pin|LED_RED_Pin|LCD_CS_N_Pin;
 800128c:	f242 0358 	movw	r3, #8280	@ 0x2058
 8001290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001292:	2301      	movs	r3, #1
 8001294:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129a:	2300      	movs	r3, #0
 800129c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	4818      	ldr	r0, [pc, #96]	@ (8001308 <MX_GPIO_Init+0x1ac>)
 80012a6:	f002 fc15 	bl	8003ad4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEVEL_RX_Pin */
  GPIO_InitStruct.Pin = LEVEL_RX_Pin;
 80012aa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012b0:	2300      	movs	r3, #0
 80012b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012b4:	2302      	movs	r3, #2
 80012b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LEVEL_RX_GPIO_Port, &GPIO_InitStruct);
 80012b8:	f107 0314 	add.w	r3, r7, #20
 80012bc:	4619      	mov	r1, r3
 80012be:	4812      	ldr	r0, [pc, #72]	@ (8001308 <MX_GPIO_Init+0x1ac>)
 80012c0:	f002 fc08 	bl	8003ad4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2100      	movs	r1, #0
 80012c8:	2006      	movs	r0, #6
 80012ca:	f002 fbcc 	bl	8003a66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80012ce:	2006      	movs	r0, #6
 80012d0:	f002 fbe5 	bl	8003a9e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80012d4:	2200      	movs	r2, #0
 80012d6:	2100      	movs	r1, #0
 80012d8:	2007      	movs	r0, #7
 80012da:	f002 fbc4 	bl	8003a66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80012de:	2007      	movs	r0, #7
 80012e0:	f002 fbdd 	bl	8003a9e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2100      	movs	r1, #0
 80012e8:	200a      	movs	r0, #10
 80012ea:	f002 fbbc 	bl	8003a66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80012ee:	200a      	movs	r0, #10
 80012f0:	f002 fbd5 	bl	8003a9e <HAL_NVIC_EnableIRQ>

}
 80012f4:	bf00      	nop
 80012f6:	3728      	adds	r7, #40	@ 0x28
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40023800 	.word	0x40023800
 8001300:	40020800 	.word	0x40020800
 8001304:	40020000 	.word	0x40020000
 8001308:	40020400 	.word	0x40020400

0800130c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001310:	4b12      	ldr	r3, [pc, #72]	@ (800135c <MX_I2C1_Init+0x50>)
 8001312:	4a13      	ldr	r2, [pc, #76]	@ (8001360 <MX_I2C1_Init+0x54>)
 8001314:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001316:	4b11      	ldr	r3, [pc, #68]	@ (800135c <MX_I2C1_Init+0x50>)
 8001318:	4a12      	ldr	r2, [pc, #72]	@ (8001364 <MX_I2C1_Init+0x58>)
 800131a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800131c:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <MX_I2C1_Init+0x50>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001322:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <MX_I2C1_Init+0x50>)
 8001324:	2200      	movs	r2, #0
 8001326:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001328:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <MX_I2C1_Init+0x50>)
 800132a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800132e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001330:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <MX_I2C1_Init+0x50>)
 8001332:	2200      	movs	r2, #0
 8001334:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001336:	4b09      	ldr	r3, [pc, #36]	@ (800135c <MX_I2C1_Init+0x50>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800133c:	4b07      	ldr	r3, [pc, #28]	@ (800135c <MX_I2C1_Init+0x50>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001342:	4b06      	ldr	r3, [pc, #24]	@ (800135c <MX_I2C1_Init+0x50>)
 8001344:	2200      	movs	r2, #0
 8001346:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001348:	4804      	ldr	r0, [pc, #16]	@ (800135c <MX_I2C1_Init+0x50>)
 800134a:	f002 fdbb 	bl	8003ec4 <HAL_I2C_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001354:	f000 fdea 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	2000024c 	.word	0x2000024c
 8001360:	40005400 	.word	0x40005400
 8001364:	000186a0 	.word	0x000186a0

08001368 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b08a      	sub	sp, #40	@ 0x28
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a19      	ldr	r2, [pc, #100]	@ (80013ec <HAL_I2C_MspInit+0x84>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d12c      	bne.n	80013e4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	613b      	str	r3, [r7, #16]
 800138e:	4b18      	ldr	r3, [pc, #96]	@ (80013f0 <HAL_I2C_MspInit+0x88>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001392:	4a17      	ldr	r2, [pc, #92]	@ (80013f0 <HAL_I2C_MspInit+0x88>)
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	6313      	str	r3, [r2, #48]	@ 0x30
 800139a:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <HAL_I2C_MspInit+0x88>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	613b      	str	r3, [r7, #16]
 80013a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013a6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013ac:	2312      	movs	r3, #18
 80013ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b4:	2303      	movs	r3, #3
 80013b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013b8:	2304      	movs	r3, #4
 80013ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	4619      	mov	r1, r3
 80013c2:	480c      	ldr	r0, [pc, #48]	@ (80013f4 <HAL_I2C_MspInit+0x8c>)
 80013c4:	f002 fb86 	bl	8003ad4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013c8:	2300      	movs	r3, #0
 80013ca:	60fb      	str	r3, [r7, #12]
 80013cc:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <HAL_I2C_MspInit+0x88>)
 80013ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d0:	4a07      	ldr	r2, [pc, #28]	@ (80013f0 <HAL_I2C_MspInit+0x88>)
 80013d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80013d8:	4b05      	ldr	r3, [pc, #20]	@ (80013f0 <HAL_I2C_MspInit+0x88>)
 80013da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013e4:	bf00      	nop
 80013e6:	3728      	adds	r7, #40	@ 0x28
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40005400 	.word	0x40005400
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40020400 	.word	0x40020400

080013f8 <Irrigation_Init>:

static bool InWateringWindow(RTC_TimeTypeDef *t);
static bool TankLevelOk(void);
static void PrintSystemStatus(void);

void Irrigation_Init(void) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	lcd_init();
 80013fc:	f006 fc3b 	bl	8007c76 <lcd_init>
	lcd_clear();
 8001400:	f006 fc94 	bl	8007d2c <lcd_clear>
	lcd_show();
 8001404:	f006 fd50 	bl	8007ea8 <lcd_show>
	Settings_Init();
 8001408:	f000 fe7a 	bl	8002100 <Settings_Init>
	HAL_GPIO_WritePin(LEVEL_TX_GPIO_Port, LEVEL_TX_Pin, 1);
 800140c:	2201      	movs	r2, #1
 800140e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001412:	480b      	ldr	r0, [pc, #44]	@ (8001440 <Irrigation_Init+0x48>)
 8001414:	f002 fd0a 	bl	8003e2c <HAL_GPIO_WritePin>
	LED_Set(1, 1, 1);
 8001418:	2201      	movs	r2, #1
 800141a:	2101      	movs	r1, #1
 800141c:	2001      	movs	r0, #1
 800141e:	f000 fb1f 	bl	8001a60 <LED_Set>
	justEnteredState = 1;
 8001422:	4b08      	ldr	r3, [pc, #32]	@ (8001444 <Irrigation_Init+0x4c>)
 8001424:	2201      	movs	r2, #1
 8001426:	701a      	strb	r2, [r3, #0]
	nextCheckTime = g_ms + CHECK_PERIOD_MS;
 8001428:	4b07      	ldr	r3, [pc, #28]	@ (8001448 <Irrigation_Init+0x50>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8001430:	3310      	adds	r3, #16
 8001432:	4a06      	ldr	r2, [pc, #24]	@ (800144c <Irrigation_Init+0x54>)
 8001434:	6013      	str	r3, [r2, #0]
	PrintSystemStatus();
 8001436:	f000 fa8d 	bl	8001954 <PrintSystemStatus>

}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	40020400 	.word	0x40020400
 8001444:	200002a1 	.word	0x200002a1
 8001448:	20004260 	.word	0x20004260
 800144c:	200002bc 	.word	0x200002bc

08001450 <Irrigation_Tick>:

void Irrigation_Tick(void) {
 8001450:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001454:	b08d      	sub	sp, #52	@ 0x34
 8001456:	af04      	add	r7, sp, #16
	//todo implement HW timer for further development
	uint32_t now = g_ms;
 8001458:	4bb0      	ldr	r3, [pc, #704]	@ (800171c <Irrigation_Tick+0x2cc>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	61fb      	str	r3, [r7, #28]
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800145e:	2200      	movs	r2, #0
 8001460:	49af      	ldr	r1, [pc, #700]	@ (8001720 <Irrigation_Tick+0x2d0>)
 8001462:	48b0      	ldr	r0, [pc, #704]	@ (8001724 <Irrigation_Tick+0x2d4>)
 8001464:	f004 fda7 	bl	8005fb6 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001468:	2200      	movs	r2, #0
 800146a:	49af      	ldr	r1, [pc, #700]	@ (8001728 <Irrigation_Tick+0x2d8>)
 800146c:	48ad      	ldr	r0, [pc, #692]	@ (8001724 <Irrigation_Tick+0x2d4>)
 800146e:	f004 fe84 	bl	800617a <HAL_RTC_GetDate>
	const Settings_t *cfg = Settings_Get();
 8001472:	f000 fe4d 	bl	8002110 <Settings_Get>
 8001476:	61b8      	str	r0, [r7, #24]

	switch (currentState) {
 8001478:	4bac      	ldr	r3, [pc, #688]	@ (800172c <Irrigation_Tick+0x2dc>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	2b05      	cmp	r3, #5
 800147e:	f200 8218 	bhi.w	80018b2 <Irrigation_Tick+0x462>
 8001482:	a201      	add	r2, pc, #4	@ (adr r2, 8001488 <Irrigation_Tick+0x38>)
 8001484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001488:	080014a1 	.word	0x080014a1
 800148c:	080014fd 	.word	0x080014fd
 8001490:	08001611 	.word	0x08001611
 8001494:	08001685 	.word	0x08001685
 8001498:	080017ad 	.word	0x080017ad
 800149c:	08001773 	.word	0x08001773
	case STATE_IDLE: {
		if (justEnteredState) {
 80014a0:	4ba3      	ldr	r3, [pc, #652]	@ (8001730 <Irrigation_Tick+0x2e0>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d00a      	beq.n	80014be <Irrigation_Tick+0x6e>
			printf("STATE IDLE\r\n");
 80014a8:	48a2      	ldr	r0, [pc, #648]	@ (8001734 <Irrigation_Tick+0x2e4>)
 80014aa:	f007 fb07 	bl	8008abc <puts>
			LED_Set(1, 0, 1);
 80014ae:	2201      	movs	r2, #1
 80014b0:	2100      	movs	r1, #0
 80014b2:	2001      	movs	r0, #1
 80014b4:	f000 fad4 	bl	8001a60 <LED_Set>
			justEnteredState = 0;
 80014b8:	4b9d      	ldr	r3, [pc, #628]	@ (8001730 <Irrigation_Tick+0x2e0>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	701a      	strb	r2, [r3, #0]
		}
		if ((int32_t) (now - nextCheckTime) >= 0) {
 80014be:	4b9e      	ldr	r3, [pc, #632]	@ (8001738 <Irrigation_Tick+0x2e8>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	69fa      	ldr	r2, [r7, #28]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	db0b      	blt.n	80014e2 <Irrigation_Tick+0x92>
			currentState = STATE_CHECK_CONDITIONS;
 80014ca:	4b98      	ldr	r3, [pc, #608]	@ (800172c <Irrigation_Tick+0x2dc>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	701a      	strb	r2, [r3, #0]
			nextCheckTime = now + CHECK_PERIOD_MS;
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80014d6:	3310      	adds	r3, #16
 80014d8:	4a97      	ldr	r2, [pc, #604]	@ (8001738 <Irrigation_Tick+0x2e8>)
 80014da:	6013      	str	r3, [r2, #0]
			justEnteredState = 1;
 80014dc:	4b94      	ldr	r3, [pc, #592]	@ (8001730 <Irrigation_Tick+0x2e0>)
 80014de:	2201      	movs	r2, #1
 80014e0:	701a      	strb	r2, [r3, #0]
		}

		if (Settings_TakeSelectClick()) {
 80014e2:	f001 f9e9 	bl	80028b8 <Settings_TakeSelectClick>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	f000 81db 	beq.w	80018a4 <Irrigation_Tick+0x454>
			currentState = STATE_SETTINGS;
 80014ee:	4b8f      	ldr	r3, [pc, #572]	@ (800172c <Irrigation_Tick+0x2dc>)
 80014f0:	2205      	movs	r2, #5
 80014f2:	701a      	strb	r2, [r3, #0]
			justEnteredState = 1;
 80014f4:	4b8e      	ldr	r3, [pc, #568]	@ (8001730 <Irrigation_Tick+0x2e0>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	701a      	strb	r2, [r3, #0]
		}
		break;
 80014fa:	e1d3      	b.n	80018a4 <Irrigation_Tick+0x454>
	}

	case STATE_CHECK_CONDITIONS: {

		float moisture = Capsense_GetMoisture();
 80014fc:	f7ff fddc 	bl	80010b8 <Capsense_GetMoisture>
 8001500:	ed87 0a03 	vstr	s0, [r7, #12]
		float temp = readTemp();
 8001504:	f006 fd04 	bl	8007f10 <readTemp>
 8001508:	ed87 0a02 	vstr	s0, [r7, #8]
		bool waterOK = TankLevelOk();
 800150c:	f000 fa10 	bl	8001930 <TankLevelOk>
 8001510:	4603      	mov	r3, r0
 8001512:	71fb      	strb	r3, [r7, #7]
		bool window = InWateringWindow(&sTime);
 8001514:	4882      	ldr	r0, [pc, #520]	@ (8001720 <Irrigation_Tick+0x2d0>)
 8001516:	f000 f9e3 	bl	80018e0 <InWateringWindow>
 800151a:	4603      	mov	r3, r0
 800151c:	71bb      	strb	r3, [r7, #6]

		if (justEnteredState) {
 800151e:	4b84      	ldr	r3, [pc, #528]	@ (8001730 <Irrigation_Tick+0x2e0>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d074      	beq.n	8001610 <Irrigation_Tick+0x1c0>

			Log_Sample(moisture, temp, pumpCyclesSinceLastSample);
 8001526:	4b85      	ldr	r3, [pc, #532]	@ (800173c <Irrigation_Tick+0x2ec>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	4618      	mov	r0, r3
 800152c:	edd7 0a02 	vldr	s1, [r7, #8]
 8001530:	ed97 0a03 	vldr	s0, [r7, #12]
 8001534:	f000 fb1a 	bl	8001b6c <Log_Sample>
			pumpCyclesSinceLastSample = 0;
 8001538:	4b80      	ldr	r3, [pc, #512]	@ (800173c <Irrigation_Tick+0x2ec>)
 800153a:	2200      	movs	r2, #0
 800153c:	801a      	strh	r2, [r3, #0]
			pumpCyclesThisCheck = 0;
 800153e:	4b80      	ldr	r3, [pc, #512]	@ (8001740 <Irrigation_Tick+0x2f0>)
 8001540:	2200      	movs	r2, #0
 8001542:	701a      	strb	r2, [r3, #0]
			justEnteredState = 0;
 8001544:	4b7a      	ldr	r3, [pc, #488]	@ (8001730 <Irrigation_Tick+0x2e0>)
 8001546:	2200      	movs	r2, #0
 8001548:	701a      	strb	r2, [r3, #0]
			printf(
					"STATE CHECK CONDITIONS [%02u:%02u:%02u]: Moisture: %0.2f, Temp: %0.2f\r\n",
					sTime.Hours, sTime.Minutes, sTime.Seconds, moisture, temp);
 800154a:	4b75      	ldr	r3, [pc, #468]	@ (8001720 <Irrigation_Tick+0x2d0>)
 800154c:	781b      	ldrb	r3, [r3, #0]
			printf(
 800154e:	461e      	mov	r6, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds, moisture, temp);
 8001550:	4b73      	ldr	r3, [pc, #460]	@ (8001720 <Irrigation_Tick+0x2d0>)
 8001552:	785b      	ldrb	r3, [r3, #1]
			printf(
 8001554:	4698      	mov	r8, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds, moisture, temp);
 8001556:	4b72      	ldr	r3, [pc, #456]	@ (8001720 <Irrigation_Tick+0x2d0>)
 8001558:	789b      	ldrb	r3, [r3, #2]
			printf(
 800155a:	4699      	mov	r9, r3
 800155c:	68f8      	ldr	r0, [r7, #12]
 800155e:	f7ff f813 	bl	8000588 <__aeabi_f2d>
 8001562:	4604      	mov	r4, r0
 8001564:	460d      	mov	r5, r1
 8001566:	68b8      	ldr	r0, [r7, #8]
 8001568:	f7ff f80e 	bl	8000588 <__aeabi_f2d>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001574:	e9cd 4500 	strd	r4, r5, [sp]
 8001578:	464b      	mov	r3, r9
 800157a:	4642      	mov	r2, r8
 800157c:	4631      	mov	r1, r6
 800157e:	4871      	ldr	r0, [pc, #452]	@ (8001744 <Irrigation_Tick+0x2f4>)
 8001580:	f007 fa34 	bl	80089ec <iprintf>
			if (!waterOK) {
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	f083 0301 	eor.w	r3, r3, #1
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b00      	cmp	r3, #0
 800158e:	d009      	beq.n	80015a4 <Irrigation_Tick+0x154>
				errorCause = ERROR_TANK_EMPTY;
 8001590:	4b6d      	ldr	r3, [pc, #436]	@ (8001748 <Irrigation_Tick+0x2f8>)
 8001592:	2201      	movs	r2, #1
 8001594:	701a      	strb	r2, [r3, #0]
				currentState = STATE_ERROR;
 8001596:	4b65      	ldr	r3, [pc, #404]	@ (800172c <Irrigation_Tick+0x2dc>)
 8001598:	2204      	movs	r2, #4
 800159a:	701a      	strb	r2, [r3, #0]
				justEnteredState = 1;
 800159c:	4b64      	ldr	r3, [pc, #400]	@ (8001730 <Irrigation_Tick+0x2e0>)
 800159e:	2201      	movs	r2, #1
 80015a0:	701a      	strb	r2, [r3, #0]
				break;
 80015a2:	e186      	b.n	80018b2 <Irrigation_Tick+0x462>
			}
			if (!window) {
 80015a4:	79bb      	ldrb	r3, [r7, #6]
 80015a6:	f083 0301 	eor.w	r3, r3, #1
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d006      	beq.n	80015be <Irrigation_Tick+0x16e>
				currentState = STATE_IDLE;
 80015b0:	4b5e      	ldr	r3, [pc, #376]	@ (800172c <Irrigation_Tick+0x2dc>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	701a      	strb	r2, [r3, #0]
				justEnteredState = 1;
 80015b6:	4b5e      	ldr	r3, [pc, #376]	@ (8001730 <Irrigation_Tick+0x2e0>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	701a      	strb	r2, [r3, #0]
				break;
 80015bc:	e179      	b.n	80018b2 <Irrigation_Tick+0x462>
			}

			if (temp < cfg->minTempC) {
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	edd3 7a01 	vldr	s15, [r3, #4]
 80015c4:	ed97 7a02 	vldr	s14, [r7, #8]
 80015c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d0:	d506      	bpl.n	80015e0 <Irrigation_Tick+0x190>
				currentState = STATE_IDLE;
 80015d2:	4b56      	ldr	r3, [pc, #344]	@ (800172c <Irrigation_Tick+0x2dc>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	701a      	strb	r2, [r3, #0]
				justEnteredState = 1;
 80015d8:	4b55      	ldr	r3, [pc, #340]	@ (8001730 <Irrigation_Tick+0x2e0>)
 80015da:	2201      	movs	r2, #1
 80015dc:	701a      	strb	r2, [r3, #0]
				break;
 80015de:	e168      	b.n	80018b2 <Irrigation_Tick+0x462>
			}
			if (moisture >= cfg->moistureMinPct) {
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80015e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80015ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f2:	db06      	blt.n	8001602 <Irrigation_Tick+0x1b2>
				currentState = STATE_IDLE;
 80015f4:	4b4d      	ldr	r3, [pc, #308]	@ (800172c <Irrigation_Tick+0x2dc>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	701a      	strb	r2, [r3, #0]
				justEnteredState = 1;
 80015fa:	4b4d      	ldr	r3, [pc, #308]	@ (8001730 <Irrigation_Tick+0x2e0>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	701a      	strb	r2, [r3, #0]
				break;
 8001600:	e157      	b.n	80018b2 <Irrigation_Tick+0x462>
			}
			// All conditions satisfied start watering
			currentState = STATE_PUMP_ON;
 8001602:	4b4a      	ldr	r3, [pc, #296]	@ (800172c <Irrigation_Tick+0x2dc>)
 8001604:	2202      	movs	r2, #2
 8001606:	701a      	strb	r2, [r3, #0]
			justEnteredState = 1;
 8001608:	4b49      	ldr	r3, [pc, #292]	@ (8001730 <Irrigation_Tick+0x2e0>)
 800160a:	2201      	movs	r2, #1
 800160c:	701a      	strb	r2, [r3, #0]
			break;
 800160e:	e150      	b.n	80018b2 <Irrigation_Tick+0x462>
		}
	}

	case STATE_PUMP_ON: {
		if (justEnteredState) {
 8001610:	4b47      	ldr	r3, [pc, #284]	@ (8001730 <Irrigation_Tick+0x2e0>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d01c      	beq.n	8001652 <Irrigation_Tick+0x202>
			HAL_GPIO_WritePin(RELAIS_K1_GPIO_Port, RELAIS_K1_Pin, GPIO_PIN_SET);
 8001618:	2201      	movs	r2, #1
 800161a:	2108      	movs	r1, #8
 800161c:	484b      	ldr	r0, [pc, #300]	@ (800174c <Irrigation_Tick+0x2fc>)
 800161e:	f002 fc05 	bl	8003e2c <HAL_GPIO_WritePin>
			pumpStartTime = now;
 8001622:	4a4b      	ldr	r2, [pc, #300]	@ (8001750 <Irrigation_Tick+0x300>)
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	6013      	str	r3, [r2, #0]
			pumpCyclesSinceLastSample++;
 8001628:	4b44      	ldr	r3, [pc, #272]	@ (800173c <Irrigation_Tick+0x2ec>)
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	3301      	adds	r3, #1
 800162e:	b29a      	uxth	r2, r3
 8001630:	4b42      	ldr	r3, [pc, #264]	@ (800173c <Irrigation_Tick+0x2ec>)
 8001632:	801a      	strh	r2, [r3, #0]
			justEnteredState = 0;
 8001634:	4b3e      	ldr	r3, [pc, #248]	@ (8001730 <Irrigation_Tick+0x2e0>)
 8001636:	2200      	movs	r2, #0
 8001638:	701a      	strb	r2, [r3, #0]
			pumpCyclesThisCheck++;
 800163a:	4b41      	ldr	r3, [pc, #260]	@ (8001740 <Irrigation_Tick+0x2f0>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	3301      	adds	r3, #1
 8001640:	b2da      	uxtb	r2, r3
 8001642:	4b3f      	ldr	r3, [pc, #252]	@ (8001740 <Irrigation_Tick+0x2f0>)
 8001644:	701a      	strb	r2, [r3, #0]
			printf("STATE PUMP ON:  %u Cycles\r\n", pumpCyclesThisCheck);
 8001646:	4b3e      	ldr	r3, [pc, #248]	@ (8001740 <Irrigation_Tick+0x2f0>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	4619      	mov	r1, r3
 800164c:	4841      	ldr	r0, [pc, #260]	@ (8001754 <Irrigation_Tick+0x304>)
 800164e:	f007 f9cd 	bl	80089ec <iprintf>
		}
		if ((int32_t) (now - pumpStartTime) >= (int32_t) PUMP_ON_MS) {
 8001652:	4b3f      	ldr	r3, [pc, #252]	@ (8001750 <Irrigation_Tick+0x300>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	69fa      	ldr	r2, [r7, #28]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	461a      	mov	r2, r3
 800165c:	f241 3387 	movw	r3, #4999	@ 0x1387
 8001660:	429a      	cmp	r2, r3
 8001662:	f340 8121 	ble.w	80018a8 <Irrigation_Tick+0x458>
			HAL_GPIO_WritePin(RELAIS_K1_GPIO_Port, RELAIS_K1_Pin,
 8001666:	2200      	movs	r2, #0
 8001668:	2108      	movs	r1, #8
 800166a:	4838      	ldr	r0, [pc, #224]	@ (800174c <Irrigation_Tick+0x2fc>)
 800166c:	f002 fbde 	bl	8003e2c <HAL_GPIO_WritePin>
					GPIO_PIN_RESET); // pump OFF
			soakStartTime = now;
 8001670:	4a39      	ldr	r2, [pc, #228]	@ (8001758 <Irrigation_Tick+0x308>)
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	6013      	str	r3, [r2, #0]
			currentState = STATE_SOAK_WAIT;
 8001676:	4b2d      	ldr	r3, [pc, #180]	@ (800172c <Irrigation_Tick+0x2dc>)
 8001678:	2203      	movs	r2, #3
 800167a:	701a      	strb	r2, [r3, #0]
			justEnteredState = 1;
 800167c:	4b2c      	ldr	r3, [pc, #176]	@ (8001730 <Irrigation_Tick+0x2e0>)
 800167e:	2201      	movs	r2, #1
 8001680:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001682:	e111      	b.n	80018a8 <Irrigation_Tick+0x458>
	}
	case STATE_SOAK_WAIT: {
		if (justEnteredState) {
 8001684:	4b2a      	ldr	r3, [pc, #168]	@ (8001730 <Irrigation_Tick+0x2e0>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d005      	beq.n	8001698 <Irrigation_Tick+0x248>
			printf("STATE SOAK WAIT\r\n");
 800168c:	4833      	ldr	r0, [pc, #204]	@ (800175c <Irrigation_Tick+0x30c>)
 800168e:	f007 fa15 	bl	8008abc <puts>
			justEnteredState = 0;
 8001692:	4b27      	ldr	r3, [pc, #156]	@ (8001730 <Irrigation_Tick+0x2e0>)
 8001694:	2200      	movs	r2, #0
 8001696:	701a      	strb	r2, [r3, #0]
		}

		if ((int32_t) (now - soakStartTime) >= (int32_t) SOAK_WAIT_MS) {
 8001698:	4b2f      	ldr	r3, [pc, #188]	@ (8001758 <Irrigation_Tick+0x308>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	69fa      	ldr	r2, [r7, #28]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	461a      	mov	r2, r3
 80016a2:	f241 3387 	movw	r3, #4999	@ 0x1387
 80016a6:	429a      	cmp	r2, r3
 80016a8:	f340 8100 	ble.w	80018ac <Irrigation_Tick+0x45c>
			float moisture = Capsense_GetMoisture();
 80016ac:	f7ff fd04 	bl	80010b8 <Capsense_GetMoisture>
 80016b0:	ed87 0a04 	vstr	s0, [r7, #16]
			printf("STATE SOAK WAIT:  %f\r\n", moisture);
 80016b4:	6938      	ldr	r0, [r7, #16]
 80016b6:	f7fe ff67 	bl	8000588 <__aeabi_f2d>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	4828      	ldr	r0, [pc, #160]	@ (8001760 <Irrigation_Tick+0x310>)
 80016c0:	f007 f994 	bl	80089ec <iprintf>
			if (!TankLevelOk()) {
 80016c4:	f000 f934 	bl	8001930 <TankLevelOk>
 80016c8:	4603      	mov	r3, r0
 80016ca:	f083 0301 	eor.w	r3, r3, #1
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d006      	beq.n	80016e2 <Irrigation_Tick+0x292>
				currentState = STATE_ERROR;
 80016d4:	4b15      	ldr	r3, [pc, #84]	@ (800172c <Irrigation_Tick+0x2dc>)
 80016d6:	2204      	movs	r2, #4
 80016d8:	701a      	strb	r2, [r3, #0]
				errorCause = ERROR_TANK_EMPTY;
 80016da:	4b1b      	ldr	r3, [pc, #108]	@ (8001748 <Irrigation_Tick+0x2f8>)
 80016dc:	2201      	movs	r2, #1
 80016de:	701a      	strb	r2, [r3, #0]
 80016e0:	e043      	b.n	800176a <Irrigation_Tick+0x31a>
			} else if ((moisture < cfg->moistureMaxPct)
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	edd3 7a03 	vldr	s15, [r3, #12]
 80016e8:	ed97 7a04 	vldr	s14, [r7, #16]
 80016ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f4:	d507      	bpl.n	8001706 <Irrigation_Tick+0x2b6>
					&& (pumpCyclesThisCheck < PUMP_CYCLES_MAX)) {
 80016f6:	4b12      	ldr	r3, [pc, #72]	@ (8001740 <Irrigation_Tick+0x2f0>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d803      	bhi.n	8001706 <Irrigation_Tick+0x2b6>
				currentState = STATE_PUMP_ON;
 80016fe:	4b0b      	ldr	r3, [pc, #44]	@ (800172c <Irrigation_Tick+0x2dc>)
 8001700:	2202      	movs	r2, #2
 8001702:	701a      	strb	r2, [r3, #0]
 8001704:	e031      	b.n	800176a <Irrigation_Tick+0x31a>
			} else if (pumpCyclesThisCheck >= PUMP_CYCLES_MAX) {
 8001706:	4b0e      	ldr	r3, [pc, #56]	@ (8001740 <Irrigation_Tick+0x2f0>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	2b02      	cmp	r3, #2
 800170c:	d92a      	bls.n	8001764 <Irrigation_Tick+0x314>
				currentState = STATE_ERROR;
 800170e:	4b07      	ldr	r3, [pc, #28]	@ (800172c <Irrigation_Tick+0x2dc>)
 8001710:	2204      	movs	r2, #4
 8001712:	701a      	strb	r2, [r3, #0]
				errorCause = ERROR_PUMP_OVERRUN;
 8001714:	4b0c      	ldr	r3, [pc, #48]	@ (8001748 <Irrigation_Tick+0x2f8>)
 8001716:	2202      	movs	r2, #2
 8001718:	701a      	strb	r2, [r3, #0]
 800171a:	e026      	b.n	800176a <Irrigation_Tick+0x31a>
 800171c:	20004260 	.word	0x20004260
 8001720:	200002a4 	.word	0x200002a4
 8001724:	200041d8 	.word	0x200041d8
 8001728:	200002b8 	.word	0x200002b8
 800172c:	200002a0 	.word	0x200002a0
 8001730:	200002a1 	.word	0x200002a1
 8001734:	0800ad78 	.word	0x0800ad78
 8001738:	200002bc 	.word	0x200002bc
 800173c:	200002c8 	.word	0x200002c8
 8001740:	200002ca 	.word	0x200002ca
 8001744:	0800ad84 	.word	0x0800ad84
 8001748:	200002a2 	.word	0x200002a2
 800174c:	40020400 	.word	0x40020400
 8001750:	200002c0 	.word	0x200002c0
 8001754:	0800adcc 	.word	0x0800adcc
 8001758:	200002c4 	.word	0x200002c4
 800175c:	0800ade8 	.word	0x0800ade8
 8001760:	0800adfc 	.word	0x0800adfc

			} else {
				currentState = STATE_CHECK_CONDITIONS;
 8001764:	4b55      	ldr	r3, [pc, #340]	@ (80018bc <Irrigation_Tick+0x46c>)
 8001766:	2201      	movs	r2, #1
 8001768:	701a      	strb	r2, [r3, #0]
			}
			justEnteredState = 1;
 800176a:	4b55      	ldr	r3, [pc, #340]	@ (80018c0 <Irrigation_Tick+0x470>)
 800176c:	2201      	movs	r2, #1
 800176e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001770:	e09c      	b.n	80018ac <Irrigation_Tick+0x45c>
	}

	case STATE_SETTINGS: {

		if (justEnteredState) {
 8001772:	4b53      	ldr	r3, [pc, #332]	@ (80018c0 <Irrigation_Tick+0x470>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d007      	beq.n	800178a <Irrigation_Tick+0x33a>
			Settings_Enter();
 800177a:	f000 fcd3 	bl	8002124 <Settings_Enter>
			printf("STATE SETTINGS\r\n");
 800177e:	4851      	ldr	r0, [pc, #324]	@ (80018c4 <Irrigation_Tick+0x474>)
 8001780:	f007 f99c 	bl	8008abc <puts>
			justEnteredState = 0;
 8001784:	4b4e      	ldr	r3, [pc, #312]	@ (80018c0 <Irrigation_Tick+0x470>)
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
		}

		Settings_Tick();
 800178a:	f000 fd0f 	bl	80021ac <Settings_Tick>

		if (Settings_IsDone()) {
 800178e:	f000 fd01 	bl	8002194 <Settings_IsDone>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	f000 808b 	beq.w	80018b0 <Irrigation_Tick+0x460>
			Settings_Leave();
 800179a:	f000 fced 	bl	8002178 <Settings_Leave>
			currentState = STATE_IDLE;
 800179e:	4b47      	ldr	r3, [pc, #284]	@ (80018bc <Irrigation_Tick+0x46c>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	701a      	strb	r2, [r3, #0]
			justEnteredState = 1;
 80017a4:	4b46      	ldr	r3, [pc, #280]	@ (80018c0 <Irrigation_Tick+0x470>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	701a      	strb	r2, [r3, #0]
		}
		break;
 80017aa:	e081      	b.n	80018b0 <Irrigation_Tick+0x460>
	}

	case STATE_ERROR: {

		if (justEnteredState) {
 80017ac:	4b44      	ldr	r3, [pc, #272]	@ (80018c0 <Irrigation_Tick+0x470>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d00c      	beq.n	80017ce <Irrigation_Tick+0x37e>
			printf("STATE ERROR\r\n");
 80017b4:	4844      	ldr	r0, [pc, #272]	@ (80018c8 <Irrigation_Tick+0x478>)
 80017b6:	f007 f981 	bl	8008abc <puts>
			HAL_GPIO_WritePin(RELAIS_K1_GPIO_Port, RELAIS_K1_Pin,
 80017ba:	2200      	movs	r2, #0
 80017bc:	2108      	movs	r1, #8
 80017be:	4843      	ldr	r0, [pc, #268]	@ (80018cc <Irrigation_Tick+0x47c>)
 80017c0:	f002 fb34 	bl	8003e2c <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			LED_Set(1, 1, 1); // all off
 80017c4:	2201      	movs	r2, #1
 80017c6:	2101      	movs	r1, #1
 80017c8:	2001      	movs	r0, #1
 80017ca:	f000 f949 	bl	8001a60 <LED_Set>
		}

		switch (errorCause) {
 80017ce:	4b40      	ldr	r3, [pc, #256]	@ (80018d0 <Irrigation_Tick+0x480>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d002      	beq.n	80017dc <Irrigation_Tick+0x38c>
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d01e      	beq.n	8001818 <Irrigation_Tick+0x3c8>
 80017da:	e05a      	b.n	8001892 <Irrigation_Tick+0x442>
		case ERROR_TANK_EMPTY:
			LED_Blink(LED_BLUE, 500);
 80017dc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80017e0:	2002      	movs	r0, #2
 80017e2:	f000 f96f 	bl	8001ac4 <LED_Blink>
			if (justEnteredState) {
 80017e6:	4b36      	ldr	r3, [pc, #216]	@ (80018c0 <Irrigation_Tick+0x470>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d005      	beq.n	80017fa <Irrigation_Tick+0x3aa>
				printf("--Tank Empty\r\n");
 80017ee:	4839      	ldr	r0, [pc, #228]	@ (80018d4 <Irrigation_Tick+0x484>)
 80017f0:	f007 f964 	bl	8008abc <puts>
				justEnteredState = 0;
 80017f4:	4b32      	ldr	r3, [pc, #200]	@ (80018c0 <Irrigation_Tick+0x470>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
			}
			if (TankLevelOk()) {
 80017fa:	f000 f899 	bl	8001930 <TankLevelOk>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d04d      	beq.n	80018a0 <Irrigation_Tick+0x450>
				errorCause = ERROR_NONE;
 8001804:	4b32      	ldr	r3, [pc, #200]	@ (80018d0 <Irrigation_Tick+0x480>)
 8001806:	2200      	movs	r2, #0
 8001808:	701a      	strb	r2, [r3, #0]
				currentState = STATE_IDLE;
 800180a:	4b2c      	ldr	r3, [pc, #176]	@ (80018bc <Irrigation_Tick+0x46c>)
 800180c:	2200      	movs	r2, #0
 800180e:	701a      	strb	r2, [r3, #0]
				justEnteredState = 1;
 8001810:	4b2b      	ldr	r3, [pc, #172]	@ (80018c0 <Irrigation_Tick+0x470>)
 8001812:	2201      	movs	r2, #1
 8001814:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001816:	e043      	b.n	80018a0 <Irrigation_Tick+0x450>

		case ERROR_PUMP_OVERRUN:
			LED_Blink(LED_RED, 500);
 8001818:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800181c:	2000      	movs	r0, #0
 800181e:	f000 f951 	bl	8001ac4 <LED_Blink>
			if (justEnteredState) {
 8001822:	4b27      	ldr	r3, [pc, #156]	@ (80018c0 <Irrigation_Tick+0x470>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d005      	beq.n	8001836 <Irrigation_Tick+0x3e6>
				printf("--Pump Overrun\r\n");
 800182a:	482b      	ldr	r0, [pc, #172]	@ (80018d8 <Irrigation_Tick+0x488>)
 800182c:	f007 f946 	bl	8008abc <puts>
				justEnteredState = 0;
 8001830:	4b23      	ldr	r3, [pc, #140]	@ (80018c0 <Irrigation_Tick+0x470>)
 8001832:	2200      	movs	r2, #0
 8001834:	701a      	strb	r2, [r3, #0]
			}
			if (Settings_TakeSelectClick()) {
 8001836:	f001 f83f 	bl	80028b8 <Settings_TakeSelectClick>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d00b      	beq.n	8001858 <Irrigation_Tick+0x408>
				errorCause = ERROR_NONE;
 8001840:	4b23      	ldr	r3, [pc, #140]	@ (80018d0 <Irrigation_Tick+0x480>)
 8001842:	2200      	movs	r2, #0
 8001844:	701a      	strb	r2, [r3, #0]
				pumpCyclesThisCheck = 0;
 8001846:	4b25      	ldr	r3, [pc, #148]	@ (80018dc <Irrigation_Tick+0x48c>)
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
				currentState = STATE_IDLE;
 800184c:	4b1b      	ldr	r3, [pc, #108]	@ (80018bc <Irrigation_Tick+0x46c>)
 800184e:	2200      	movs	r2, #0
 8001850:	701a      	strb	r2, [r3, #0]
				justEnteredState = 1;
 8001852:	4b1b      	ldr	r3, [pc, #108]	@ (80018c0 <Irrigation_Tick+0x470>)
 8001854:	2201      	movs	r2, #1
 8001856:	701a      	strb	r2, [r3, #0]
			}
			float moisture = Capsense_GetMoisture();
 8001858:	f7ff fc2e 	bl	80010b8 <Capsense_GetMoisture>
 800185c:	ed87 0a05 	vstr	s0, [r7, #20]
			if (moisture > cfg->moistureMaxPct + 5.0f) { // hysteresis
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	edd3 7a03 	vldr	s15, [r3, #12]
 8001866:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800186a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800186e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001872:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187a:	dc00      	bgt.n	800187e <Irrigation_Tick+0x42e>
				errorCause = ERROR_NONE;
				currentState = STATE_IDLE;
				justEnteredState = 1;
			}

			break;
 800187c:	e011      	b.n	80018a2 <Irrigation_Tick+0x452>
				errorCause = ERROR_NONE;
 800187e:	4b14      	ldr	r3, [pc, #80]	@ (80018d0 <Irrigation_Tick+0x480>)
 8001880:	2200      	movs	r2, #0
 8001882:	701a      	strb	r2, [r3, #0]
				currentState = STATE_IDLE;
 8001884:	4b0d      	ldr	r3, [pc, #52]	@ (80018bc <Irrigation_Tick+0x46c>)
 8001886:	2200      	movs	r2, #0
 8001888:	701a      	strb	r2, [r3, #0]
				justEnteredState = 1;
 800188a:	4b0d      	ldr	r3, [pc, #52]	@ (80018c0 <Irrigation_Tick+0x470>)
 800188c:	2201      	movs	r2, #1
 800188e:	701a      	strb	r2, [r3, #0]
			break;
 8001890:	e007      	b.n	80018a2 <Irrigation_Tick+0x452>

		default:
			// No known error cause, just go back to idle
			currentState = STATE_IDLE;
 8001892:	4b0a      	ldr	r3, [pc, #40]	@ (80018bc <Irrigation_Tick+0x46c>)
 8001894:	2200      	movs	r2, #0
 8001896:	701a      	strb	r2, [r3, #0]
			justEnteredState = 1;
 8001898:	4b09      	ldr	r3, [pc, #36]	@ (80018c0 <Irrigation_Tick+0x470>)
 800189a:	2201      	movs	r2, #1
 800189c:	701a      	strb	r2, [r3, #0]
			break;
 800189e:	e000      	b.n	80018a2 <Irrigation_Tick+0x452>
			break;
 80018a0:	bf00      	nop
		}
		break;
 80018a2:	e006      	b.n	80018b2 <Irrigation_Tick+0x462>
		break;
 80018a4:	bf00      	nop
 80018a6:	e004      	b.n	80018b2 <Irrigation_Tick+0x462>
		break;
 80018a8:	bf00      	nop
 80018aa:	e002      	b.n	80018b2 <Irrigation_Tick+0x462>
		break;
 80018ac:	bf00      	nop
 80018ae:	e000      	b.n	80018b2 <Irrigation_Tick+0x462>
		break;
 80018b0:	bf00      	nop
	}
	}
}
 80018b2:	bf00      	nop
 80018b4:	3724      	adds	r7, #36	@ 0x24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80018bc:	200002a0 	.word	0x200002a0
 80018c0:	200002a1 	.word	0x200002a1
 80018c4:	0800ae14 	.word	0x0800ae14
 80018c8:	0800ae24 	.word	0x0800ae24
 80018cc:	40020400 	.word	0x40020400
 80018d0:	200002a2 	.word	0x200002a2
 80018d4:	0800ae34 	.word	0x0800ae34
 80018d8:	0800ae44 	.word	0x0800ae44
 80018dc:	200002ca 	.word	0x200002ca

080018e0 <InWateringWindow>:

static bool InWateringWindow(RTC_TimeTypeDef *t) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
	const Settings_t *cfg = Settings_Get();
 80018e8:	f000 fc12 	bl	8002110 <Settings_Get>
 80018ec:	60f8      	str	r0, [r7, #12]
	if (t->Hours >= cfg->morningStartHour && t->Hours < cfg->morningEndHour)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	781a      	ldrb	r2, [r3, #0]
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d307      	bcc.n	800190a <InWateringWindow+0x2a>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	781a      	ldrb	r2, [r3, #0]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	785b      	ldrb	r3, [r3, #1]
 8001902:	429a      	cmp	r2, r3
 8001904:	d201      	bcs.n	800190a <InWateringWindow+0x2a>
		return true;
 8001906:	2301      	movs	r3, #1
 8001908:	e00e      	b.n	8001928 <InWateringWindow+0x48>

	if (t->Hours >= cfg->eveningStartHour && t->Hours < cfg->eveningEndHour)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	781a      	ldrb	r2, [r3, #0]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	789b      	ldrb	r3, [r3, #2]
 8001912:	429a      	cmp	r2, r3
 8001914:	d307      	bcc.n	8001926 <InWateringWindow+0x46>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	781a      	ldrb	r2, [r3, #0]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	78db      	ldrb	r3, [r3, #3]
 800191e:	429a      	cmp	r2, r3
 8001920:	d201      	bcs.n	8001926 <InWateringWindow+0x46>
		return true;
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <InWateringWindow+0x48>
	return false;
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <TankLevelOk>:

static bool TankLevelOk(void) {
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(LEVEL_RX_GPIO_Port, LEVEL_RX_Pin);  // HIGH = OK
 8001934:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001938:	4805      	ldr	r0, [pc, #20]	@ (8001950 <TankLevelOk+0x20>)
 800193a:	f002 fa5f 	bl	8003dfc <HAL_GPIO_ReadPin>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	bf14      	ite	ne
 8001944:	2301      	movne	r3, #1
 8001946:	2300      	moveq	r3, #0
 8001948:	b2db      	uxtb	r3, r3
}
 800194a:	4618      	mov	r0, r3
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40020400 	.word	0x40020400

08001954 <PrintSystemStatus>:

static void PrintSystemStatus(void) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b088      	sub	sp, #32
 8001958:	af00      	add	r7, sp, #0
	const Settings_t *cfg = Settings_Get();
 800195a:	f000 fbd9 	bl	8002110 <Settings_Get>
 800195e:	61f8      	str	r0, [r7, #28]
	RTC_TimeTypeDef t;
	RTC_DateTypeDef d;

	// Read the RTC
	HAL_RTC_GetTime(&hrtc, &t, RTC_FORMAT_BIN);
 8001960:	f107 0308 	add.w	r3, r7, #8
 8001964:	2200      	movs	r2, #0
 8001966:	4619      	mov	r1, r3
 8001968:	4830      	ldr	r0, [pc, #192]	@ (8001a2c <PrintSystemStatus+0xd8>)
 800196a:	f004 fb24 	bl	8005fb6 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &d, RTC_FORMAT_BIN);
 800196e:	1d3b      	adds	r3, r7, #4
 8001970:	2200      	movs	r2, #0
 8001972:	4619      	mov	r1, r3
 8001974:	482d      	ldr	r0, [pc, #180]	@ (8001a2c <PrintSystemStatus+0xd8>)
 8001976:	f004 fc00 	bl	800617a <HAL_RTC_GetDate>

	printf("\r\n");
 800197a:	482d      	ldr	r0, [pc, #180]	@ (8001a30 <PrintSystemStatus+0xdc>)
 800197c:	f007 f89e 	bl	8008abc <puts>
	printf("***********************************************\r\n");
 8001980:	482c      	ldr	r0, [pc, #176]	@ (8001a34 <PrintSystemStatus+0xe0>)
 8001982:	f007 f89b 	bl	8008abc <puts>
	printf("   Tomato Irrigation System Starting Up...\r\n");
 8001986:	482c      	ldr	r0, [pc, #176]	@ (8001a38 <PrintSystemStatus+0xe4>)
 8001988:	f007 f898 	bl	8008abc <puts>
	printf("***********************************************\r\n");
 800198c:	4829      	ldr	r0, [pc, #164]	@ (8001a34 <PrintSystemStatus+0xe0>)
 800198e:	f007 f895 	bl	8008abc <puts>

	printf("Current RTC Time : %02u:%02u:%02u\r\n", t.Hours, t.Minutes,
 8001992:	7a3b      	ldrb	r3, [r7, #8]
 8001994:	4619      	mov	r1, r3
 8001996:	7a7b      	ldrb	r3, [r7, #9]
 8001998:	461a      	mov	r2, r3
			t.Seconds);
 800199a:	7abb      	ldrb	r3, [r7, #10]
	printf("Current RTC Time : %02u:%02u:%02u\r\n", t.Hours, t.Minutes,
 800199c:	4827      	ldr	r0, [pc, #156]	@ (8001a3c <PrintSystemStatus+0xe8>)
 800199e:	f007 f825 	bl	80089ec <iprintf>

	printf("Current RTC Date : %02u.%02u.%02u\r\n", d.Date, d.Month, d.Year);
 80019a2:	79bb      	ldrb	r3, [r7, #6]
 80019a4:	4619      	mov	r1, r3
 80019a6:	797b      	ldrb	r3, [r7, #5]
 80019a8:	461a      	mov	r2, r3
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	4824      	ldr	r0, [pc, #144]	@ (8001a40 <PrintSystemStatus+0xec>)
 80019ae:	f007 f81d 	bl	80089ec <iprintf>

	printf("\r\n--- SYSTEM SETTINGS --------------\r\n");
 80019b2:	4824      	ldr	r0, [pc, #144]	@ (8001a44 <PrintSystemStatus+0xf0>)
 80019b4:	f007 f882 	bl	8008abc <puts>

	printf("Morning Window    : %02u:00 - %02u:00\r\n", cfg->morningStartHour,
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	4619      	mov	r1, r3
			cfg->morningEndHour);
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	785b      	ldrb	r3, [r3, #1]
	printf("Morning Window    : %02u:00 - %02u:00\r\n", cfg->morningStartHour,
 80019c2:	461a      	mov	r2, r3
 80019c4:	4820      	ldr	r0, [pc, #128]	@ (8001a48 <PrintSystemStatus+0xf4>)
 80019c6:	f007 f811 	bl	80089ec <iprintf>

	printf("Evening Window    : %02u:00 - %02u:00\r\n", cfg->eveningStartHour,
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	789b      	ldrb	r3, [r3, #2]
 80019ce:	4619      	mov	r1, r3
			cfg->eveningEndHour);
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	78db      	ldrb	r3, [r3, #3]
	printf("Evening Window    : %02u:00 - %02u:00\r\n", cfg->eveningStartHour,
 80019d4:	461a      	mov	r2, r3
 80019d6:	481d      	ldr	r0, [pc, #116]	@ (8001a4c <PrintSystemStatus+0xf8>)
 80019d8:	f007 f808 	bl	80089ec <iprintf>

	printf("Minimum Temp      : %.1f C\r\n", cfg->minTempC);
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fdd1 	bl	8000588 <__aeabi_f2d>
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	4819      	ldr	r0, [pc, #100]	@ (8001a50 <PrintSystemStatus+0xfc>)
 80019ec:	f006 fffe 	bl	80089ec <iprintf>

	printf("Moisture Min      : %.1f %%\r\n", cfg->moistureMinPct);
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fdc7 	bl	8000588 <__aeabi_f2d>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	4815      	ldr	r0, [pc, #84]	@ (8001a54 <PrintSystemStatus+0x100>)
 8001a00:	f006 fff4 	bl	80089ec <iprintf>
	printf("Moisture Max      : %.1f %%\r\n", cfg->moistureMaxPct);
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7fe fdbd 	bl	8000588 <__aeabi_f2d>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4811      	ldr	r0, [pc, #68]	@ (8001a58 <PrintSystemStatus+0x104>)
 8001a14:	f006 ffea 	bl	80089ec <iprintf>

	printf("-------------------------------\r\n");
 8001a18:	4810      	ldr	r0, [pc, #64]	@ (8001a5c <PrintSystemStatus+0x108>)
 8001a1a:	f007 f84f 	bl	8008abc <puts>
	printf("\r\n");
 8001a1e:	4804      	ldr	r0, [pc, #16]	@ (8001a30 <PrintSystemStatus+0xdc>)
 8001a20:	f007 f84c 	bl	8008abc <puts>
}
 8001a24:	bf00      	nop
 8001a26:	3720      	adds	r7, #32
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	200041d8 	.word	0x200041d8
 8001a30:	0800ae54 	.word	0x0800ae54
 8001a34:	0800ae58 	.word	0x0800ae58
 8001a38:	0800ae8c 	.word	0x0800ae8c
 8001a3c:	0800aeb8 	.word	0x0800aeb8
 8001a40:	0800aedc 	.word	0x0800aedc
 8001a44:	0800af00 	.word	0x0800af00
 8001a48:	0800af28 	.word	0x0800af28
 8001a4c:	0800af50 	.word	0x0800af50
 8001a50:	0800af78 	.word	0x0800af78
 8001a54:	0800af98 	.word	0x0800af98
 8001a58:	0800afb8 	.word	0x0800afb8
 8001a5c:	0800afd8 	.word	0x0800afd8

08001a60 <LED_Set>:
static bool     ledBlinkState      = false;




void LED_Set(int rState, int gState, int bState) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
    HAL_GPIO_WritePin(LED_RED_GPIO_Port,   LED_RED_Pin,   rState ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	bf14      	ite	ne
 8001a72:	2301      	movne	r3, #1
 8001a74:	2300      	moveq	r3, #0
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	461a      	mov	r2, r3
 8001a7a:	2110      	movs	r1, #16
 8001a7c:	480e      	ldr	r0, [pc, #56]	@ (8001ab8 <LED_Set+0x58>)
 8001a7e:	f002 f9d5 	bl	8003e2c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, gState ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	bf14      	ite	ne
 8001a88:	2301      	movne	r3, #1
 8001a8a:	2300      	moveq	r3, #0
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	461a      	mov	r2, r3
 8001a90:	2180      	movs	r1, #128	@ 0x80
 8001a92:	480a      	ldr	r0, [pc, #40]	@ (8001abc <LED_Set+0x5c>)
 8001a94:	f002 f9ca 	bl	8003e2c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_BLUE_GPIO_Port,  LED_BLUE_Pin,  bState ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	bf14      	ite	ne
 8001a9e:	2301      	movne	r3, #1
 8001aa0:	2300      	moveq	r3, #0
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001aaa:	4805      	ldr	r0, [pc, #20]	@ (8001ac0 <LED_Set+0x60>)
 8001aac:	f002 f9be 	bl	8003e2c <HAL_GPIO_WritePin>
}
 8001ab0:	bf00      	nop
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40020400 	.word	0x40020400
 8001abc:	40020800 	.word	0x40020800
 8001ac0:	40020000 	.word	0x40020000

08001ac4 <LED_Blink>:

void LED_Blink(LED_Color_t color, uint32_t intervalMs) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	6039      	str	r1, [r7, #0]
 8001ace:	71fb      	strb	r3, [r7, #7]
	uint32_t now = HAL_GetTick();
 8001ad0:	f001 faae 	bl	8003030 <HAL_GetTick>
 8001ad4:	60f8      	str	r0, [r7, #12]

	if ((now - ledBlinkLastToggle) >= intervalMs) {
 8001ad6:	4b20      	ldr	r3, [pc, #128]	@ (8001b58 <LED_Blink+0x94>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	68fa      	ldr	r2, [r7, #12]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d834      	bhi.n	8001b4e <LED_Blink+0x8a>
		ledBlinkLastToggle = now;
 8001ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8001b58 <LED_Blink+0x94>)
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	6013      	str	r3, [r2, #0]
		ledBlinkState = !ledBlinkState;
 8001aea:	4b1c      	ldr	r3, [pc, #112]	@ (8001b5c <LED_Blink+0x98>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	bf14      	ite	ne
 8001af2:	2301      	movne	r3, #1
 8001af4:	2300      	moveq	r3, #0
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	f083 0301 	eor.w	r3, r3, #1
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	b2da      	uxtb	r2, r3
 8001b04:	4b15      	ldr	r3, [pc, #84]	@ (8001b5c <LED_Blink+0x98>)
 8001b06:	701a      	strb	r2, [r3, #0]
		switch (color) {
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d016      	beq.n	8001b3c <LED_Blink+0x78>
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	dc1d      	bgt.n	8001b4e <LED_Blink+0x8a>
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d002      	beq.n	8001b1c <LED_Blink+0x58>
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d008      	beq.n	8001b2c <LED_Blink+0x68>
		case LED_BLUE:
			HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, ledBlinkState);
			break;
		}
	}
}
 8001b1a:	e018      	b.n	8001b4e <LED_Blink+0x8a>
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, ledBlinkState);
 8001b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001b5c <LED_Blink+0x98>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	461a      	mov	r2, r3
 8001b22:	2110      	movs	r1, #16
 8001b24:	480e      	ldr	r0, [pc, #56]	@ (8001b60 <LED_Blink+0x9c>)
 8001b26:	f002 f981 	bl	8003e2c <HAL_GPIO_WritePin>
			break;
 8001b2a:	e010      	b.n	8001b4e <LED_Blink+0x8a>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b5c <LED_Blink+0x98>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	461a      	mov	r2, r3
 8001b32:	2180      	movs	r1, #128	@ 0x80
 8001b34:	480b      	ldr	r0, [pc, #44]	@ (8001b64 <LED_Blink+0xa0>)
 8001b36:	f002 f979 	bl	8003e2c <HAL_GPIO_WritePin>
			break;
 8001b3a:	e008      	b.n	8001b4e <LED_Blink+0x8a>
			HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, ledBlinkState);
 8001b3c:	4b07      	ldr	r3, [pc, #28]	@ (8001b5c <LED_Blink+0x98>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	461a      	mov	r2, r3
 8001b42:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b46:	4808      	ldr	r0, [pc, #32]	@ (8001b68 <LED_Blink+0xa4>)
 8001b48:	f002 f970 	bl	8003e2c <HAL_GPIO_WritePin>
			break;
 8001b4c:	bf00      	nop
}
 8001b4e:	bf00      	nop
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	200002cc 	.word	0x200002cc
 8001b5c:	200002d0 	.word	0x200002d0
 8001b60:	40020400 	.word	0x40020400
 8001b64:	40020800 	.word	0x40020800
 8001b68:	40020000 	.word	0x40020000

08001b6c <Log_Sample>:

static LogEntry logBuffer[LOG_SAMPLES];
static uint16_t logIndex = 0;     // where the next sample will be written
static uint16_t logCount = 0; // how many valid entries we have (<= LOG_SAMPLES)

void Log_Sample(float moisture, float temp, uint16_t pumpCycles) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b08c      	sub	sp, #48	@ 0x30
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b76:	edc7 0a02 	vstr	s1, [r7, #8]
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	80fb      	strh	r3, [r7, #6]
    RTC_TimeTypeDef t;
    RTC_DateTypeDef d;

    if (HAL_RTC_GetTime(&hrtc, &t, RTC_FORMAT_BIN) != HAL_OK) {
 8001b7e:	f107 0318 	add.w	r3, r7, #24
 8001b82:	2200      	movs	r2, #0
 8001b84:	4619      	mov	r1, r3
 8001b86:	485d      	ldr	r0, [pc, #372]	@ (8001cfc <Log_Sample+0x190>)
 8001b88:	f004 fa15 	bl	8005fb6 <HAL_RTC_GetTime>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	f040 80ad 	bne.w	8001cee <Log_Sample+0x182>
        return;
    }
    // IMPORTANT: must call GetDate immediately after GetTime (HAL requirement)
    if (HAL_RTC_GetDate(&hrtc, &d, RTC_FORMAT_BIN) != HAL_OK) {
 8001b94:	f107 0314 	add.w	r3, r7, #20
 8001b98:	2200      	movs	r2, #0
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4857      	ldr	r0, [pc, #348]	@ (8001cfc <Log_Sample+0x190>)
 8001b9e:	f004 faec 	bl	800617a <HAL_RTC_GetDate>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	f040 80a4 	bne.w	8001cf2 <Log_Sample+0x186>
        return;
    }

    uint32_t now = (uint32_t)t.Hours * 3600u + (uint32_t)t.Minutes * 60u + t.Seconds;
 8001baa:	7e3b      	ldrb	r3, [r7, #24]
 8001bac:	461a      	mov	r2, r3
 8001bae:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8001bb2:	fb03 f202 	mul.w	r2, r3, r2
 8001bb6:	7e7b      	ldrb	r3, [r7, #25]
 8001bb8:	4619      	mov	r1, r3
 8001bba:	460b      	mov	r3, r1
 8001bbc:	011b      	lsls	r3, r3, #4
 8001bbe:	1a5b      	subs	r3, r3, r1
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4413      	add	r3, r2
 8001bc4:	7eba      	ldrb	r2, [r7, #26]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    logBuffer[logIndex].timestamp     = now;
 8001bca:	4b4d      	ldr	r3, [pc, #308]	@ (8001d00 <Log_Sample+0x194>)
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4a4c      	ldr	r2, [pc, #304]	@ (8001d04 <Log_Sample+0x198>)
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	440b      	add	r3, r1
 8001bd8:	00db      	lsls	r3, r3, #3
 8001bda:	4413      	add	r3, r2
 8001bdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bde:	601a      	str	r2, [r3, #0]
    logBuffer[logIndex].moisturePct  = moisture;
 8001be0:	4b47      	ldr	r3, [pc, #284]	@ (8001d00 <Log_Sample+0x194>)
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	4619      	mov	r1, r3
 8001be6:	4a47      	ldr	r2, [pc, #284]	@ (8001d04 <Log_Sample+0x198>)
 8001be8:	460b      	mov	r3, r1
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	440b      	add	r3, r1
 8001bee:	00db      	lsls	r3, r3, #3
 8001bf0:	4413      	add	r3, r2
 8001bf2:	3304      	adds	r3, #4
 8001bf4:	68fa      	ldr	r2, [r7, #12]
 8001bf6:	601a      	str	r2, [r3, #0]
    logBuffer[logIndex].temperature   = temp;
 8001bf8:	4b41      	ldr	r3, [pc, #260]	@ (8001d00 <Log_Sample+0x194>)
 8001bfa:	881b      	ldrh	r3, [r3, #0]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	4a41      	ldr	r2, [pc, #260]	@ (8001d04 <Log_Sample+0x198>)
 8001c00:	460b      	mov	r3, r1
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	440b      	add	r3, r1
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4413      	add	r3, r2
 8001c0a:	3308      	adds	r3, #8
 8001c0c:	68ba      	ldr	r2, [r7, #8]
 8001c0e:	601a      	str	r2, [r3, #0]
    logBuffer[logIndex].pumpCycles    = pumpCycles;
 8001c10:	4b3b      	ldr	r3, [pc, #236]	@ (8001d00 <Log_Sample+0x194>)
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	4619      	mov	r1, r3
 8001c16:	4a3b      	ldr	r2, [pc, #236]	@ (8001d04 <Log_Sample+0x198>)
 8001c18:	460b      	mov	r3, r1
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	440b      	add	r3, r1
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	4413      	add	r3, r2
 8001c22:	330c      	adds	r3, #12
 8001c24:	88fa      	ldrh	r2, [r7, #6]
 8001c26:	801a      	strh	r2, [r3, #0]

    logBuffer[logIndex].year   = 2000u + d.Year;  // convert 0..99 to full year if you want
 8001c28:	7dfb      	ldrb	r3, [r7, #23]
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	4b34      	ldr	r3, [pc, #208]	@ (8001d00 <Log_Sample+0x194>)
 8001c2e:	881b      	ldrh	r3, [r3, #0]
 8001c30:	4619      	mov	r1, r3
 8001c32:	f502 63fa 	add.w	r3, r2, #2000	@ 0x7d0
 8001c36:	b298      	uxth	r0, r3
 8001c38:	4a32      	ldr	r2, [pc, #200]	@ (8001d04 <Log_Sample+0x198>)
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	440b      	add	r3, r1
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	4413      	add	r3, r2
 8001c44:	330e      	adds	r3, #14
 8001c46:	4602      	mov	r2, r0
 8001c48:	801a      	strh	r2, [r3, #0]
    logBuffer[logIndex].month  = d.Month;
 8001c4a:	7d7a      	ldrb	r2, [r7, #21]
 8001c4c:	4b2c      	ldr	r3, [pc, #176]	@ (8001d00 <Log_Sample+0x194>)
 8001c4e:	881b      	ldrh	r3, [r3, #0]
 8001c50:	4619      	mov	r1, r3
 8001c52:	4610      	mov	r0, r2
 8001c54:	4a2b      	ldr	r2, [pc, #172]	@ (8001d04 <Log_Sample+0x198>)
 8001c56:	460b      	mov	r3, r1
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	440b      	add	r3, r1
 8001c5c:	00db      	lsls	r3, r3, #3
 8001c5e:	4413      	add	r3, r2
 8001c60:	3310      	adds	r3, #16
 8001c62:	4602      	mov	r2, r0
 8001c64:	801a      	strh	r2, [r3, #0]
    logBuffer[logIndex].day    = d.Date;
 8001c66:	7dba      	ldrb	r2, [r7, #22]
 8001c68:	4b25      	ldr	r3, [pc, #148]	@ (8001d00 <Log_Sample+0x194>)
 8001c6a:	881b      	ldrh	r3, [r3, #0]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4610      	mov	r0, r2
 8001c70:	4a24      	ldr	r2, [pc, #144]	@ (8001d04 <Log_Sample+0x198>)
 8001c72:	460b      	mov	r3, r1
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	440b      	add	r3, r1
 8001c78:	00db      	lsls	r3, r3, #3
 8001c7a:	4413      	add	r3, r2
 8001c7c:	3312      	adds	r3, #18
 8001c7e:	4602      	mov	r2, r0
 8001c80:	801a      	strh	r2, [r3, #0]
    logBuffer[logIndex].hour   = t.Hours;
 8001c82:	7e3a      	ldrb	r2, [r7, #24]
 8001c84:	4b1e      	ldr	r3, [pc, #120]	@ (8001d00 <Log_Sample+0x194>)
 8001c86:	881b      	ldrh	r3, [r3, #0]
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4610      	mov	r0, r2
 8001c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8001d04 <Log_Sample+0x198>)
 8001c8e:	460b      	mov	r3, r1
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	440b      	add	r3, r1
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	4413      	add	r3, r2
 8001c98:	3314      	adds	r3, #20
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	801a      	strh	r2, [r3, #0]
    logBuffer[logIndex].minute = t.Minutes;
 8001c9e:	7e7a      	ldrb	r2, [r7, #25]
 8001ca0:	4b17      	ldr	r3, [pc, #92]	@ (8001d00 <Log_Sample+0x194>)
 8001ca2:	881b      	ldrh	r3, [r3, #0]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4610      	mov	r0, r2
 8001ca8:	4a16      	ldr	r2, [pc, #88]	@ (8001d04 <Log_Sample+0x198>)
 8001caa:	460b      	mov	r3, r1
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	440b      	add	r3, r1
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	4413      	add	r3, r2
 8001cb4:	3316      	adds	r3, #22
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	801a      	strh	r2, [r3, #0]

    logIndex++;
 8001cba:	4b11      	ldr	r3, [pc, #68]	@ (8001d00 <Log_Sample+0x194>)
 8001cbc:	881b      	ldrh	r3, [r3, #0]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d00 <Log_Sample+0x194>)
 8001cc4:	801a      	strh	r2, [r3, #0]
    if (logIndex >= LOG_SAMPLES) {
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d00 <Log_Sample+0x194>)
 8001cc8:	881b      	ldrh	r3, [r3, #0]
 8001cca:	f5b3 7f28 	cmp.w	r3, #672	@ 0x2a0
 8001cce:	d302      	bcc.n	8001cd6 <Log_Sample+0x16a>
        logIndex = 0; // wrap around -> ring buffer
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d00 <Log_Sample+0x194>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	801a      	strh	r2, [r3, #0]
    }

    if (logCount < LOG_SAMPLES) {
 8001cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001d08 <Log_Sample+0x19c>)
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	f5b3 7f28 	cmp.w	r3, #672	@ 0x2a0
 8001cde:	d209      	bcs.n	8001cf4 <Log_Sample+0x188>
        logCount++;
 8001ce0:	4b09      	ldr	r3, [pc, #36]	@ (8001d08 <Log_Sample+0x19c>)
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	4b07      	ldr	r3, [pc, #28]	@ (8001d08 <Log_Sample+0x19c>)
 8001cea:	801a      	strh	r2, [r3, #0]
 8001cec:	e002      	b.n	8001cf4 <Log_Sample+0x188>
        return;
 8001cee:	bf00      	nop
 8001cf0:	e000      	b.n	8001cf4 <Log_Sample+0x188>
        return;
 8001cf2:	bf00      	nop
    }
}
 8001cf4:	3730      	adds	r7, #48	@ 0x30
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	200041d8 	.word	0x200041d8
 8001d00:	200041d4 	.word	0x200041d4
 8001d04:	200002d4 	.word	0x200002d4
 8001d08:	200041d6 	.word	0x200041d6

08001d0c <Log_DumpToUart>:

void Log_DumpToUart() {
 8001d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d10:	b08c      	sub	sp, #48	@ 0x30
 8001d12:	af08      	add	r7, sp, #32

	printf("\r\n--- LOG DUMP START ---\r\n");
 8001d14:	4825      	ldr	r0, [pc, #148]	@ (8001dac <Log_DumpToUart+0xa0>)
 8001d16:	f006 fed1 	bl	8008abc <puts>
	for (uint16_t i = 0; i < logCount; i++) {
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	81fb      	strh	r3, [r7, #14]
 8001d1e:	e037      	b.n	8001d90 <Log_DumpToUart+0x84>
		LogEntry *e = &logBuffer[i];
 8001d20:	89fa      	ldrh	r2, [r7, #14]
 8001d22:	4613      	mov	r3, r2
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	4413      	add	r3, r2
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	4a21      	ldr	r2, [pc, #132]	@ (8001db0 <Log_DumpToUart+0xa4>)
 8001d2c:	4413      	add	r3, r2
 8001d2e:	60bb      	str	r3, [r7, #8]
		printf("%04u-%02u-%02u %02u:%02u, %.1f%%, %.1fC, %u cycles\r\n",
				e->year, e->month, e->day, e->hour, e->minute, e->moisturePct,
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	89db      	ldrh	r3, [r3, #14]
		printf("%04u-%02u-%02u %02u:%02u, %.1f%%, %.1fC, %u cycles\r\n",
 8001d34:	4698      	mov	r8, r3
				e->year, e->month, e->day, e->hour, e->minute, e->moisturePct,
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	8a1b      	ldrh	r3, [r3, #16]
		printf("%04u-%02u-%02u %02u:%02u, %.1f%%, %.1fC, %u cycles\r\n",
 8001d3a:	4699      	mov	r9, r3
				e->year, e->month, e->day, e->hour, e->minute, e->moisturePct,
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	8a5b      	ldrh	r3, [r3, #18]
		printf("%04u-%02u-%02u %02u:%02u, %.1f%%, %.1fC, %u cycles\r\n",
 8001d40:	469a      	mov	sl, r3
				e->year, e->month, e->day, e->hour, e->minute, e->moisturePct,
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	8a9b      	ldrh	r3, [r3, #20]
		printf("%04u-%02u-%02u %02u:%02u, %.1f%%, %.1fC, %u cycles\r\n",
 8001d46:	461e      	mov	r6, r3
				e->year, e->month, e->day, e->hour, e->minute, e->moisturePct,
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	8adb      	ldrh	r3, [r3, #22]
		printf("%04u-%02u-%02u %02u:%02u, %.1f%%, %.1fC, %u cycles\r\n",
 8001d4c:	607b      	str	r3, [r7, #4]
				e->year, e->month, e->day, e->hour, e->minute, e->moisturePct,
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	685b      	ldr	r3, [r3, #4]
		printf("%04u-%02u-%02u %02u:%02u, %.1f%%, %.1fC, %u cycles\r\n",
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7fe fc18 	bl	8000588 <__aeabi_f2d>
 8001d58:	4604      	mov	r4, r0
 8001d5a:	460d      	mov	r5, r1
				e->temperature, e->pumpCycles);
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	689b      	ldr	r3, [r3, #8]
		printf("%04u-%02u-%02u %02u:%02u, %.1f%%, %.1fC, %u cycles\r\n",
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7fe fc11 	bl	8000588 <__aeabi_f2d>
 8001d66:	4602      	mov	r2, r0
 8001d68:	460b      	mov	r3, r1
				e->temperature, e->pumpCycles);
 8001d6a:	68b9      	ldr	r1, [r7, #8]
 8001d6c:	8989      	ldrh	r1, [r1, #12]
		printf("%04u-%02u-%02u %02u:%02u, %.1f%%, %.1fC, %u cycles\r\n",
 8001d6e:	9106      	str	r1, [sp, #24]
 8001d70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001d74:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	9301      	str	r3, [sp, #4]
 8001d7c:	9600      	str	r6, [sp, #0]
 8001d7e:	4653      	mov	r3, sl
 8001d80:	464a      	mov	r2, r9
 8001d82:	4641      	mov	r1, r8
 8001d84:	480b      	ldr	r0, [pc, #44]	@ (8001db4 <Log_DumpToUart+0xa8>)
 8001d86:	f006 fe31 	bl	80089ec <iprintf>
	for (uint16_t i = 0; i < logCount; i++) {
 8001d8a:	89fb      	ldrh	r3, [r7, #14]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	81fb      	strh	r3, [r7, #14]
 8001d90:	4b09      	ldr	r3, [pc, #36]	@ (8001db8 <Log_DumpToUart+0xac>)
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	89fa      	ldrh	r2, [r7, #14]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d3c2      	bcc.n	8001d20 <Log_DumpToUart+0x14>
	}
	printf("--- LOG DUMP END   ---\r\n\r\n");
 8001d9a:	4808      	ldr	r0, [pc, #32]	@ (8001dbc <Log_DumpToUart+0xb0>)
 8001d9c:	f006 fe8e 	bl	8008abc <puts>
}
 8001da0:	bf00      	nop
 8001da2:	3710      	adds	r7, #16
 8001da4:	46bd      	mov	sp, r7
 8001da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001daa:	bf00      	nop
 8001dac:	0800affc 	.word	0x0800affc
 8001db0:	200002d4 	.word	0x200002d4
 8001db4:	0800b018 	.word	0x0800b018
 8001db8:	200041d6 	.word	0x200041d6
 8001dbc:	0800b050 	.word	0x0800b050

08001dc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dc4:	f001 f8ce 	bl	8002f64 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dc8:	f000 f824 	bl	8001e14 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dcc:	f7ff f9c6 	bl	800115c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001dd0:	f001 f82c 	bl	8002e2c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001dd4:	f7ff f89e 	bl	8000f14 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001dd8:	f7ff fa98 	bl	800130c <MX_I2C1_Init>
  MX_SPI1_Init();
 8001ddc:	f000 fda8 	bl	8002930 <MX_SPI1_Init>
  MX_RTC_Init();
 8001de0:	f000 f8aa 	bl	8001f38 <MX_RTC_Init>
  MX_TIM2_Init();
 8001de4:	f000 ff56 	bl	8002c94 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	Irrigation_Init();
 8001de8:	f7ff fb06 	bl	80013f8 <Irrigation_Init>
//		// Example: 15:30:00 on 24 January 2025, Friday
//		RTC_SetTime(8, 00, 00);       // HH, MM, SS
//		RTC_SetDate(25, 12, 9, 2); // y,m,d,weekday
//	}

	RTC_SetTime(11, 30, 00);       // HH, MM, SS
 8001dec:	2200      	movs	r2, #0
 8001dee:	211e      	movs	r1, #30
 8001df0:	200b      	movs	r0, #11
 8001df2:	f000 f925 	bl	8002040 <RTC_SetTime>
	RTC_SetDate(25, 12, 9, 2); // y,m,d,weekday
 8001df6:	2302      	movs	r3, #2
 8001df8:	2209      	movs	r2, #9
 8001dfa:	210c      	movs	r1, #12
 8001dfc:	2019      	movs	r0, #25
 8001dfe:	f000 f94d 	bl	800209c <RTC_SetDate>
	HAL_TIM_Base_Start_IT(&htim2);
 8001e02:	4803      	ldr	r0, [pc, #12]	@ (8001e10 <main+0x50>)
 8001e04:	f004 fd8a 	bl	800691c <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */


	while (1) {

		Irrigation_Tick();
 8001e08:	f7ff fb22 	bl	8001450 <Irrigation_Tick>
 8001e0c:	e7fc      	b.n	8001e08 <main+0x48>
 8001e0e:	bf00      	nop
 8001e10:	20004264 	.word	0x20004264

08001e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b094      	sub	sp, #80	@ 0x50
 8001e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e1a:	f107 031c 	add.w	r3, r7, #28
 8001e1e:	2234      	movs	r2, #52	@ 0x34
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f006 ff60 	bl	8008ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e28:	f107 0308 	add.w	r3, r7, #8
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]
 8001e36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e38:	2300      	movs	r3, #0
 8001e3a:	607b      	str	r3, [r7, #4]
 8001e3c:	4b2b      	ldr	r3, [pc, #172]	@ (8001eec <SystemClock_Config+0xd8>)
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e40:	4a2a      	ldr	r2, [pc, #168]	@ (8001eec <SystemClock_Config+0xd8>)
 8001e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e48:	4b28      	ldr	r3, [pc, #160]	@ (8001eec <SystemClock_Config+0xd8>)
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e50:	607b      	str	r3, [r7, #4]
 8001e52:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001e54:	2300      	movs	r3, #0
 8001e56:	603b      	str	r3, [r7, #0]
 8001e58:	4b25      	ldr	r3, [pc, #148]	@ (8001ef0 <SystemClock_Config+0xdc>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001e60:	4a23      	ldr	r2, [pc, #140]	@ (8001ef0 <SystemClock_Config+0xdc>)
 8001e62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e66:	6013      	str	r3, [r2, #0]
 8001e68:	4b21      	ldr	r3, [pc, #132]	@ (8001ef0 <SystemClock_Config+0xdc>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e70:	603b      	str	r3, [r7, #0]
 8001e72:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001e74:	230a      	movs	r3, #10
 8001e76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e80:	2310      	movs	r3, #16
 8001e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001e84:	2301      	movs	r3, #1
 8001e86:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e90:	2308      	movs	r3, #8
 8001e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001e94:	2340      	movs	r3, #64	@ 0x40
 8001e96:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ea4:	f107 031c 	add.w	r3, r7, #28
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f003 fccb 	bl	8005844 <HAL_RCC_OscConfig>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001eb4:	f000 f83a 	bl	8001f2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001eb8:	230f      	movs	r3, #15
 8001eba:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001ec0:	2380      	movs	r3, #128	@ 0x80
 8001ec2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ec4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ec8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001ece:	f107 0308 	add.w	r3, r7, #8
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f002 fe41 	bl	8004b5c <HAL_RCC_ClockConfig>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001ee0:	f000 f824 	bl	8001f2c <Error_Handler>
  }
}
 8001ee4:	bf00      	nop
 8001ee6:	3750      	adds	r7, #80	@ 0x50
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	40007000 	.word	0x40007000

08001ef4 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
	// good version
	if (HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	f04f 33ff 	mov.w	r3, #4294967295
 8001f08:	68b9      	ldr	r1, [r7, #8]
 8001f0a:	4807      	ldr	r0, [pc, #28]	@ (8001f28 <_write+0x34>)
 8001f0c:	f005 fa70 	bl	80073f0 <HAL_UART_Transmit>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <_write+0x26>
			== HAL_OK)
		return len;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	e001      	b.n	8001f1e <_write+0x2a>
	else
		return -1;
 8001f1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	200042ac 	.word	0x200042ac

08001f2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f30:	b672      	cpsid	i
}
 8001f32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001f34:	bf00      	nop
 8001f36:	e7fd      	b.n	8001f34 <Error_Handler+0x8>

08001f38 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001f3e:	1d3b      	adds	r3, r7, #4
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	60da      	str	r2, [r3, #12]
 8001f4a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001f50:	4b24      	ldr	r3, [pc, #144]	@ (8001fe4 <MX_RTC_Init+0xac>)
 8001f52:	4a25      	ldr	r2, [pc, #148]	@ (8001fe8 <MX_RTC_Init+0xb0>)
 8001f54:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001f56:	4b23      	ldr	r3, [pc, #140]	@ (8001fe4 <MX_RTC_Init+0xac>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001f5c:	4b21      	ldr	r3, [pc, #132]	@ (8001fe4 <MX_RTC_Init+0xac>)
 8001f5e:	227f      	movs	r2, #127	@ 0x7f
 8001f60:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001f62:	4b20      	ldr	r3, [pc, #128]	@ (8001fe4 <MX_RTC_Init+0xac>)
 8001f64:	22ff      	movs	r2, #255	@ 0xff
 8001f66:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001f68:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe4 <MX_RTC_Init+0xac>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8001fe4 <MX_RTC_Init+0xac>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001f74:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <MX_RTC_Init+0xac>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001f7a:	481a      	ldr	r0, [pc, #104]	@ (8001fe4 <MX_RTC_Init+0xac>)
 8001f7c:	f003 ff00 	bl	8005d80 <HAL_RTC_Init>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001f86:	f7ff ffd1 	bl	8001f2c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001f92:	2300      	movs	r3, #0
 8001f94:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001f96:	2300      	movs	r3, #0
 8001f98:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001f9e:	1d3b      	adds	r3, r7, #4
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	480f      	ldr	r0, [pc, #60]	@ (8001fe4 <MX_RTC_Init+0xac>)
 8001fa6:	f003 ff6c 	bl	8005e82 <HAL_RTC_SetTime>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001fb0:	f7ff ffbc 	bl	8001f2c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001fc4:	463b      	mov	r3, r7
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4806      	ldr	r0, [pc, #24]	@ (8001fe4 <MX_RTC_Init+0xac>)
 8001fcc:	f004 f851 	bl	8006072 <HAL_RTC_SetDate>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001fd6:	f7ff ffa9 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001fda:	bf00      	nop
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	200041d8 	.word	0x200041d8
 8001fe8:	40002800 	.word	0x40002800

08001fec <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b09a      	sub	sp, #104	@ 0x68
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ff4:	f107 030c 	add.w	r3, r7, #12
 8001ff8:	225c      	movs	r2, #92	@ 0x5c
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f006 fe73 	bl	8008ce8 <memset>
  if(rtcHandle->Instance==RTC)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a0c      	ldr	r2, [pc, #48]	@ (8002038 <HAL_RTC_MspInit+0x4c>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d111      	bne.n	8002030 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800200c:	2320      	movs	r3, #32
 800200e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002010:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002014:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002016:	f107 030c 	add.w	r3, r7, #12
 800201a:	4618      	mov	r0, r3
 800201c:	f002 feb8 	bl	8004d90 <HAL_RCCEx_PeriphCLKConfig>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002026:	f7ff ff81 	bl	8001f2c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800202a:	4b04      	ldr	r3, [pc, #16]	@ (800203c <HAL_RTC_MspInit+0x50>)
 800202c:	2201      	movs	r2, #1
 800202e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002030:	bf00      	nop
 8002032:	3768      	adds	r7, #104	@ 0x68
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40002800 	.word	0x40002800
 800203c:	42470e3c 	.word	0x42470e3c

08002040 <RTC_SetTime>:
  /* USER CODE END RTC_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void RTC_SetTime(uint8_t hr, uint8_t min, uint8_t sec) {
 8002040:	b580      	push	{r7, lr}
 8002042:	b088      	sub	sp, #32
 8002044:	af00      	add	r7, sp, #0
 8002046:	4603      	mov	r3, r0
 8002048:	71fb      	strb	r3, [r7, #7]
 800204a:	460b      	mov	r3, r1
 800204c:	71bb      	strb	r3, [r7, #6]
 800204e:	4613      	mov	r3, r2
 8002050:	717b      	strb	r3, [r7, #5]
    RTC_TimeTypeDef sTime = {0};
 8002052:	f107 030c 	add.w	r3, r7, #12
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	605a      	str	r2, [r3, #4]
 800205c:	609a      	str	r2, [r3, #8]
 800205e:	60da      	str	r2, [r3, #12]
 8002060:	611a      	str	r2, [r3, #16]

    sTime.Hours          = hr;
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	733b      	strb	r3, [r7, #12]
    sTime.Minutes        = min;
 8002066:	79bb      	ldrb	r3, [r7, #6]
 8002068:	737b      	strb	r3, [r7, #13]
    sTime.Seconds        = sec;
 800206a:	797b      	ldrb	r3, [r7, #5]
 800206c:	73bb      	strb	r3, [r7, #14]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800206e:	2300      	movs	r3, #0
 8002070:	61bb      	str	r3, [r7, #24]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002072:	2300      	movs	r3, #0
 8002074:	61fb      	str	r3, [r7, #28]

    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) {
 8002076:	f107 030c 	add.w	r3, r7, #12
 800207a:	2200      	movs	r2, #0
 800207c:	4619      	mov	r1, r3
 800207e:	4806      	ldr	r0, [pc, #24]	@ (8002098 <RTC_SetTime+0x58>)
 8002080:	f003 feff 	bl	8005e82 <HAL_RTC_SetTime>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <RTC_SetTime+0x4e>
        Error_Handler();
 800208a:	f7ff ff4f 	bl	8001f2c <Error_Handler>
    }
}
 800208e:	bf00      	nop
 8002090:	3720      	adds	r7, #32
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	200041d8 	.word	0x200041d8

0800209c <RTC_SetDate>:

void RTC_SetDate(uint8_t year, uint8_t month, uint8_t date, uint8_t weekday) {
 800209c:	b590      	push	{r4, r7, lr}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4604      	mov	r4, r0
 80020a4:	4608      	mov	r0, r1
 80020a6:	4611      	mov	r1, r2
 80020a8:	461a      	mov	r2, r3
 80020aa:	4623      	mov	r3, r4
 80020ac:	71fb      	strb	r3, [r7, #7]
 80020ae:	4603      	mov	r3, r0
 80020b0:	71bb      	strb	r3, [r7, #6]
 80020b2:	460b      	mov	r3, r1
 80020b4:	717b      	strb	r3, [r7, #5]
 80020b6:	4613      	mov	r3, r2
 80020b8:	713b      	strb	r3, [r7, #4]
    // year: 0..99 (for 2000..2099)
    RTC_DateTypeDef sDate = {0};
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]

    sDate.WeekDay = weekday;  // Monday = 1, Sunday = 7
 80020be:	793b      	ldrb	r3, [r7, #4]
 80020c0:	733b      	strb	r3, [r7, #12]
    sDate.Month   = month;    // 1..12
 80020c2:	79bb      	ldrb	r3, [r7, #6]
 80020c4:	737b      	strb	r3, [r7, #13]
    sDate.Date    = date;     // 1..31
 80020c6:	797b      	ldrb	r3, [r7, #5]
 80020c8:	73bb      	strb	r3, [r7, #14]
    sDate.Year    = year;     // e.g. 25 for 2025
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	73fb      	strb	r3, [r7, #15]

    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) {
 80020ce:	f107 030c 	add.w	r3, r7, #12
 80020d2:	2200      	movs	r2, #0
 80020d4:	4619      	mov	r1, r3
 80020d6:	4809      	ldr	r0, [pc, #36]	@ (80020fc <RTC_SetDate+0x60>)
 80020d8:	f003 ffcb 	bl	8006072 <HAL_RTC_SetDate>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <RTC_SetDate+0x4a>
        Error_Handler();
 80020e2:	f7ff ff23 	bl	8001f2c <Error_Handler>
    }

    // mark RTC as initialized
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2345);
 80020e6:	f242 3245 	movw	r2, #9029	@ 0x2345
 80020ea:	2101      	movs	r1, #1
 80020ec:	4803      	ldr	r0, [pc, #12]	@ (80020fc <RTC_SetDate+0x60>)
 80020ee:	f004 f951 	bl	8006394 <HAL_RTCEx_BKUPWrite>
}
 80020f2:	bf00      	nop
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd90      	pop	{r4, r7, pc}
 80020fa:	bf00      	nop
 80020fc:	200041d8 	.word	0x200041d8

08002100 <Settings_Init>:
static inline uint8_t Pressed(GPIO_TypeDef *port, uint16_t pin);

static bool TakeUpClick(void);
static bool TakeDownClick(void);

void Settings_Init(void) {
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
	// nothing yet
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
	...

08002110 <Settings_Get>:

const Settings_t* Settings_Get(void) {
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
	return &g_settings;
 8002114:	4b02      	ldr	r3, [pc, #8]	@ (8002120 <Settings_Get+0x10>)
}
 8002116:	4618      	mov	r0, r3
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	20000004 	.word	0x20000004

08002124 <Settings_Enter>:

void Settings_Enter(void) {
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
	settingsDone = false;
 8002128:	4b0d      	ldr	r3, [pc, #52]	@ (8002160 <Settings_Enter+0x3c>)
 800212a:	2200      	movs	r2, #0
 800212c:	701a      	strb	r2, [r3, #0]
	currentMenuItem = MENU_ITEM_WW_MORNING;
 800212e:	4b0d      	ldr	r3, [pc, #52]	@ (8002164 <Settings_Enter+0x40>)
 8002130:	2200      	movs	r2, #0
 8002132:	701a      	strb	r2, [r3, #0]
	editState = EDIT_STATE_NONE;
 8002134:	4b0c      	ldr	r3, [pc, #48]	@ (8002168 <Settings_Enter+0x44>)
 8002136:	2200      	movs	r2, #0
 8002138:	701a      	strb	r2, [r3, #0]

	selectClick = 0;
 800213a:	4b0c      	ldr	r3, [pc, #48]	@ (800216c <Settings_Enter+0x48>)
 800213c:	2200      	movs	r2, #0
 800213e:	701a      	strb	r2, [r3, #0]
	upClick = 0;
 8002140:	4b0b      	ldr	r3, [pc, #44]	@ (8002170 <Settings_Enter+0x4c>)
 8002142:	2200      	movs	r2, #0
 8002144:	701a      	strb	r2, [r3, #0]
	downClick = 0;
 8002146:	4b0b      	ldr	r3, [pc, #44]	@ (8002174 <Settings_Enter+0x50>)
 8002148:	2200      	movs	r2, #0
 800214a:	701a      	strb	r2, [r3, #0]

	LED_Set(0, 1, 0);   // purple
 800214c:	2200      	movs	r2, #0
 800214e:	2101      	movs	r1, #1
 8002150:	2000      	movs	r0, #0
 8002152:	f7ff fc85 	bl	8001a60 <LED_Set>
	DrawMenu();
 8002156:	f000 fa2d 	bl	80025b4 <DrawMenu>
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	200041fd 	.word	0x200041fd
 8002164:	200041fc 	.word	0x200041fc
 8002168:	200041fe 	.word	0x200041fe
 800216c:	200041ff 	.word	0x200041ff
 8002170:	20004200 	.word	0x20004200
 8002174:	20004201 	.word	0x20004201

08002178 <Settings_Leave>:

void Settings_Leave(void) {
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
	lcd_clear();
 800217c:	f005 fdd6 	bl	8007d2c <lcd_clear>
	lcd_show();
 8002180:	f005 fe92 	bl	8007ea8 <lcd_show>
	LED_Set(1, 0, 1); // green
 8002184:	2201      	movs	r2, #1
 8002186:	2100      	movs	r1, #0
 8002188:	2001      	movs	r0, #1
 800218a:	f7ff fc69 	bl	8001a60 <LED_Set>
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
	...

08002194 <Settings_IsDone>:

bool Settings_IsDone(void) {
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
	return settingsDone;
 8002198:	4b03      	ldr	r3, [pc, #12]	@ (80021a8 <Settings_IsDone+0x14>)
 800219a:	781b      	ldrb	r3, [r3, #0]
}
 800219c:	4618      	mov	r0, r3
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	200041fd 	.word	0x200041fd

080021ac <Settings_Tick>:

void Settings_Tick(void) {
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
	// --- BROWSING MODE: EDIT_STATE_NONE -----------------------------------
	if (editState == EDIT_STATE_NONE) {
 80021b2:	4bb1      	ldr	r3, [pc, #708]	@ (8002478 <Settings_Tick+0x2cc>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d145      	bne.n	8002246 <Settings_Tick+0x9a>

		// Move through menu with UP/DOWN
		if (TakeUpClick()) {
 80021ba:	f000 fb91 	bl	80028e0 <TakeUpClick>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d010      	beq.n	80021e6 <Settings_Tick+0x3a>
			if (currentMenuItem > 0)
 80021c4:	4bad      	ldr	r3, [pc, #692]	@ (800247c <Settings_Tick+0x2d0>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d006      	beq.n	80021da <Settings_Tick+0x2e>
				currentMenuItem--;
 80021cc:	4bab      	ldr	r3, [pc, #684]	@ (800247c <Settings_Tick+0x2d0>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	3b01      	subs	r3, #1
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	4ba9      	ldr	r3, [pc, #676]	@ (800247c <Settings_Tick+0x2d0>)
 80021d6:	701a      	strb	r2, [r3, #0]
 80021d8:	e002      	b.n	80021e0 <Settings_Tick+0x34>
			else
				currentMenuItem = MENU_ITEM_COUNT - 1;
 80021da:	4ba8      	ldr	r3, [pc, #672]	@ (800247c <Settings_Tick+0x2d0>)
 80021dc:	2206      	movs	r2, #6
 80021de:	701a      	strb	r2, [r3, #0]
			DrawMenu();
 80021e0:	f000 f9e8 	bl	80025b4 <DrawMenu>
 80021e4:	e014      	b.n	8002210 <Settings_Tick+0x64>
		} else if (TakeDownClick()) {
 80021e6:	f000 fb8f 	bl	8002908 <TakeDownClick>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00f      	beq.n	8002210 <Settings_Tick+0x64>
			if (currentMenuItem < MENU_ITEM_COUNT - 1)
 80021f0:	4ba2      	ldr	r3, [pc, #648]	@ (800247c <Settings_Tick+0x2d0>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b05      	cmp	r3, #5
 80021f6:	d806      	bhi.n	8002206 <Settings_Tick+0x5a>
				currentMenuItem++;
 80021f8:	4ba0      	ldr	r3, [pc, #640]	@ (800247c <Settings_Tick+0x2d0>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	3301      	adds	r3, #1
 80021fe:	b2da      	uxtb	r2, r3
 8002200:	4b9e      	ldr	r3, [pc, #632]	@ (800247c <Settings_Tick+0x2d0>)
 8002202:	701a      	strb	r2, [r3, #0]
 8002204:	e002      	b.n	800220c <Settings_Tick+0x60>
			else
				currentMenuItem = 0;
 8002206:	4b9d      	ldr	r3, [pc, #628]	@ (800247c <Settings_Tick+0x2d0>)
 8002208:	2200      	movs	r2, #0
 800220a:	701a      	strb	r2, [r3, #0]
			DrawMenu();
 800220c:	f000 f9d2 	bl	80025b4 <DrawMenu>
		}

		if (Settings_TakeSelectClick()) {
 8002210:	f000 fb52 	bl	80028b8 <Settings_TakeSelectClick>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	f000 81c3 	beq.w	80025a2 <Settings_Tick+0x3f6>
			if (currentMenuItem == MENU_ITEM_EXIT) {
 800221c:	4b97      	ldr	r3, [pc, #604]	@ (800247c <Settings_Tick+0x2d0>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	2b06      	cmp	r3, #6
 8002222:	d103      	bne.n	800222c <Settings_Tick+0x80>
				settingsDone = true;
 8002224:	4b96      	ldr	r3, [pc, #600]	@ (8002480 <Settings_Tick+0x2d4>)
 8002226:	2201      	movs	r2, #1
 8002228:	701a      	strb	r2, [r3, #0]
				return;
 800222a:	e1bb      	b.n	80025a4 <Settings_Tick+0x3f8>
			} else if (currentMenuItem == MENU_ITEM_DUMP_LOG) {
 800222c:	4b93      	ldr	r3, [pc, #588]	@ (800247c <Settings_Tick+0x2d0>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	2b05      	cmp	r3, #5
 8002232:	d102      	bne.n	800223a <Settings_Tick+0x8e>
				Log_DumpToUart();
 8002234:	f7ff fd6a 	bl	8001d0c <Log_DumpToUart>
				return;
 8002238:	e1b4      	b.n	80025a4 <Settings_Tick+0x3f8>
			} else {
				editState = EDIT_STATE_VALUE1;
 800223a:	4b8f      	ldr	r3, [pc, #572]	@ (8002478 <Settings_Tick+0x2cc>)
 800223c:	2201      	movs	r2, #1
 800223e:	701a      	strb	r2, [r3, #0]
				DrawMenu();
 8002240:	f000 f9b8 	bl	80025b4 <DrawMenu>
			}
		}
		return;
 8002244:	e1ad      	b.n	80025a2 <Settings_Tick+0x3f6>
	}

	// --- EDITING MODE ------------------------------------------------------

	if (Settings_TakeSelectClick()) {
 8002246:	f000 fb37 	bl	80028b8 <Settings_TakeSelectClick>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d01d      	beq.n	800228c <Settings_Tick+0xe0>
		if (editState == EDIT_STATE_VALUE1) {
 8002250:	4b89      	ldr	r3, [pc, #548]	@ (8002478 <Settings_Tick+0x2cc>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d10f      	bne.n	8002278 <Settings_Tick+0xcc>
			if (currentMenuItem == MENU_ITEM_WW_MORNING
 8002258:	4b88      	ldr	r3, [pc, #544]	@ (800247c <Settings_Tick+0x2d0>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d003      	beq.n	8002268 <Settings_Tick+0xbc>
					|| currentMenuItem == MENU_ITEM_WW_EVENING) {
 8002260:	4b86      	ldr	r3, [pc, #536]	@ (800247c <Settings_Tick+0x2d0>)
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d103      	bne.n	8002270 <Settings_Tick+0xc4>
				editState = EDIT_STATE_VALUE2;
 8002268:	4b83      	ldr	r3, [pc, #524]	@ (8002478 <Settings_Tick+0x2cc>)
 800226a:	2202      	movs	r2, #2
 800226c:	701a      	strb	r2, [r3, #0]
 800226e:	e00a      	b.n	8002286 <Settings_Tick+0xda>
			} else {
				editState = EDIT_STATE_NONE;
 8002270:	4b81      	ldr	r3, [pc, #516]	@ (8002478 <Settings_Tick+0x2cc>)
 8002272:	2200      	movs	r2, #0
 8002274:	701a      	strb	r2, [r3, #0]
 8002276:	e006      	b.n	8002286 <Settings_Tick+0xda>
			}
		} else if (editState == EDIT_STATE_VALUE2) {
 8002278:	4b7f      	ldr	r3, [pc, #508]	@ (8002478 <Settings_Tick+0x2cc>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b02      	cmp	r3, #2
 800227e:	d102      	bne.n	8002286 <Settings_Tick+0xda>
			editState = EDIT_STATE_NONE;
 8002280:	4b7d      	ldr	r3, [pc, #500]	@ (8002478 <Settings_Tick+0x2cc>)
 8002282:	2200      	movs	r2, #0
 8002284:	701a      	strb	r2, [r3, #0]
		}

		DrawMenu();
 8002286:	f000 f995 	bl	80025b4 <DrawMenu>
		return;
 800228a:	e18b      	b.n	80025a4 <Settings_Tick+0x3f8>
	}

	bool changed = false;
 800228c:	2300      	movs	r3, #0
 800228e:	71fb      	strb	r3, [r7, #7]

	switch (currentMenuItem) {
 8002290:	4b7a      	ldr	r3, [pc, #488]	@ (800247c <Settings_Tick+0x2d0>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2b04      	cmp	r3, #4
 8002296:	f200 8171 	bhi.w	800257c <Settings_Tick+0x3d0>
 800229a:	a201      	add	r2, pc, #4	@ (adr r2, 80022a0 <Settings_Tick+0xf4>)
 800229c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022a0:	080022b5 	.word	0x080022b5
 80022a4:	08002397 	.word	0x08002397
 80022a8:	0800248d 	.word	0x0800248d
 80022ac:	080024dd 	.word	0x080024dd
 80022b0:	0800252d 	.word	0x0800252d
	case MENU_ITEM_WW_MORNING:
		if (editState == EDIT_STATE_VALUE1) {
 80022b4:	4b70      	ldr	r3, [pc, #448]	@ (8002478 <Settings_Tick+0x2cc>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d133      	bne.n	8002324 <Settings_Tick+0x178>
			// edit start hour
			if (TakeUpClick()) {
 80022bc:	f000 fb10 	bl	80028e0 <TakeUpClick>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d013      	beq.n	80022ee <Settings_Tick+0x142>
				g_settings.morningStartHour = (g_settings.morningStartHour + 1)
 80022c6:	4b6f      	ldr	r3, [pc, #444]	@ (8002484 <Settings_Tick+0x2d8>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	1c5a      	adds	r2, r3, #1
						% 24;
 80022cc:	4b6e      	ldr	r3, [pc, #440]	@ (8002488 <Settings_Tick+0x2dc>)
 80022ce:	fb83 1302 	smull	r1, r3, r3, r2
 80022d2:	1099      	asrs	r1, r3, #2
 80022d4:	17d3      	asrs	r3, r2, #31
 80022d6:	1ac9      	subs	r1, r1, r3
 80022d8:	460b      	mov	r3, r1
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	440b      	add	r3, r1
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	1ad1      	subs	r1, r2, r3
				g_settings.morningStartHour = (g_settings.morningStartHour + 1)
 80022e2:	b2ca      	uxtb	r2, r1
 80022e4:	4b67      	ldr	r3, [pc, #412]	@ (8002484 <Settings_Tick+0x2d8>)
 80022e6:	701a      	strb	r2, [r3, #0]
				changed = true;
 80022e8:	2301      	movs	r3, #1
 80022ea:	71fb      	strb	r3, [r7, #7]
				g_settings.morningEndHour = (g_settings.morningEndHour + 23)
						% 24;
				changed = true;
			}
		}
		break;
 80022ec:	e14a      	b.n	8002584 <Settings_Tick+0x3d8>
			} else if (TakeDownClick()) {
 80022ee:	f000 fb0b 	bl	8002908 <TakeDownClick>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 8145 	beq.w	8002584 <Settings_Tick+0x3d8>
				g_settings.morningStartHour = (g_settings.morningStartHour + 23)
 80022fa:	4b62      	ldr	r3, [pc, #392]	@ (8002484 <Settings_Tick+0x2d8>)
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	f103 0217 	add.w	r2, r3, #23
						% 24;
 8002302:	4b61      	ldr	r3, [pc, #388]	@ (8002488 <Settings_Tick+0x2dc>)
 8002304:	fb83 1302 	smull	r1, r3, r3, r2
 8002308:	1099      	asrs	r1, r3, #2
 800230a:	17d3      	asrs	r3, r2, #31
 800230c:	1ac9      	subs	r1, r1, r3
 800230e:	460b      	mov	r3, r1
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	440b      	add	r3, r1
 8002314:	00db      	lsls	r3, r3, #3
 8002316:	1ad1      	subs	r1, r2, r3
				g_settings.morningStartHour = (g_settings.morningStartHour + 23)
 8002318:	b2ca      	uxtb	r2, r1
 800231a:	4b5a      	ldr	r3, [pc, #360]	@ (8002484 <Settings_Tick+0x2d8>)
 800231c:	701a      	strb	r2, [r3, #0]
				changed = true;
 800231e:	2301      	movs	r3, #1
 8002320:	71fb      	strb	r3, [r7, #7]
		break;
 8002322:	e12f      	b.n	8002584 <Settings_Tick+0x3d8>
		} else if (editState == EDIT_STATE_VALUE2) {
 8002324:	4b54      	ldr	r3, [pc, #336]	@ (8002478 <Settings_Tick+0x2cc>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	2b02      	cmp	r3, #2
 800232a:	f040 812b 	bne.w	8002584 <Settings_Tick+0x3d8>
			if (TakeUpClick()) {
 800232e:	f000 fad7 	bl	80028e0 <TakeUpClick>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d013      	beq.n	8002360 <Settings_Tick+0x1b4>
				g_settings.morningEndHour = (g_settings.morningEndHour + 1)
 8002338:	4b52      	ldr	r3, [pc, #328]	@ (8002484 <Settings_Tick+0x2d8>)
 800233a:	785b      	ldrb	r3, [r3, #1]
 800233c:	1c5a      	adds	r2, r3, #1
						% 24;
 800233e:	4b52      	ldr	r3, [pc, #328]	@ (8002488 <Settings_Tick+0x2dc>)
 8002340:	fb83 1302 	smull	r1, r3, r3, r2
 8002344:	1099      	asrs	r1, r3, #2
 8002346:	17d3      	asrs	r3, r2, #31
 8002348:	1ac9      	subs	r1, r1, r3
 800234a:	460b      	mov	r3, r1
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	440b      	add	r3, r1
 8002350:	00db      	lsls	r3, r3, #3
 8002352:	1ad1      	subs	r1, r2, r3
				g_settings.morningEndHour = (g_settings.morningEndHour + 1)
 8002354:	b2ca      	uxtb	r2, r1
 8002356:	4b4b      	ldr	r3, [pc, #300]	@ (8002484 <Settings_Tick+0x2d8>)
 8002358:	705a      	strb	r2, [r3, #1]
				changed = true;
 800235a:	2301      	movs	r3, #1
 800235c:	71fb      	strb	r3, [r7, #7]
		break;
 800235e:	e111      	b.n	8002584 <Settings_Tick+0x3d8>
			} else if (TakeDownClick()) {
 8002360:	f000 fad2 	bl	8002908 <TakeDownClick>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	f000 810c 	beq.w	8002584 <Settings_Tick+0x3d8>
				g_settings.morningEndHour = (g_settings.morningEndHour + 23)
 800236c:	4b45      	ldr	r3, [pc, #276]	@ (8002484 <Settings_Tick+0x2d8>)
 800236e:	785b      	ldrb	r3, [r3, #1]
 8002370:	f103 0217 	add.w	r2, r3, #23
						% 24;
 8002374:	4b44      	ldr	r3, [pc, #272]	@ (8002488 <Settings_Tick+0x2dc>)
 8002376:	fb83 1302 	smull	r1, r3, r3, r2
 800237a:	1099      	asrs	r1, r3, #2
 800237c:	17d3      	asrs	r3, r2, #31
 800237e:	1ac9      	subs	r1, r1, r3
 8002380:	460b      	mov	r3, r1
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	440b      	add	r3, r1
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	1ad1      	subs	r1, r2, r3
				g_settings.morningEndHour = (g_settings.morningEndHour + 23)
 800238a:	b2ca      	uxtb	r2, r1
 800238c:	4b3d      	ldr	r3, [pc, #244]	@ (8002484 <Settings_Tick+0x2d8>)
 800238e:	705a      	strb	r2, [r3, #1]
				changed = true;
 8002390:	2301      	movs	r3, #1
 8002392:	71fb      	strb	r3, [r7, #7]
		break;
 8002394:	e0f6      	b.n	8002584 <Settings_Tick+0x3d8>

	case MENU_ITEM_WW_EVENING:
		if (editState == EDIT_STATE_VALUE1) {
 8002396:	4b38      	ldr	r3, [pc, #224]	@ (8002478 <Settings_Tick+0x2cc>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d133      	bne.n	8002406 <Settings_Tick+0x25a>
			// edit start hour
			if (TakeUpClick()) {
 800239e:	f000 fa9f 	bl	80028e0 <TakeUpClick>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d013      	beq.n	80023d0 <Settings_Tick+0x224>
				g_settings.eveningStartHour = (g_settings.eveningStartHour + 1)
 80023a8:	4b36      	ldr	r3, [pc, #216]	@ (8002484 <Settings_Tick+0x2d8>)
 80023aa:	789b      	ldrb	r3, [r3, #2]
 80023ac:	1c5a      	adds	r2, r3, #1
						% 24;
 80023ae:	4b36      	ldr	r3, [pc, #216]	@ (8002488 <Settings_Tick+0x2dc>)
 80023b0:	fb83 1302 	smull	r1, r3, r3, r2
 80023b4:	1099      	asrs	r1, r3, #2
 80023b6:	17d3      	asrs	r3, r2, #31
 80023b8:	1ac9      	subs	r1, r1, r3
 80023ba:	460b      	mov	r3, r1
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	440b      	add	r3, r1
 80023c0:	00db      	lsls	r3, r3, #3
 80023c2:	1ad1      	subs	r1, r2, r3
				g_settings.eveningStartHour = (g_settings.eveningStartHour + 1)
 80023c4:	b2ca      	uxtb	r2, r1
 80023c6:	4b2f      	ldr	r3, [pc, #188]	@ (8002484 <Settings_Tick+0x2d8>)
 80023c8:	709a      	strb	r2, [r3, #2]
				changed = true;
 80023ca:	2301      	movs	r3, #1
 80023cc:	71fb      	strb	r3, [r7, #7]
				g_settings.eveningEndHour = (g_settings.eveningEndHour + 23)
						% 24;
				changed = true;
			}
		}
		break;
 80023ce:	e0db      	b.n	8002588 <Settings_Tick+0x3dc>
			} else if (TakeDownClick()) {
 80023d0:	f000 fa9a 	bl	8002908 <TakeDownClick>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	f000 80d6 	beq.w	8002588 <Settings_Tick+0x3dc>
				g_settings.eveningStartHour = (g_settings.eveningStartHour + 23)
 80023dc:	4b29      	ldr	r3, [pc, #164]	@ (8002484 <Settings_Tick+0x2d8>)
 80023de:	789b      	ldrb	r3, [r3, #2]
 80023e0:	f103 0217 	add.w	r2, r3, #23
						% 24;
 80023e4:	4b28      	ldr	r3, [pc, #160]	@ (8002488 <Settings_Tick+0x2dc>)
 80023e6:	fb83 1302 	smull	r1, r3, r3, r2
 80023ea:	1099      	asrs	r1, r3, #2
 80023ec:	17d3      	asrs	r3, r2, #31
 80023ee:	1ac9      	subs	r1, r1, r3
 80023f0:	460b      	mov	r3, r1
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	440b      	add	r3, r1
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	1ad1      	subs	r1, r2, r3
				g_settings.eveningStartHour = (g_settings.eveningStartHour + 23)
 80023fa:	b2ca      	uxtb	r2, r1
 80023fc:	4b21      	ldr	r3, [pc, #132]	@ (8002484 <Settings_Tick+0x2d8>)
 80023fe:	709a      	strb	r2, [r3, #2]
				changed = true;
 8002400:	2301      	movs	r3, #1
 8002402:	71fb      	strb	r3, [r7, #7]
		break;
 8002404:	e0c0      	b.n	8002588 <Settings_Tick+0x3dc>
		} else if (editState == EDIT_STATE_VALUE2) {
 8002406:	4b1c      	ldr	r3, [pc, #112]	@ (8002478 <Settings_Tick+0x2cc>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	2b02      	cmp	r3, #2
 800240c:	f040 80bc 	bne.w	8002588 <Settings_Tick+0x3dc>
			if (TakeUpClick()) {
 8002410:	f000 fa66 	bl	80028e0 <TakeUpClick>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d013      	beq.n	8002442 <Settings_Tick+0x296>
				g_settings.eveningEndHour = (g_settings.eveningEndHour + 1)
 800241a:	4b1a      	ldr	r3, [pc, #104]	@ (8002484 <Settings_Tick+0x2d8>)
 800241c:	78db      	ldrb	r3, [r3, #3]
 800241e:	1c5a      	adds	r2, r3, #1
						% 24;
 8002420:	4b19      	ldr	r3, [pc, #100]	@ (8002488 <Settings_Tick+0x2dc>)
 8002422:	fb83 1302 	smull	r1, r3, r3, r2
 8002426:	1099      	asrs	r1, r3, #2
 8002428:	17d3      	asrs	r3, r2, #31
 800242a:	1ac9      	subs	r1, r1, r3
 800242c:	460b      	mov	r3, r1
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	440b      	add	r3, r1
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	1ad1      	subs	r1, r2, r3
				g_settings.eveningEndHour = (g_settings.eveningEndHour + 1)
 8002436:	b2ca      	uxtb	r2, r1
 8002438:	4b12      	ldr	r3, [pc, #72]	@ (8002484 <Settings_Tick+0x2d8>)
 800243a:	70da      	strb	r2, [r3, #3]
				changed = true;
 800243c:	2301      	movs	r3, #1
 800243e:	71fb      	strb	r3, [r7, #7]
		break;
 8002440:	e0a2      	b.n	8002588 <Settings_Tick+0x3dc>
			} else if (TakeDownClick()) {
 8002442:	f000 fa61 	bl	8002908 <TakeDownClick>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	f000 809d 	beq.w	8002588 <Settings_Tick+0x3dc>
				g_settings.eveningEndHour = (g_settings.eveningEndHour + 23)
 800244e:	4b0d      	ldr	r3, [pc, #52]	@ (8002484 <Settings_Tick+0x2d8>)
 8002450:	78db      	ldrb	r3, [r3, #3]
 8002452:	f103 0217 	add.w	r2, r3, #23
						% 24;
 8002456:	4b0c      	ldr	r3, [pc, #48]	@ (8002488 <Settings_Tick+0x2dc>)
 8002458:	fb83 1302 	smull	r1, r3, r3, r2
 800245c:	1099      	asrs	r1, r3, #2
 800245e:	17d3      	asrs	r3, r2, #31
 8002460:	1ac9      	subs	r1, r1, r3
 8002462:	460b      	mov	r3, r1
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	440b      	add	r3, r1
 8002468:	00db      	lsls	r3, r3, #3
 800246a:	1ad1      	subs	r1, r2, r3
				g_settings.eveningEndHour = (g_settings.eveningEndHour + 23)
 800246c:	b2ca      	uxtb	r2, r1
 800246e:	4b05      	ldr	r3, [pc, #20]	@ (8002484 <Settings_Tick+0x2d8>)
 8002470:	70da      	strb	r2, [r3, #3]
				changed = true;
 8002472:	2301      	movs	r3, #1
 8002474:	71fb      	strb	r3, [r7, #7]
		break;
 8002476:	e087      	b.n	8002588 <Settings_Tick+0x3dc>
 8002478:	200041fe 	.word	0x200041fe
 800247c:	200041fc 	.word	0x200041fc
 8002480:	200041fd 	.word	0x200041fd
 8002484:	20000004 	.word	0x20000004
 8002488:	2aaaaaab 	.word	0x2aaaaaab

	case MENU_ITEM_MIN_TEMP:
		if (editState == EDIT_STATE_VALUE1) {
 800248c:	4b47      	ldr	r3, [pc, #284]	@ (80025ac <Settings_Tick+0x400>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d17b      	bne.n	800258c <Settings_Tick+0x3e0>
			if (TakeUpClick()) {
 8002494:	f000 fa24 	bl	80028e0 <TakeUpClick>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d00c      	beq.n	80024b8 <Settings_Tick+0x30c>
				g_settings.minTempC += 0.5f;
 800249e:	4b44      	ldr	r3, [pc, #272]	@ (80025b0 <Settings_Tick+0x404>)
 80024a0:	edd3 7a01 	vldr	s15, [r3, #4]
 80024a4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024ac:	4b40      	ldr	r3, [pc, #256]	@ (80025b0 <Settings_Tick+0x404>)
 80024ae:	edc3 7a01 	vstr	s15, [r3, #4]
				changed = true;
 80024b2:	2301      	movs	r3, #1
 80024b4:	71fb      	strb	r3, [r7, #7]
			} else if (TakeDownClick()) {
				g_settings.minTempC -= 0.5f;
				changed = true;
			}
		}
		break;
 80024b6:	e069      	b.n	800258c <Settings_Tick+0x3e0>
			} else if (TakeDownClick()) {
 80024b8:	f000 fa26 	bl	8002908 <TakeDownClick>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d064      	beq.n	800258c <Settings_Tick+0x3e0>
				g_settings.minTempC -= 0.5f;
 80024c2:	4b3b      	ldr	r3, [pc, #236]	@ (80025b0 <Settings_Tick+0x404>)
 80024c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80024c8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024d0:	4b37      	ldr	r3, [pc, #220]	@ (80025b0 <Settings_Tick+0x404>)
 80024d2:	edc3 7a01 	vstr	s15, [r3, #4]
				changed = true;
 80024d6:	2301      	movs	r3, #1
 80024d8:	71fb      	strb	r3, [r7, #7]
		break;
 80024da:	e057      	b.n	800258c <Settings_Tick+0x3e0>

	case MENU_ITEM_MOISTURE_MIN:
		if (editState == EDIT_STATE_VALUE1) {
 80024dc:	4b33      	ldr	r3, [pc, #204]	@ (80025ac <Settings_Tick+0x400>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d155      	bne.n	8002590 <Settings_Tick+0x3e4>
			if (TakeUpClick()) {
 80024e4:	f000 f9fc 	bl	80028e0 <TakeUpClick>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d00c      	beq.n	8002508 <Settings_Tick+0x35c>
				g_settings.moistureMinPct += 1.0f;
 80024ee:	4b30      	ldr	r3, [pc, #192]	@ (80025b0 <Settings_Tick+0x404>)
 80024f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80024f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80024f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024fc:	4b2c      	ldr	r3, [pc, #176]	@ (80025b0 <Settings_Tick+0x404>)
 80024fe:	edc3 7a02 	vstr	s15, [r3, #8]
				changed = true;
 8002502:	2301      	movs	r3, #1
 8002504:	71fb      	strb	r3, [r7, #7]
			} else if (TakeDownClick()) {
				g_settings.moistureMinPct -= 1.0f;
				changed = true;
			}
		}
		break;
 8002506:	e043      	b.n	8002590 <Settings_Tick+0x3e4>
			} else if (TakeDownClick()) {
 8002508:	f000 f9fe 	bl	8002908 <TakeDownClick>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d03e      	beq.n	8002590 <Settings_Tick+0x3e4>
				g_settings.moistureMinPct -= 1.0f;
 8002512:	4b27      	ldr	r3, [pc, #156]	@ (80025b0 <Settings_Tick+0x404>)
 8002514:	edd3 7a02 	vldr	s15, [r3, #8]
 8002518:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800251c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002520:	4b23      	ldr	r3, [pc, #140]	@ (80025b0 <Settings_Tick+0x404>)
 8002522:	edc3 7a02 	vstr	s15, [r3, #8]
				changed = true;
 8002526:	2301      	movs	r3, #1
 8002528:	71fb      	strb	r3, [r7, #7]
		break;
 800252a:	e031      	b.n	8002590 <Settings_Tick+0x3e4>

	case MENU_ITEM_MOISTURE_MAX:
		if (editState == EDIT_STATE_VALUE1) {
 800252c:	4b1f      	ldr	r3, [pc, #124]	@ (80025ac <Settings_Tick+0x400>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d12f      	bne.n	8002594 <Settings_Tick+0x3e8>
			if (TakeUpClick()) {
 8002534:	f000 f9d4 	bl	80028e0 <TakeUpClick>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00c      	beq.n	8002558 <Settings_Tick+0x3ac>
				g_settings.moistureMaxPct += 1.0f;
 800253e:	4b1c      	ldr	r3, [pc, #112]	@ (80025b0 <Settings_Tick+0x404>)
 8002540:	edd3 7a03 	vldr	s15, [r3, #12]
 8002544:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002548:	ee77 7a87 	vadd.f32	s15, s15, s14
 800254c:	4b18      	ldr	r3, [pc, #96]	@ (80025b0 <Settings_Tick+0x404>)
 800254e:	edc3 7a03 	vstr	s15, [r3, #12]
				changed = true;
 8002552:	2301      	movs	r3, #1
 8002554:	71fb      	strb	r3, [r7, #7]
			} else if (TakeDownClick()) {
				g_settings.moistureMaxPct -= 1.0f;
				changed = true;
			}
		}
		break;
 8002556:	e01d      	b.n	8002594 <Settings_Tick+0x3e8>
			} else if (TakeDownClick()) {
 8002558:	f000 f9d6 	bl	8002908 <TakeDownClick>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d018      	beq.n	8002594 <Settings_Tick+0x3e8>
				g_settings.moistureMaxPct -= 1.0f;
 8002562:	4b13      	ldr	r3, [pc, #76]	@ (80025b0 <Settings_Tick+0x404>)
 8002564:	edd3 7a03 	vldr	s15, [r3, #12]
 8002568:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800256c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002570:	4b0f      	ldr	r3, [pc, #60]	@ (80025b0 <Settings_Tick+0x404>)
 8002572:	edc3 7a03 	vstr	s15, [r3, #12]
				changed = true;
 8002576:	2301      	movs	r3, #1
 8002578:	71fb      	strb	r3, [r7, #7]
		break;
 800257a:	e00b      	b.n	8002594 <Settings_Tick+0x3e8>

	default:
		editState = EDIT_STATE_NONE;
 800257c:	4b0b      	ldr	r3, [pc, #44]	@ (80025ac <Settings_Tick+0x400>)
 800257e:	2200      	movs	r2, #0
 8002580:	701a      	strb	r2, [r3, #0]
		break;
 8002582:	e008      	b.n	8002596 <Settings_Tick+0x3ea>
		break;
 8002584:	bf00      	nop
 8002586:	e006      	b.n	8002596 <Settings_Tick+0x3ea>
		break;
 8002588:	bf00      	nop
 800258a:	e004      	b.n	8002596 <Settings_Tick+0x3ea>
		break;
 800258c:	bf00      	nop
 800258e:	e002      	b.n	8002596 <Settings_Tick+0x3ea>
		break;
 8002590:	bf00      	nop
 8002592:	e000      	b.n	8002596 <Settings_Tick+0x3ea>
		break;
 8002594:	bf00      	nop
	}

	if (changed) {
 8002596:	79fb      	ldrb	r3, [r7, #7]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <Settings_Tick+0x3f8>
		DrawMenu();
 800259c:	f000 f80a 	bl	80025b4 <DrawMenu>
 80025a0:	e000      	b.n	80025a4 <Settings_Tick+0x3f8>
		return;
 80025a2:	bf00      	nop
	}
}
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	200041fe 	.word	0x200041fe
 80025b0:	20000004 	.word	0x20000004

080025b4 <DrawMenu>:

static void DrawMenu(void) {
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b092      	sub	sp, #72	@ 0x48
 80025b8:	af02      	add	r7, sp, #8
	lcd_clear();
 80025ba:	f005 fbb7 	bl	8007d2c <lcd_clear>

	char line1[32];
	char line2[32];

	switch (currentMenuItem) {
 80025be:	4b8b      	ldr	r3, [pc, #556]	@ (80027ec <DrawMenu+0x238>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	2b06      	cmp	r3, #6
 80025c4:	f200 80ec 	bhi.w	80027a0 <DrawMenu+0x1ec>
 80025c8:	a201      	add	r2, pc, #4	@ (adr r2, 80025d0 <DrawMenu+0x1c>)
 80025ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ce:	bf00      	nop
 80025d0:	080025ed 	.word	0x080025ed
 80025d4:	08002645 	.word	0x08002645
 80025d8:	0800269d 	.word	0x0800269d
 80025dc:	080026e1 	.word	0x080026e1
 80025e0:	08002725 	.word	0x08002725
 80025e4:	08002769 	.word	0x08002769
 80025e8:	08002785 	.word	0x08002785
	case MENU_ITEM_WW_MORNING:
		if (editState == EDIT_STATE_NONE) {
 80025ec:	4b80      	ldr	r3, [pc, #512]	@ (80027f0 <DrawMenu+0x23c>)
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d107      	bne.n	8002604 <DrawMenu+0x50>
			snprintf(line1, sizeof(line1), "> Morning Window");
 80025f4:	f107 0320 	add.w	r3, r7, #32
 80025f8:	4a7e      	ldr	r2, [pc, #504]	@ (80027f4 <DrawMenu+0x240>)
 80025fa:	2120      	movs	r1, #32
 80025fc:	4618      	mov	r0, r3
 80025fe:	f006 fa65 	bl	8008acc <sniprintf>
 8002602:	e012      	b.n	800262a <DrawMenu+0x76>
		} else if (editState == EDIT_STATE_VALUE1) {
 8002604:	4b7a      	ldr	r3, [pc, #488]	@ (80027f0 <DrawMenu+0x23c>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d107      	bne.n	800261c <DrawMenu+0x68>
			snprintf(line1, sizeof(line1), "* M Start Hour");
 800260c:	f107 0320 	add.w	r3, r7, #32
 8002610:	4a79      	ldr	r2, [pc, #484]	@ (80027f8 <DrawMenu+0x244>)
 8002612:	2120      	movs	r1, #32
 8002614:	4618      	mov	r0, r3
 8002616:	f006 fa59 	bl	8008acc <sniprintf>
 800261a:	e006      	b.n	800262a <DrawMenu+0x76>
		} else {
			snprintf(line1, sizeof(line1), "* M End Hour");
 800261c:	f107 0320 	add.w	r3, r7, #32
 8002620:	4a76      	ldr	r2, [pc, #472]	@ (80027fc <DrawMenu+0x248>)
 8002622:	2120      	movs	r1, #32
 8002624:	4618      	mov	r0, r3
 8002626:	f006 fa51 	bl	8008acc <sniprintf>
		}
		snprintf(line2, sizeof(line2), "  %02u:00-%02u:00",
				g_settings.morningStartHour, g_settings.morningEndHour);
 800262a:	4b75      	ldr	r3, [pc, #468]	@ (8002800 <DrawMenu+0x24c>)
 800262c:	781b      	ldrb	r3, [r3, #0]
		snprintf(line2, sizeof(line2), "  %02u:00-%02u:00",
 800262e:	461a      	mov	r2, r3
				g_settings.morningStartHour, g_settings.morningEndHour);
 8002630:	4b73      	ldr	r3, [pc, #460]	@ (8002800 <DrawMenu+0x24c>)
 8002632:	785b      	ldrb	r3, [r3, #1]
		snprintf(line2, sizeof(line2), "  %02u:00-%02u:00",
 8002634:	4638      	mov	r0, r7
 8002636:	9300      	str	r3, [sp, #0]
 8002638:	4613      	mov	r3, r2
 800263a:	4a72      	ldr	r2, [pc, #456]	@ (8002804 <DrawMenu+0x250>)
 800263c:	2120      	movs	r1, #32
 800263e:	f006 fa45 	bl	8008acc <sniprintf>

		break;
 8002642:	e0bb      	b.n	80027bc <DrawMenu+0x208>

	case MENU_ITEM_WW_EVENING:
		if (editState == EDIT_STATE_NONE) {
 8002644:	4b6a      	ldr	r3, [pc, #424]	@ (80027f0 <DrawMenu+0x23c>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d107      	bne.n	800265c <DrawMenu+0xa8>
			snprintf(line1, sizeof(line1), "> Evening Window");
 800264c:	f107 0320 	add.w	r3, r7, #32
 8002650:	4a6d      	ldr	r2, [pc, #436]	@ (8002808 <DrawMenu+0x254>)
 8002652:	2120      	movs	r1, #32
 8002654:	4618      	mov	r0, r3
 8002656:	f006 fa39 	bl	8008acc <sniprintf>
 800265a:	e012      	b.n	8002682 <DrawMenu+0xce>
		} else if (editState == EDIT_STATE_VALUE1) {
 800265c:	4b64      	ldr	r3, [pc, #400]	@ (80027f0 <DrawMenu+0x23c>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d107      	bne.n	8002674 <DrawMenu+0xc0>
			snprintf(line1, sizeof(line1), "* E Start Hour");
 8002664:	f107 0320 	add.w	r3, r7, #32
 8002668:	4a68      	ldr	r2, [pc, #416]	@ (800280c <DrawMenu+0x258>)
 800266a:	2120      	movs	r1, #32
 800266c:	4618      	mov	r0, r3
 800266e:	f006 fa2d 	bl	8008acc <sniprintf>
 8002672:	e006      	b.n	8002682 <DrawMenu+0xce>
		} else {
			snprintf(line1, sizeof(line1), "* E End Hour");
 8002674:	f107 0320 	add.w	r3, r7, #32
 8002678:	4a65      	ldr	r2, [pc, #404]	@ (8002810 <DrawMenu+0x25c>)
 800267a:	2120      	movs	r1, #32
 800267c:	4618      	mov	r0, r3
 800267e:	f006 fa25 	bl	8008acc <sniprintf>
		}

		snprintf(line2, sizeof(line2), "  %02u:00-%02u:00",
				g_settings.eveningStartHour, g_settings.eveningEndHour);
 8002682:	4b5f      	ldr	r3, [pc, #380]	@ (8002800 <DrawMenu+0x24c>)
 8002684:	789b      	ldrb	r3, [r3, #2]
		snprintf(line2, sizeof(line2), "  %02u:00-%02u:00",
 8002686:	461a      	mov	r2, r3
				g_settings.eveningStartHour, g_settings.eveningEndHour);
 8002688:	4b5d      	ldr	r3, [pc, #372]	@ (8002800 <DrawMenu+0x24c>)
 800268a:	78db      	ldrb	r3, [r3, #3]
		snprintf(line2, sizeof(line2), "  %02u:00-%02u:00",
 800268c:	4638      	mov	r0, r7
 800268e:	9300      	str	r3, [sp, #0]
 8002690:	4613      	mov	r3, r2
 8002692:	4a5c      	ldr	r2, [pc, #368]	@ (8002804 <DrawMenu+0x250>)
 8002694:	2120      	movs	r1, #32
 8002696:	f006 fa19 	bl	8008acc <sniprintf>
		break;
 800269a:	e08f      	b.n	80027bc <DrawMenu+0x208>

	case MENU_ITEM_MIN_TEMP:
		if (editState == EDIT_STATE_NONE) {
 800269c:	4b54      	ldr	r3, [pc, #336]	@ (80027f0 <DrawMenu+0x23c>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d107      	bne.n	80026b4 <DrawMenu+0x100>
			snprintf(line1, sizeof(line1), "> Min Temp");
 80026a4:	f107 0320 	add.w	r3, r7, #32
 80026a8:	4a5a      	ldr	r2, [pc, #360]	@ (8002814 <DrawMenu+0x260>)
 80026aa:	2120      	movs	r1, #32
 80026ac:	4618      	mov	r0, r3
 80026ae:	f006 fa0d 	bl	8008acc <sniprintf>
 80026b2:	e006      	b.n	80026c2 <DrawMenu+0x10e>
		} else {
			snprintf(line1, sizeof(line1), "* Min Temp");
 80026b4:	f107 0320 	add.w	r3, r7, #32
 80026b8:	4a57      	ldr	r2, [pc, #348]	@ (8002818 <DrawMenu+0x264>)
 80026ba:	2120      	movs	r1, #32
 80026bc:	4618      	mov	r0, r3
 80026be:	f006 fa05 	bl	8008acc <sniprintf>
		}

		snprintf(line2, sizeof(line2), "  %.1f degC", g_settings.minTempC);
 80026c2:	4b4f      	ldr	r3, [pc, #316]	@ (8002800 <DrawMenu+0x24c>)
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7fd ff5e 	bl	8000588 <__aeabi_f2d>
 80026cc:	4602      	mov	r2, r0
 80026ce:	460b      	mov	r3, r1
 80026d0:	4638      	mov	r0, r7
 80026d2:	e9cd 2300 	strd	r2, r3, [sp]
 80026d6:	4a51      	ldr	r2, [pc, #324]	@ (800281c <DrawMenu+0x268>)
 80026d8:	2120      	movs	r1, #32
 80026da:	f006 f9f7 	bl	8008acc <sniprintf>
		break;
 80026de:	e06d      	b.n	80027bc <DrawMenu+0x208>

	case MENU_ITEM_MOISTURE_MIN:
		if (editState == EDIT_STATE_NONE) {
 80026e0:	4b43      	ldr	r3, [pc, #268]	@ (80027f0 <DrawMenu+0x23c>)
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d107      	bne.n	80026f8 <DrawMenu+0x144>
			snprintf(line1, sizeof(line1), "> Moisture Min");
 80026e8:	f107 0320 	add.w	r3, r7, #32
 80026ec:	4a4c      	ldr	r2, [pc, #304]	@ (8002820 <DrawMenu+0x26c>)
 80026ee:	2120      	movs	r1, #32
 80026f0:	4618      	mov	r0, r3
 80026f2:	f006 f9eb 	bl	8008acc <sniprintf>
 80026f6:	e006      	b.n	8002706 <DrawMenu+0x152>
		} else {
			snprintf(line1, sizeof(line1), "* Moisture Min");
 80026f8:	f107 0320 	add.w	r3, r7, #32
 80026fc:	4a49      	ldr	r2, [pc, #292]	@ (8002824 <DrawMenu+0x270>)
 80026fe:	2120      	movs	r1, #32
 8002700:	4618      	mov	r0, r3
 8002702:	f006 f9e3 	bl	8008acc <sniprintf>
		}
		snprintf(line2, sizeof(line2), "  %.1f %%", g_settings.moistureMinPct);
 8002706:	4b3e      	ldr	r3, [pc, #248]	@ (8002800 <DrawMenu+0x24c>)
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	4618      	mov	r0, r3
 800270c:	f7fd ff3c 	bl	8000588 <__aeabi_f2d>
 8002710:	4602      	mov	r2, r0
 8002712:	460b      	mov	r3, r1
 8002714:	4638      	mov	r0, r7
 8002716:	e9cd 2300 	strd	r2, r3, [sp]
 800271a:	4a43      	ldr	r2, [pc, #268]	@ (8002828 <DrawMenu+0x274>)
 800271c:	2120      	movs	r1, #32
 800271e:	f006 f9d5 	bl	8008acc <sniprintf>

		break;
 8002722:	e04b      	b.n	80027bc <DrawMenu+0x208>

	case MENU_ITEM_MOISTURE_MAX:
		if (editState == EDIT_STATE_NONE) {
 8002724:	4b32      	ldr	r3, [pc, #200]	@ (80027f0 <DrawMenu+0x23c>)
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d107      	bne.n	800273c <DrawMenu+0x188>
			snprintf(line1, sizeof(line1), "> Moisture Max");
 800272c:	f107 0320 	add.w	r3, r7, #32
 8002730:	4a3e      	ldr	r2, [pc, #248]	@ (800282c <DrawMenu+0x278>)
 8002732:	2120      	movs	r1, #32
 8002734:	4618      	mov	r0, r3
 8002736:	f006 f9c9 	bl	8008acc <sniprintf>
 800273a:	e006      	b.n	800274a <DrawMenu+0x196>
		} else {
			snprintf(line1, sizeof(line1), "* Moisture Max");
 800273c:	f107 0320 	add.w	r3, r7, #32
 8002740:	4a3b      	ldr	r2, [pc, #236]	@ (8002830 <DrawMenu+0x27c>)
 8002742:	2120      	movs	r1, #32
 8002744:	4618      	mov	r0, r3
 8002746:	f006 f9c1 	bl	8008acc <sniprintf>
		}

		snprintf(line2, sizeof(line2), "  %.1f %%", g_settings.moistureMaxPct);
 800274a:	4b2d      	ldr	r3, [pc, #180]	@ (8002800 <DrawMenu+0x24c>)
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	4618      	mov	r0, r3
 8002750:	f7fd ff1a 	bl	8000588 <__aeabi_f2d>
 8002754:	4602      	mov	r2, r0
 8002756:	460b      	mov	r3, r1
 8002758:	4638      	mov	r0, r7
 800275a:	e9cd 2300 	strd	r2, r3, [sp]
 800275e:	4a32      	ldr	r2, [pc, #200]	@ (8002828 <DrawMenu+0x274>)
 8002760:	2120      	movs	r1, #32
 8002762:	f006 f9b3 	bl	8008acc <sniprintf>
		break;
 8002766:	e029      	b.n	80027bc <DrawMenu+0x208>

	case MENU_ITEM_DUMP_LOG:
		snprintf(line1, sizeof(line1), "> Dump Log");
 8002768:	f107 0320 	add.w	r3, r7, #32
 800276c:	4a31      	ldr	r2, [pc, #196]	@ (8002834 <DrawMenu+0x280>)
 800276e:	2120      	movs	r1, #32
 8002770:	4618      	mov	r0, r3
 8002772:	f006 f9ab 	bl	8008acc <sniprintf>
		snprintf(line2, sizeof(line2), "  Press select");
 8002776:	463b      	mov	r3, r7
 8002778:	4a2f      	ldr	r2, [pc, #188]	@ (8002838 <DrawMenu+0x284>)
 800277a:	2120      	movs	r1, #32
 800277c:	4618      	mov	r0, r3
 800277e:	f006 f9a5 	bl	8008acc <sniprintf>
		break;
 8002782:	e01b      	b.n	80027bc <DrawMenu+0x208>

	case MENU_ITEM_EXIT:
		snprintf(line1, sizeof(line1), "> Exit Settings");
 8002784:	f107 0320 	add.w	r3, r7, #32
 8002788:	4a2c      	ldr	r2, [pc, #176]	@ (800283c <DrawMenu+0x288>)
 800278a:	2120      	movs	r1, #32
 800278c:	4618      	mov	r0, r3
 800278e:	f006 f99d 	bl	8008acc <sniprintf>
		snprintf(line2, sizeof(line2), "  Press select");
 8002792:	463b      	mov	r3, r7
 8002794:	4a28      	ldr	r2, [pc, #160]	@ (8002838 <DrawMenu+0x284>)
 8002796:	2120      	movs	r1, #32
 8002798:	4618      	mov	r0, r3
 800279a:	f006 f997 	bl	8008acc <sniprintf>
		break;
 800279e:	e00d      	b.n	80027bc <DrawMenu+0x208>

	default:
		snprintf(line1, sizeof(line1), "Settings");
 80027a0:	f107 0320 	add.w	r3, r7, #32
 80027a4:	4a26      	ldr	r2, [pc, #152]	@ (8002840 <DrawMenu+0x28c>)
 80027a6:	2120      	movs	r1, #32
 80027a8:	4618      	mov	r0, r3
 80027aa:	f006 f98f 	bl	8008acc <sniprintf>
		snprintf(line2, sizeof(line2), " ");
 80027ae:	463b      	mov	r3, r7
 80027b0:	4a24      	ldr	r2, [pc, #144]	@ (8002844 <DrawMenu+0x290>)
 80027b2:	2120      	movs	r1, #32
 80027b4:	4618      	mov	r0, r3
 80027b6:	f006 f989 	bl	8008acc <sniprintf>
		break;
 80027ba:	bf00      	nop
	}

	lcd_setString(0, 0, line1, LCD_FONT_8, false);
 80027bc:	f107 0220 	add.w	r2, r7, #32
 80027c0:	2300      	movs	r3, #0
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	2300      	movs	r3, #0
 80027c6:	2100      	movs	r1, #0
 80027c8:	2000      	movs	r0, #0
 80027ca:	f005 fb3b 	bl	8007e44 <lcd_setString>
	lcd_setString(0, 12, line2, LCD_FONT_8, false);
 80027ce:	463a      	mov	r2, r7
 80027d0:	2300      	movs	r3, #0
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	2300      	movs	r3, #0
 80027d6:	210c      	movs	r1, #12
 80027d8:	2000      	movs	r0, #0
 80027da:	f005 fb33 	bl	8007e44 <lcd_setString>
	lcd_show();
 80027de:	f005 fb63 	bl	8007ea8 <lcd_show>
}
 80027e2:	bf00      	nop
 80027e4:	3740      	adds	r7, #64	@ 0x40
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	200041fc 	.word	0x200041fc
 80027f0:	200041fe 	.word	0x200041fe
 80027f4:	0800b06c 	.word	0x0800b06c
 80027f8:	0800b080 	.word	0x0800b080
 80027fc:	0800b090 	.word	0x0800b090
 8002800:	20000004 	.word	0x20000004
 8002804:	0800b0a0 	.word	0x0800b0a0
 8002808:	0800b0b4 	.word	0x0800b0b4
 800280c:	0800b0c8 	.word	0x0800b0c8
 8002810:	0800b0d8 	.word	0x0800b0d8
 8002814:	0800b0e8 	.word	0x0800b0e8
 8002818:	0800b0f4 	.word	0x0800b0f4
 800281c:	0800b100 	.word	0x0800b100
 8002820:	0800b10c 	.word	0x0800b10c
 8002824:	0800b11c 	.word	0x0800b11c
 8002828:	0800b12c 	.word	0x0800b12c
 800282c:	0800b138 	.word	0x0800b138
 8002830:	0800b148 	.word	0x0800b148
 8002834:	0800b158 	.word	0x0800b158
 8002838:	0800b164 	.word	0x0800b164
 800283c:	0800b174 	.word	0x0800b174
 8002840:	0800b184 	.word	0x0800b184
 8002844:	0800b190 	.word	0x0800b190

08002848 <HAL_GPIO_EXTI_Callback>:

static inline uint8_t Pressed(GPIO_TypeDef *port, uint16_t pin) {
	return HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET; // shield pulls low, press = HIGH
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	80fb      	strh	r3, [r7, #6]
	uint32_t now = HAL_GetTick();
 8002852:	f000 fbed 	bl	8003030 <HAL_GetTick>
 8002856:	60f8      	str	r0, [r7, #12]

	// Button Debounce
	if (now - lastMs < BTN_DEBOUNCE_TIME) {
 8002858:	4b12      	ldr	r3, [pc, #72]	@ (80028a4 <HAL_GPIO_EXTI_Callback+0x5c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	68fa      	ldr	r2, [r7, #12]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b4f      	cmp	r3, #79	@ 0x4f
 8002862:	d91b      	bls.n	800289c <HAL_GPIO_EXTI_Callback+0x54>
		return;
	}
	lastMs = now;
 8002864:	4a0f      	ldr	r2, [pc, #60]	@ (80028a4 <HAL_GPIO_EXTI_Callback+0x5c>)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6013      	str	r3, [r2, #0]

	HAL_GPIO_TogglePin(BTN_CLICKCOUNTCHECK_GPIO_Port, BTN_CLICKCOUNTCHECK_Pin);
 800286a:	2108      	movs	r1, #8
 800286c:	480e      	ldr	r0, [pc, #56]	@ (80028a8 <HAL_GPIO_EXTI_Callback+0x60>)
 800286e:	f001 faf6 	bl	8003e5e <HAL_GPIO_TogglePin>

	if (GPIO_Pin == BTN_SELECT_Pin) {
 8002872:	88fb      	ldrh	r3, [r7, #6]
 8002874:	2b02      	cmp	r3, #2
 8002876:	d103      	bne.n	8002880 <HAL_GPIO_EXTI_Callback+0x38>
		selectClick = 1;
 8002878:	4b0c      	ldr	r3, [pc, #48]	@ (80028ac <HAL_GPIO_EXTI_Callback+0x64>)
 800287a:	2201      	movs	r2, #1
 800287c:	701a      	strb	r2, [r3, #0]
 800287e:	e00e      	b.n	800289e <HAL_GPIO_EXTI_Callback+0x56>
	} else if (GPIO_Pin == BTN_UP_Pin) {
 8002880:	88fb      	ldrh	r3, [r7, #6]
 8002882:	2b10      	cmp	r3, #16
 8002884:	d103      	bne.n	800288e <HAL_GPIO_EXTI_Callback+0x46>
		upClick = 1;
 8002886:	4b0a      	ldr	r3, [pc, #40]	@ (80028b0 <HAL_GPIO_EXTI_Callback+0x68>)
 8002888:	2201      	movs	r2, #1
 800288a:	701a      	strb	r2, [r3, #0]
 800288c:	e007      	b.n	800289e <HAL_GPIO_EXTI_Callback+0x56>
	} else if (GPIO_Pin == BTN_DOWN_Pin) {
 800288e:	88fb      	ldrh	r3, [r7, #6]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d104      	bne.n	800289e <HAL_GPIO_EXTI_Callback+0x56>
		downClick = 1;
 8002894:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <HAL_GPIO_EXTI_Callback+0x6c>)
 8002896:	2201      	movs	r2, #1
 8002898:	701a      	strb	r2, [r3, #0]
 800289a:	e000      	b.n	800289e <HAL_GPIO_EXTI_Callback+0x56>
		return;
 800289c:	bf00      	nop
	}
}
 800289e:	3710      	adds	r7, #16
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	200041f8 	.word	0x200041f8
 80028a8:	40020800 	.word	0x40020800
 80028ac:	200041ff 	.word	0x200041ff
 80028b0:	20004200 	.word	0x20004200
 80028b4:	20004201 	.word	0x20004201

080028b8 <Settings_TakeSelectClick>:

bool Settings_TakeSelectClick(void) {
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
	if (selectClick) {
 80028bc:	4b07      	ldr	r3, [pc, #28]	@ (80028dc <Settings_TakeSelectClick+0x24>)
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d004      	beq.n	80028d0 <Settings_TakeSelectClick+0x18>
		selectClick = 0;
 80028c6:	4b05      	ldr	r3, [pc, #20]	@ (80028dc <Settings_TakeSelectClick+0x24>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	701a      	strb	r2, [r3, #0]
		return true;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e000      	b.n	80028d2 <Settings_TakeSelectClick+0x1a>
	}
	return false;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	200041ff 	.word	0x200041ff

080028e0 <TakeUpClick>:
static bool TakeUpClick(void) {
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
	if (upClick) {
 80028e4:	4b07      	ldr	r3, [pc, #28]	@ (8002904 <TakeUpClick+0x24>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d004      	beq.n	80028f8 <TakeUpClick+0x18>
		upClick = 0;
 80028ee:	4b05      	ldr	r3, [pc, #20]	@ (8002904 <TakeUpClick+0x24>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	701a      	strb	r2, [r3, #0]
		return true;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e000      	b.n	80028fa <TakeUpClick+0x1a>
	}
	return false;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	20004200 	.word	0x20004200

08002908 <TakeDownClick>:
static bool TakeDownClick(void) {
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
	if (downClick) {
 800290c:	4b07      	ldr	r3, [pc, #28]	@ (800292c <TakeDownClick+0x24>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d004      	beq.n	8002920 <TakeDownClick+0x18>
		downClick = 0;
 8002916:	4b05      	ldr	r3, [pc, #20]	@ (800292c <TakeDownClick+0x24>)
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]
		return true;
 800291c:	2301      	movs	r3, #1
 800291e:	e000      	b.n	8002922 <TakeDownClick+0x1a>
	}
	return false;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr
 800292c:	20004201 	.word	0x20004201

08002930 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002934:	4b18      	ldr	r3, [pc, #96]	@ (8002998 <MX_SPI1_Init+0x68>)
 8002936:	4a19      	ldr	r2, [pc, #100]	@ (800299c <MX_SPI1_Init+0x6c>)
 8002938:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800293a:	4b17      	ldr	r3, [pc, #92]	@ (8002998 <MX_SPI1_Init+0x68>)
 800293c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002940:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8002942:	4b15      	ldr	r3, [pc, #84]	@ (8002998 <MX_SPI1_Init+0x68>)
 8002944:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002948:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800294a:	4b13      	ldr	r3, [pc, #76]	@ (8002998 <MX_SPI1_Init+0x68>)
 800294c:	2200      	movs	r2, #0
 800294e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002950:	4b11      	ldr	r3, [pc, #68]	@ (8002998 <MX_SPI1_Init+0x68>)
 8002952:	2200      	movs	r2, #0
 8002954:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002956:	4b10      	ldr	r3, [pc, #64]	@ (8002998 <MX_SPI1_Init+0x68>)
 8002958:	2200      	movs	r2, #0
 800295a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800295c:	4b0e      	ldr	r3, [pc, #56]	@ (8002998 <MX_SPI1_Init+0x68>)
 800295e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002962:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002964:	4b0c      	ldr	r3, [pc, #48]	@ (8002998 <MX_SPI1_Init+0x68>)
 8002966:	2200      	movs	r2, #0
 8002968:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800296a:	4b0b      	ldr	r3, [pc, #44]	@ (8002998 <MX_SPI1_Init+0x68>)
 800296c:	2200      	movs	r2, #0
 800296e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002970:	4b09      	ldr	r3, [pc, #36]	@ (8002998 <MX_SPI1_Init+0x68>)
 8002972:	2200      	movs	r2, #0
 8002974:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002976:	4b08      	ldr	r3, [pc, #32]	@ (8002998 <MX_SPI1_Init+0x68>)
 8002978:	2200      	movs	r2, #0
 800297a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800297c:	4b06      	ldr	r3, [pc, #24]	@ (8002998 <MX_SPI1_Init+0x68>)
 800297e:	220a      	movs	r2, #10
 8002980:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002982:	4805      	ldr	r0, [pc, #20]	@ (8002998 <MX_SPI1_Init+0x68>)
 8002984:	f003 fd20 	bl	80063c8 <HAL_SPI_Init>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800298e:	f7ff facd 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002992:	bf00      	nop
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20004204 	.word	0x20004204
 800299c:	40013000 	.word	0x40013000

080029a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b08a      	sub	sp, #40	@ 0x28
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a8:	f107 0314 	add.w	r3, r7, #20
 80029ac:	2200      	movs	r2, #0
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	605a      	str	r2, [r3, #4]
 80029b2:	609a      	str	r2, [r3, #8]
 80029b4:	60da      	str	r2, [r3, #12]
 80029b6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a19      	ldr	r2, [pc, #100]	@ (8002a24 <HAL_SPI_MspInit+0x84>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d12b      	bne.n	8002a1a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029c2:	2300      	movs	r3, #0
 80029c4:	613b      	str	r3, [r7, #16]
 80029c6:	4b18      	ldr	r3, [pc, #96]	@ (8002a28 <HAL_SPI_MspInit+0x88>)
 80029c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ca:	4a17      	ldr	r2, [pc, #92]	@ (8002a28 <HAL_SPI_MspInit+0x88>)
 80029cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80029d2:	4b15      	ldr	r3, [pc, #84]	@ (8002a28 <HAL_SPI_MspInit+0x88>)
 80029d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029da:	613b      	str	r3, [r7, #16]
 80029dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	60fb      	str	r3, [r7, #12]
 80029e2:	4b11      	ldr	r3, [pc, #68]	@ (8002a28 <HAL_SPI_MspInit+0x88>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e6:	4a10      	ldr	r2, [pc, #64]	@ (8002a28 <HAL_SPI_MspInit+0x88>)
 80029e8:	f043 0301 	orr.w	r3, r3, #1
 80029ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002a28 <HAL_SPI_MspInit+0x88>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 80029fa:	23a0      	movs	r3, #160	@ 0xa0
 80029fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fe:	2302      	movs	r3, #2
 8002a00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a02:	2300      	movs	r3, #0
 8002a04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a06:	2303      	movs	r3, #3
 8002a08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a0a:	2305      	movs	r3, #5
 8002a0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a0e:	f107 0314 	add.w	r3, r7, #20
 8002a12:	4619      	mov	r1, r3
 8002a14:	4805      	ldr	r0, [pc, #20]	@ (8002a2c <HAL_SPI_MspInit+0x8c>)
 8002a16:	f001 f85d 	bl	8003ad4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002a1a:	bf00      	nop
 8002a1c:	3728      	adds	r7, #40	@ 0x28
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40013000 	.word	0x40013000
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	40020000 	.word	0x40020000

08002a30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a36:	2300      	movs	r3, #0
 8002a38:	607b      	str	r3, [r7, #4]
 8002a3a:	4b10      	ldr	r3, [pc, #64]	@ (8002a7c <HAL_MspInit+0x4c>)
 8002a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3e:	4a0f      	ldr	r2, [pc, #60]	@ (8002a7c <HAL_MspInit+0x4c>)
 8002a40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a44:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a46:	4b0d      	ldr	r3, [pc, #52]	@ (8002a7c <HAL_MspInit+0x4c>)
 8002a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a4e:	607b      	str	r3, [r7, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a52:	2300      	movs	r3, #0
 8002a54:	603b      	str	r3, [r7, #0]
 8002a56:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <HAL_MspInit+0x4c>)
 8002a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5a:	4a08      	ldr	r2, [pc, #32]	@ (8002a7c <HAL_MspInit+0x4c>)
 8002a5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a60:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a62:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <HAL_MspInit+0x4c>)
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a6a:	603b      	str	r3, [r7, #0]
 8002a6c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002a6e:	2007      	movs	r0, #7
 8002a70:	f000 ffee 	bl	8003a50 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a74:	bf00      	nop
 8002a76:	3708      	adds	r7, #8
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	40023800 	.word	0x40023800

08002a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a84:	bf00      	nop
 8002a86:	e7fd      	b.n	8002a84 <NMI_Handler+0x4>

08002a88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a8c:	bf00      	nop
 8002a8e:	e7fd      	b.n	8002a8c <HardFault_Handler+0x4>

08002a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a94:	bf00      	nop
 8002a96:	e7fd      	b.n	8002a94 <MemManage_Handler+0x4>

08002a98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a9c:	bf00      	nop
 8002a9e:	e7fd      	b.n	8002a9c <BusFault_Handler+0x4>

08002aa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002aa4:	bf00      	nop
 8002aa6:	e7fd      	b.n	8002aa4 <UsageFault_Handler+0x4>

08002aa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002aac:	bf00      	nop
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aba:	bf00      	nop
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ac8:	bf00      	nop
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ad6:	f000 fa97 	bl	8003008 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}

08002ade <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_DOWN_Pin);
 8002ae2:	2001      	movs	r0, #1
 8002ae4:	f001 f9d6 	bl	8003e94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002ae8:	bf00      	nop
 8002aea:	bd80      	pop	{r7, pc}

08002aec <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_SELECT_Pin);
 8002af0:	2002      	movs	r0, #2
 8002af2:	f001 f9cf 	bl	8003e94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002af6:	bf00      	nop
 8002af8:	bd80      	pop	{r7, pc}

08002afa <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_UP_Pin);
 8002afe:	2010      	movs	r0, #16
 8002b00:	f001 f9c8 	bl	8003e94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002b04:	bf00      	nop
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b0c:	4802      	ldr	r0, [pc, #8]	@ (8002b18 <TIM2_IRQHandler+0x10>)
 8002b0e:	f003 ffc4 	bl	8006a9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b12:	bf00      	nop
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20004264 	.word	0x20004264

08002b1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  return 1;
 8002b20:	2301      	movs	r3, #1
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <_kill>:

int _kill(int pid, int sig)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b36:	f006 f929 	bl	8008d8c <__errno>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2216      	movs	r2, #22
 8002b3e:	601a      	str	r2, [r3, #0]
  return -1;
 8002b40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3708      	adds	r7, #8
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <_exit>:

void _exit (int status)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b54:	f04f 31ff 	mov.w	r1, #4294967295
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7ff ffe7 	bl	8002b2c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b5e:	bf00      	nop
 8002b60:	e7fd      	b.n	8002b5e <_exit+0x12>

08002b62 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b086      	sub	sp, #24
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	60f8      	str	r0, [r7, #12]
 8002b6a:	60b9      	str	r1, [r7, #8]
 8002b6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b6e:	2300      	movs	r3, #0
 8002b70:	617b      	str	r3, [r7, #20]
 8002b72:	e00a      	b.n	8002b8a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b74:	f3af 8000 	nop.w
 8002b78:	4601      	mov	r1, r0
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	1c5a      	adds	r2, r3, #1
 8002b7e:	60ba      	str	r2, [r7, #8]
 8002b80:	b2ca      	uxtb	r2, r1
 8002b82:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	3301      	adds	r3, #1
 8002b88:	617b      	str	r3, [r7, #20]
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	dbf0      	blt.n	8002b74 <_read+0x12>
  }

  return len;
 8002b92:	687b      	ldr	r3, [r7, #4]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3718      	adds	r7, #24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <_close>:
  }
  return len;
}

int _close(int file)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ba4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002bc4:	605a      	str	r2, [r3, #4]
  return 0;
 8002bc6:	2300      	movs	r3, #0
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <_isatty>:

int _isatty(int file)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002bdc:	2301      	movs	r3, #1
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b085      	sub	sp, #20
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	60f8      	str	r0, [r7, #12]
 8002bf2:	60b9      	str	r1, [r7, #8]
 8002bf4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3714      	adds	r7, #20
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c0c:	4a14      	ldr	r2, [pc, #80]	@ (8002c60 <_sbrk+0x5c>)
 8002c0e:	4b15      	ldr	r3, [pc, #84]	@ (8002c64 <_sbrk+0x60>)
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c18:	4b13      	ldr	r3, [pc, #76]	@ (8002c68 <_sbrk+0x64>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d102      	bne.n	8002c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c20:	4b11      	ldr	r3, [pc, #68]	@ (8002c68 <_sbrk+0x64>)
 8002c22:	4a12      	ldr	r2, [pc, #72]	@ (8002c6c <_sbrk+0x68>)
 8002c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c26:	4b10      	ldr	r3, [pc, #64]	@ (8002c68 <_sbrk+0x64>)
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d207      	bcs.n	8002c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c34:	f006 f8aa 	bl	8008d8c <__errno>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	220c      	movs	r2, #12
 8002c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c42:	e009      	b.n	8002c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c44:	4b08      	ldr	r3, [pc, #32]	@ (8002c68 <_sbrk+0x64>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c4a:	4b07      	ldr	r3, [pc, #28]	@ (8002c68 <_sbrk+0x64>)
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4413      	add	r3, r2
 8002c52:	4a05      	ldr	r2, [pc, #20]	@ (8002c68 <_sbrk+0x64>)
 8002c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c56:	68fb      	ldr	r3, [r7, #12]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3718      	adds	r7, #24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	20020000 	.word	0x20020000
 8002c64:	00000400 	.word	0x00000400
 8002c68:	2000425c 	.word	0x2000425c
 8002c6c:	20004648 	.word	0x20004648

08002c70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c74:	4b06      	ldr	r3, [pc, #24]	@ (8002c90 <SystemInit+0x20>)
 8002c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c7a:	4a05      	ldr	r2, [pc, #20]	@ (8002c90 <SystemInit+0x20>)
 8002c7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c84:	bf00      	nop
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	e000ed00 	.word	0xe000ed00

08002c94 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b08a      	sub	sp, #40	@ 0x28
 8002c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c9a:	f107 0320 	add.w	r3, r7, #32
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	601a      	str	r2, [r3, #0]
 8002ca2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ca4:	1d3b      	adds	r3, r7, #4
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	605a      	str	r2, [r3, #4]
 8002cac:	609a      	str	r2, [r3, #8]
 8002cae:	60da      	str	r2, [r3, #12]
 8002cb0:	611a      	str	r2, [r3, #16]
 8002cb2:	615a      	str	r2, [r3, #20]
 8002cb4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002cb6:	4b22      	ldr	r3, [pc, #136]	@ (8002d40 <MX_TIM2_Init+0xac>)
 8002cb8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002cbc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31;
 8002cbe:	4b20      	ldr	r3, [pc, #128]	@ (8002d40 <MX_TIM2_Init+0xac>)
 8002cc0:	221f      	movs	r2, #31
 8002cc2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cc4:	4b1e      	ldr	r3, [pc, #120]	@ (8002d40 <MX_TIM2_Init+0xac>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002cca:	4b1d      	ldr	r3, [pc, #116]	@ (8002d40 <MX_TIM2_Init+0xac>)
 8002ccc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002cd0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8002d40 <MX_TIM2_Init+0xac>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cd8:	4b19      	ldr	r3, [pc, #100]	@ (8002d40 <MX_TIM2_Init+0xac>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8002cde:	4818      	ldr	r0, [pc, #96]	@ (8002d40 <MX_TIM2_Init+0xac>)
 8002ce0:	f003 fe8c 	bl	80069fc <HAL_TIM_OC_Init>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002cea:	f7ff f91f 	bl	8001f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002cf6:	f107 0320 	add.w	r3, r7, #32
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	4810      	ldr	r0, [pc, #64]	@ (8002d40 <MX_TIM2_Init+0xac>)
 8002cfe:	f004 fa97 	bl	8007230 <HAL_TIMEx_MasterConfigSynchronization>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002d08:	f7ff f910 	bl	8001f2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002d10:	2300      	movs	r3, #0
 8002d12:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d14:	2300      	movs	r3, #0
 8002d16:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d1c:	1d3b      	adds	r3, r7, #4
 8002d1e:	2200      	movs	r2, #0
 8002d20:	4619      	mov	r1, r3
 8002d22:	4807      	ldr	r0, [pc, #28]	@ (8002d40 <MX_TIM2_Init+0xac>)
 8002d24:	f003 ffaa 	bl	8006c7c <HAL_TIM_OC_ConfigChannel>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8002d2e:	f7ff f8fd 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002d32:	4803      	ldr	r0, [pc, #12]	@ (8002d40 <MX_TIM2_Init+0xac>)
 8002d34:	f000 f82c 	bl	8002d90 <HAL_TIM_MspPostInit>

}
 8002d38:	bf00      	nop
 8002d3a:	3728      	adds	r7, #40	@ 0x28
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	20004264 	.word	0x20004264

08002d44 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM2)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d54:	d115      	bne.n	8002d82 <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d8c <HAL_TIM_OC_MspInit+0x48>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	4a0b      	ldr	r2, [pc, #44]	@ (8002d8c <HAL_TIM_OC_MspInit+0x48>)
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d66:	4b09      	ldr	r3, [pc, #36]	@ (8002d8c <HAL_TIM_OC_MspInit+0x48>)
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	60fb      	str	r3, [r7, #12]
 8002d70:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d72:	2200      	movs	r2, #0
 8002d74:	2100      	movs	r1, #0
 8002d76:	201c      	movs	r0, #28
 8002d78:	f000 fe75 	bl	8003a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d7c:	201c      	movs	r0, #28
 8002d7e:	f000 fe8e 	bl	8003a9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002d82:	bf00      	nop
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	40023800 	.word	0x40023800

08002d90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b088      	sub	sp, #32
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d98:	f107 030c 	add.w	r3, r7, #12
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	605a      	str	r2, [r3, #4]
 8002da2:	609a      	str	r2, [r3, #8]
 8002da4:	60da      	str	r2, [r3, #12]
 8002da6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002db0:	d11d      	bne.n	8002dee <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	60bb      	str	r3, [r7, #8]
 8002db6:	4b10      	ldr	r3, [pc, #64]	@ (8002df8 <HAL_TIM_MspPostInit+0x68>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dba:	4a0f      	ldr	r2, [pc, #60]	@ (8002df8 <HAL_TIM_MspPostInit+0x68>)
 8002dbc:	f043 0301 	orr.w	r3, r3, #1
 8002dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8002df8 <HAL_TIM_MspPostInit+0x68>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	60bb      	str	r3, [r7, #8]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002dde:	2301      	movs	r3, #1
 8002de0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002de2:	f107 030c 	add.w	r3, r7, #12
 8002de6:	4619      	mov	r1, r3
 8002de8:	4804      	ldr	r0, [pc, #16]	@ (8002dfc <HAL_TIM_MspPostInit+0x6c>)
 8002dea:	f000 fe73 	bl	8003ad4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002dee:	bf00      	nop
 8002df0:	3720      	adds	r7, #32
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	40020000 	.word	0x40020000

08002e00 <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e10:	d104      	bne.n	8002e1c <HAL_TIM_PeriodElapsedCallback+0x1c>
        g_ms++;   // 1 ms tick
 8002e12:	4b05      	ldr	r3, [pc, #20]	@ (8002e28 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	3301      	adds	r3, #1
 8002e18:	4a03      	ldr	r2, [pc, #12]	@ (8002e28 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002e1a:	6013      	str	r3, [r2, #0]
    }
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	20004260 	.word	0x20004260

08002e2c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e30:	4b11      	ldr	r3, [pc, #68]	@ (8002e78 <MX_USART2_UART_Init+0x4c>)
 8002e32:	4a12      	ldr	r2, [pc, #72]	@ (8002e7c <MX_USART2_UART_Init+0x50>)
 8002e34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e36:	4b10      	ldr	r3, [pc, #64]	@ (8002e78 <MX_USART2_UART_Init+0x4c>)
 8002e38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002e78 <MX_USART2_UART_Init+0x4c>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e44:	4b0c      	ldr	r3, [pc, #48]	@ (8002e78 <MX_USART2_UART_Init+0x4c>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <MX_USART2_UART_Init+0x4c>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e50:	4b09      	ldr	r3, [pc, #36]	@ (8002e78 <MX_USART2_UART_Init+0x4c>)
 8002e52:	220c      	movs	r2, #12
 8002e54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e56:	4b08      	ldr	r3, [pc, #32]	@ (8002e78 <MX_USART2_UART_Init+0x4c>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e5c:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <MX_USART2_UART_Init+0x4c>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e62:	4805      	ldr	r0, [pc, #20]	@ (8002e78 <MX_USART2_UART_Init+0x4c>)
 8002e64:	f004 fa74 	bl	8007350 <HAL_UART_Init>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002e6e:	f7ff f85d 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	200042ac 	.word	0x200042ac
 8002e7c:	40004400 	.word	0x40004400

08002e80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b08a      	sub	sp, #40	@ 0x28
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e88:	f107 0314 	add.w	r3, r7, #20
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	605a      	str	r2, [r3, #4]
 8002e92:	609a      	str	r2, [r3, #8]
 8002e94:	60da      	str	r2, [r3, #12]
 8002e96:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a19      	ldr	r2, [pc, #100]	@ (8002f04 <HAL_UART_MspInit+0x84>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d12b      	bne.n	8002efa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	613b      	str	r3, [r7, #16]
 8002ea6:	4b18      	ldr	r3, [pc, #96]	@ (8002f08 <HAL_UART_MspInit+0x88>)
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eaa:	4a17      	ldr	r2, [pc, #92]	@ (8002f08 <HAL_UART_MspInit+0x88>)
 8002eac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eb2:	4b15      	ldr	r3, [pc, #84]	@ (8002f08 <HAL_UART_MspInit+0x88>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eba:	613b      	str	r3, [r7, #16]
 8002ebc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	60fb      	str	r3, [r7, #12]
 8002ec2:	4b11      	ldr	r3, [pc, #68]	@ (8002f08 <HAL_UART_MspInit+0x88>)
 8002ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec6:	4a10      	ldr	r2, [pc, #64]	@ (8002f08 <HAL_UART_MspInit+0x88>)
 8002ec8:	f043 0301 	orr.w	r3, r3, #1
 8002ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ece:	4b0e      	ldr	r3, [pc, #56]	@ (8002f08 <HAL_UART_MspInit+0x88>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	60fb      	str	r3, [r7, #12]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002eda:	230c      	movs	r3, #12
 8002edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ede:	2302      	movs	r3, #2
 8002ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002eea:	2307      	movs	r3, #7
 8002eec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eee:	f107 0314 	add.w	r3, r7, #20
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	4805      	ldr	r0, [pc, #20]	@ (8002f0c <HAL_UART_MspInit+0x8c>)
 8002ef6:	f000 fded 	bl	8003ad4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002efa:	bf00      	nop
 8002efc:	3728      	adds	r7, #40	@ 0x28
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40004400 	.word	0x40004400
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	40020000 	.word	0x40020000

08002f10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002f10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f48 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002f14:	f7ff feac 	bl	8002c70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f18:	480c      	ldr	r0, [pc, #48]	@ (8002f4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f1a:	490d      	ldr	r1, [pc, #52]	@ (8002f50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f20:	e002      	b.n	8002f28 <LoopCopyDataInit>

08002f22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f26:	3304      	adds	r3, #4

08002f28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f2c:	d3f9      	bcc.n	8002f22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f30:	4c0a      	ldr	r4, [pc, #40]	@ (8002f5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f34:	e001      	b.n	8002f3a <LoopFillZerobss>

08002f36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f38:	3204      	adds	r2, #4

08002f3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f3c:	d3fb      	bcc.n	8002f36 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002f3e:	f005 ff2b 	bl	8008d98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f42:	f7fe ff3d 	bl	8001dc0 <main>
  bx  lr    
 8002f46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f50:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002f54:	0800b8cc 	.word	0x0800b8cc
  ldr r2, =_sbss
 8002f58:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002f5c:	20004644 	.word	0x20004644

08002f60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f60:	e7fe      	b.n	8002f60 <ADC_IRQHandler>
	...

08002f64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f68:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa4 <HAL_Init+0x40>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8002fa4 <HAL_Init+0x40>)
 8002f6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f74:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa4 <HAL_Init+0x40>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a0a      	ldr	r2, [pc, #40]	@ (8002fa4 <HAL_Init+0x40>)
 8002f7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f80:	4b08      	ldr	r3, [pc, #32]	@ (8002fa4 <HAL_Init+0x40>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a07      	ldr	r2, [pc, #28]	@ (8002fa4 <HAL_Init+0x40>)
 8002f86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f8c:	2003      	movs	r0, #3
 8002f8e:	f000 fd5f 	bl	8003a50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f92:	2000      	movs	r0, #0
 8002f94:	f000 f808 	bl	8002fa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f98:	f7ff fd4a 	bl	8002a30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	40023c00 	.word	0x40023c00

08002fa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fb0:	4b12      	ldr	r3, [pc, #72]	@ (8002ffc <HAL_InitTick+0x54>)
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	4b12      	ldr	r3, [pc, #72]	@ (8003000 <HAL_InitTick+0x58>)
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	4619      	mov	r1, r3
 8002fba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f000 fd77 	bl	8003aba <HAL_SYSTICK_Config>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e00e      	b.n	8002ff4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b0f      	cmp	r3, #15
 8002fda:	d80a      	bhi.n	8002ff2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fdc:	2200      	movs	r2, #0
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe4:	f000 fd3f 	bl	8003a66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002fe8:	4a06      	ldr	r2, [pc, #24]	@ (8003004 <HAL_InitTick+0x5c>)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	e000      	b.n	8002ff4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3708      	adds	r7, #8
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	20000014 	.word	0x20000014
 8003000:	2000001c 	.word	0x2000001c
 8003004:	20000018 	.word	0x20000018

08003008 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800300c:	4b06      	ldr	r3, [pc, #24]	@ (8003028 <HAL_IncTick+0x20>)
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	461a      	mov	r2, r3
 8003012:	4b06      	ldr	r3, [pc, #24]	@ (800302c <HAL_IncTick+0x24>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4413      	add	r3, r2
 8003018:	4a04      	ldr	r2, [pc, #16]	@ (800302c <HAL_IncTick+0x24>)
 800301a:	6013      	str	r3, [r2, #0]
}
 800301c:	bf00      	nop
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	2000001c 	.word	0x2000001c
 800302c:	200042f4 	.word	0x200042f4

08003030 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0
  return uwTick;
 8003034:	4b03      	ldr	r3, [pc, #12]	@ (8003044 <HAL_GetTick+0x14>)
 8003036:	681b      	ldr	r3, [r3, #0]
}
 8003038:	4618      	mov	r0, r3
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	200042f4 	.word	0x200042f4

08003048 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003050:	f7ff ffee 	bl	8003030 <HAL_GetTick>
 8003054:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003060:	d005      	beq.n	800306e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003062:	4b0a      	ldr	r3, [pc, #40]	@ (800308c <HAL_Delay+0x44>)
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	461a      	mov	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4413      	add	r3, r2
 800306c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800306e:	bf00      	nop
 8003070:	f7ff ffde 	bl	8003030 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	68fa      	ldr	r2, [r7, #12]
 800307c:	429a      	cmp	r2, r3
 800307e:	d8f7      	bhi.n	8003070 <HAL_Delay+0x28>
  {
  }
}
 8003080:	bf00      	nop
 8003082:	bf00      	nop
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	2000001c 	.word	0x2000001c

08003090 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003098:	2300      	movs	r3, #0
 800309a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e033      	b.n	800310e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d109      	bne.n	80030c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f7fd ff82 	bl	8000fb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c6:	f003 0310 	and.w	r3, r3, #16
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d118      	bne.n	8003100 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80030d6:	f023 0302 	bic.w	r3, r3, #2
 80030da:	f043 0202 	orr.w	r2, r3, #2
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 fae8 	bl	80036b8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f2:	f023 0303 	bic.w	r3, r3, #3
 80030f6:	f043 0201 	orr.w	r2, r3, #1
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	641a      	str	r2, [r3, #64]	@ 0x40
 80030fe:	e001      	b.n	8003104 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800310c:	7bfb      	ldrb	r3, [r7, #15]
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
	...

08003118 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003118:	b480      	push	{r7}
 800311a:	b085      	sub	sp, #20
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003120:	2300      	movs	r3, #0
 8003122:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800312a:	2b01      	cmp	r3, #1
 800312c:	d101      	bne.n	8003132 <HAL_ADC_Start+0x1a>
 800312e:	2302      	movs	r3, #2
 8003130:	e0b2      	b.n	8003298 <HAL_ADC_Start+0x180>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2201      	movs	r2, #1
 8003136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b01      	cmp	r3, #1
 8003146:	d018      	beq.n	800317a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	689a      	ldr	r2, [r3, #8]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f042 0201 	orr.w	r2, r2, #1
 8003156:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003158:	4b52      	ldr	r3, [pc, #328]	@ (80032a4 <HAL_ADC_Start+0x18c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a52      	ldr	r2, [pc, #328]	@ (80032a8 <HAL_ADC_Start+0x190>)
 800315e:	fba2 2303 	umull	r2, r3, r2, r3
 8003162:	0c9a      	lsrs	r2, r3, #18
 8003164:	4613      	mov	r3, r2
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	4413      	add	r3, r2
 800316a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800316c:	e002      	b.n	8003174 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	3b01      	subs	r3, #1
 8003172:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d1f9      	bne.n	800316e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f003 0301 	and.w	r3, r3, #1
 8003184:	2b01      	cmp	r3, #1
 8003186:	d17a      	bne.n	800327e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003190:	f023 0301 	bic.w	r3, r3, #1
 8003194:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d007      	beq.n	80031ba <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80031b2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031c6:	d106      	bne.n	80031d6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031cc:	f023 0206 	bic.w	r2, r3, #6
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	645a      	str	r2, [r3, #68]	@ 0x44
 80031d4:	e002      	b.n	80031dc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031e4:	4b31      	ldr	r3, [pc, #196]	@ (80032ac <HAL_ADC_Start+0x194>)
 80031e6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80031f0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f003 031f 	and.w	r3, r3, #31
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d12a      	bne.n	8003254 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a2b      	ldr	r2, [pc, #172]	@ (80032b0 <HAL_ADC_Start+0x198>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d015      	beq.n	8003234 <HAL_ADC_Start+0x11c>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a29      	ldr	r2, [pc, #164]	@ (80032b4 <HAL_ADC_Start+0x19c>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d105      	bne.n	800321e <HAL_ADC_Start+0x106>
 8003212:	4b26      	ldr	r3, [pc, #152]	@ (80032ac <HAL_ADC_Start+0x194>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f003 031f 	and.w	r3, r3, #31
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00a      	beq.n	8003234 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a25      	ldr	r2, [pc, #148]	@ (80032b8 <HAL_ADC_Start+0x1a0>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d136      	bne.n	8003296 <HAL_ADC_Start+0x17e>
 8003228:	4b20      	ldr	r3, [pc, #128]	@ (80032ac <HAL_ADC_Start+0x194>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f003 0310 	and.w	r3, r3, #16
 8003230:	2b00      	cmp	r3, #0
 8003232:	d130      	bne.n	8003296 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d129      	bne.n	8003296 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003250:	609a      	str	r2, [r3, #8]
 8003252:	e020      	b.n	8003296 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a15      	ldr	r2, [pc, #84]	@ (80032b0 <HAL_ADC_Start+0x198>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d11b      	bne.n	8003296 <HAL_ADC_Start+0x17e>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d114      	bne.n	8003296 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689a      	ldr	r2, [r3, #8]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800327a:	609a      	str	r2, [r3, #8]
 800327c:	e00b      	b.n	8003296 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003282:	f043 0210 	orr.w	r2, r3, #16
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800328e:	f043 0201 	orr.w	r2, r3, #1
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3714      	adds	r7, #20
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr
 80032a4:	20000014 	.word	0x20000014
 80032a8:	431bde83 	.word	0x431bde83
 80032ac:	40012300 	.word	0x40012300
 80032b0:	40012000 	.word	0x40012000
 80032b4:	40012100 	.word	0x40012100
 80032b8:	40012200 	.word	0x40012200

080032bc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d101      	bne.n	80032d2 <HAL_ADC_Stop+0x16>
 80032ce:	2302      	movs	r3, #2
 80032d0:	e021      	b.n	8003316 <HAL_ADC_Stop+0x5a>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2201      	movs	r2, #1
 80032d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f022 0201 	bic.w	r2, r2, #1
 80032e8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d109      	bne.n	800330c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003300:	f023 0301 	bic.w	r3, r3, #1
 8003304:	f043 0201 	orr.w	r2, r3, #1
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr

08003322 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b084      	sub	sp, #16
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
 800332a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800332c:	2300      	movs	r3, #0
 800332e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800333a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800333e:	d113      	bne.n	8003368 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800334a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800334e:	d10b      	bne.n	8003368 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003354:	f043 0220 	orr.w	r2, r3, #32
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e063      	b.n	8003430 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003368:	f7ff fe62 	bl	8003030 <HAL_GetTick>
 800336c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800336e:	e021      	b.n	80033b4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003376:	d01d      	beq.n	80033b4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d007      	beq.n	800338e <HAL_ADC_PollForConversion+0x6c>
 800337e:	f7ff fe57 	bl	8003030 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	429a      	cmp	r2, r3
 800338c:	d212      	bcs.n	80033b4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b02      	cmp	r3, #2
 800339a:	d00b      	beq.n	80033b4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a0:	f043 0204 	orr.w	r2, r3, #4
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e03d      	b.n	8003430 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d1d6      	bne.n	8003370 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f06f 0212 	mvn.w	r2, #18
 80033ca:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d123      	bne.n	800342e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d11f      	bne.n	800342e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d006      	beq.n	800340a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003406:	2b00      	cmp	r3, #0
 8003408:	d111      	bne.n	800342e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d105      	bne.n	800342e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003426:	f043 0201 	orr.w	r2, r3, #1
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3710      	adds	r7, #16
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003446:	4618      	mov	r0, r3
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
	...

08003454 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800345e:	2300      	movs	r3, #0
 8003460:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003468:	2b01      	cmp	r3, #1
 800346a:	d101      	bne.n	8003470 <HAL_ADC_ConfigChannel+0x1c>
 800346c:	2302      	movs	r3, #2
 800346e:	e113      	b.n	8003698 <HAL_ADC_ConfigChannel+0x244>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b09      	cmp	r3, #9
 800347e:	d925      	bls.n	80034cc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68d9      	ldr	r1, [r3, #12]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	b29b      	uxth	r3, r3
 800348c:	461a      	mov	r2, r3
 800348e:	4613      	mov	r3, r2
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	4413      	add	r3, r2
 8003494:	3b1e      	subs	r3, #30
 8003496:	2207      	movs	r2, #7
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	43da      	mvns	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	400a      	ands	r2, r1
 80034a4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68d9      	ldr	r1, [r3, #12]
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	4618      	mov	r0, r3
 80034b8:	4603      	mov	r3, r0
 80034ba:	005b      	lsls	r3, r3, #1
 80034bc:	4403      	add	r3, r0
 80034be:	3b1e      	subs	r3, #30
 80034c0:	409a      	lsls	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	60da      	str	r2, [r3, #12]
 80034ca:	e022      	b.n	8003512 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6919      	ldr	r1, [r3, #16]
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	461a      	mov	r2, r3
 80034da:	4613      	mov	r3, r2
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	4413      	add	r3, r2
 80034e0:	2207      	movs	r2, #7
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	43da      	mvns	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	400a      	ands	r2, r1
 80034ee:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6919      	ldr	r1, [r3, #16]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	689a      	ldr	r2, [r3, #8]
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	b29b      	uxth	r3, r3
 8003500:	4618      	mov	r0, r3
 8003502:	4603      	mov	r3, r0
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	4403      	add	r3, r0
 8003508:	409a      	lsls	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	430a      	orrs	r2, r1
 8003510:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2b06      	cmp	r3, #6
 8003518:	d824      	bhi.n	8003564 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	4613      	mov	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	4413      	add	r3, r2
 800352a:	3b05      	subs	r3, #5
 800352c:	221f      	movs	r2, #31
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	43da      	mvns	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	400a      	ands	r2, r1
 800353a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	b29b      	uxth	r3, r3
 8003548:	4618      	mov	r0, r3
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	4613      	mov	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	3b05      	subs	r3, #5
 8003556:	fa00 f203 	lsl.w	r2, r0, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	635a      	str	r2, [r3, #52]	@ 0x34
 8003562:	e04c      	b.n	80035fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	2b0c      	cmp	r3, #12
 800356a:	d824      	bhi.n	80035b6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	4613      	mov	r3, r2
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	4413      	add	r3, r2
 800357c:	3b23      	subs	r3, #35	@ 0x23
 800357e:	221f      	movs	r2, #31
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	43da      	mvns	r2, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	400a      	ands	r2, r1
 800358c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	b29b      	uxth	r3, r3
 800359a:	4618      	mov	r0, r3
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	685a      	ldr	r2, [r3, #4]
 80035a0:	4613      	mov	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4413      	add	r3, r2
 80035a6:	3b23      	subs	r3, #35	@ 0x23
 80035a8:	fa00 f203 	lsl.w	r2, r0, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	430a      	orrs	r2, r1
 80035b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80035b4:	e023      	b.n	80035fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	4613      	mov	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	3b41      	subs	r3, #65	@ 0x41
 80035c8:	221f      	movs	r2, #31
 80035ca:	fa02 f303 	lsl.w	r3, r2, r3
 80035ce:	43da      	mvns	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	400a      	ands	r2, r1
 80035d6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	4618      	mov	r0, r3
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	4613      	mov	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4413      	add	r3, r2
 80035f0:	3b41      	subs	r3, #65	@ 0x41
 80035f2:	fa00 f203 	lsl.w	r2, r0, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	430a      	orrs	r2, r1
 80035fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035fe:	4b29      	ldr	r3, [pc, #164]	@ (80036a4 <HAL_ADC_ConfigChannel+0x250>)
 8003600:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a28      	ldr	r2, [pc, #160]	@ (80036a8 <HAL_ADC_ConfigChannel+0x254>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d10f      	bne.n	800362c <HAL_ADC_ConfigChannel+0x1d8>
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2b12      	cmp	r3, #18
 8003612:	d10b      	bne.n	800362c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a1d      	ldr	r2, [pc, #116]	@ (80036a8 <HAL_ADC_ConfigChannel+0x254>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d12b      	bne.n	800368e <HAL_ADC_ConfigChannel+0x23a>
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a1c      	ldr	r2, [pc, #112]	@ (80036ac <HAL_ADC_ConfigChannel+0x258>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d003      	beq.n	8003648 <HAL_ADC_ConfigChannel+0x1f4>
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2b11      	cmp	r3, #17
 8003646:	d122      	bne.n	800368e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a11      	ldr	r2, [pc, #68]	@ (80036ac <HAL_ADC_ConfigChannel+0x258>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d111      	bne.n	800368e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800366a:	4b11      	ldr	r3, [pc, #68]	@ (80036b0 <HAL_ADC_ConfigChannel+0x25c>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a11      	ldr	r2, [pc, #68]	@ (80036b4 <HAL_ADC_ConfigChannel+0x260>)
 8003670:	fba2 2303 	umull	r2, r3, r2, r3
 8003674:	0c9a      	lsrs	r2, r3, #18
 8003676:	4613      	mov	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4413      	add	r3, r2
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003680:	e002      	b.n	8003688 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	3b01      	subs	r3, #1
 8003686:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1f9      	bne.n	8003682 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	40012300 	.word	0x40012300
 80036a8:	40012000 	.word	0x40012000
 80036ac:	10000012 	.word	0x10000012
 80036b0:	20000014 	.word	0x20000014
 80036b4:	431bde83 	.word	0x431bde83

080036b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036c0:	4b79      	ldr	r3, [pc, #484]	@ (80038a8 <ADC_Init+0x1f0>)
 80036c2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	685a      	ldr	r2, [r3, #4]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	431a      	orrs	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6859      	ldr	r1, [r3, #4]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	691b      	ldr	r3, [r3, #16]
 80036f8:	021a      	lsls	r2, r3, #8
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	430a      	orrs	r2, r1
 8003700:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003710:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	6859      	ldr	r1, [r3, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689a      	ldr	r2, [r3, #8]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003732:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	6899      	ldr	r1, [r3, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	68da      	ldr	r2, [r3, #12]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	430a      	orrs	r2, r1
 8003744:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800374a:	4a58      	ldr	r2, [pc, #352]	@ (80038ac <ADC_Init+0x1f4>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d022      	beq.n	8003796 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689a      	ldr	r2, [r3, #8]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800375e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	6899      	ldr	r1, [r3, #8]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	430a      	orrs	r2, r1
 8003770:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003780:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	6899      	ldr	r1, [r3, #8]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	430a      	orrs	r2, r1
 8003792:	609a      	str	r2, [r3, #8]
 8003794:	e00f      	b.n	80037b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	689a      	ldr	r2, [r3, #8]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80037a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80037b4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 0202 	bic.w	r2, r2, #2
 80037c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6899      	ldr	r1, [r3, #8]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	7e1b      	ldrb	r3, [r3, #24]
 80037d0:	005a      	lsls	r2, r3, #1
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	430a      	orrs	r2, r1
 80037d8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d01b      	beq.n	800381c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685a      	ldr	r2, [r3, #4]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037f2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685a      	ldr	r2, [r3, #4]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003802:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6859      	ldr	r1, [r3, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380e:	3b01      	subs	r3, #1
 8003810:	035a      	lsls	r2, r3, #13
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	605a      	str	r2, [r3, #4]
 800381a:	e007      	b.n	800382c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	685a      	ldr	r2, [r3, #4]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800382a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800383a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69db      	ldr	r3, [r3, #28]
 8003846:	3b01      	subs	r3, #1
 8003848:	051a      	lsls	r2, r3, #20
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003860:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6899      	ldr	r1, [r3, #8]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800386e:	025a      	lsls	r2, r3, #9
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	430a      	orrs	r2, r1
 8003876:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689a      	ldr	r2, [r3, #8]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003886:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6899      	ldr	r1, [r3, #8]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	029a      	lsls	r2, r3, #10
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	430a      	orrs	r2, r1
 800389a:	609a      	str	r2, [r3, #8]
}
 800389c:	bf00      	nop
 800389e:	3714      	adds	r7, #20
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr
 80038a8:	40012300 	.word	0x40012300
 80038ac:	0f000001 	.word	0x0f000001

080038b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b085      	sub	sp, #20
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f003 0307 	and.w	r3, r3, #7
 80038be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038c0:	4b0c      	ldr	r3, [pc, #48]	@ (80038f4 <__NVIC_SetPriorityGrouping+0x44>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80038cc:	4013      	ands	r3, r2
 80038ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038e2:	4a04      	ldr	r2, [pc, #16]	@ (80038f4 <__NVIC_SetPriorityGrouping+0x44>)
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	60d3      	str	r3, [r2, #12]
}
 80038e8:	bf00      	nop
 80038ea:	3714      	adds	r7, #20
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr
 80038f4:	e000ed00 	.word	0xe000ed00

080038f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038fc:	4b04      	ldr	r3, [pc, #16]	@ (8003910 <__NVIC_GetPriorityGrouping+0x18>)
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	0a1b      	lsrs	r3, r3, #8
 8003902:	f003 0307 	and.w	r3, r3, #7
}
 8003906:	4618      	mov	r0, r3
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr
 8003910:	e000ed00 	.word	0xe000ed00

08003914 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	4603      	mov	r3, r0
 800391c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800391e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003922:	2b00      	cmp	r3, #0
 8003924:	db0b      	blt.n	800393e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003926:	79fb      	ldrb	r3, [r7, #7]
 8003928:	f003 021f 	and.w	r2, r3, #31
 800392c:	4907      	ldr	r1, [pc, #28]	@ (800394c <__NVIC_EnableIRQ+0x38>)
 800392e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003932:	095b      	lsrs	r3, r3, #5
 8003934:	2001      	movs	r0, #1
 8003936:	fa00 f202 	lsl.w	r2, r0, r2
 800393a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800393e:	bf00      	nop
 8003940:	370c      	adds	r7, #12
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	e000e100 	.word	0xe000e100

08003950 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	6039      	str	r1, [r7, #0]
 800395a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800395c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003960:	2b00      	cmp	r3, #0
 8003962:	db0a      	blt.n	800397a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	b2da      	uxtb	r2, r3
 8003968:	490c      	ldr	r1, [pc, #48]	@ (800399c <__NVIC_SetPriority+0x4c>)
 800396a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800396e:	0112      	lsls	r2, r2, #4
 8003970:	b2d2      	uxtb	r2, r2
 8003972:	440b      	add	r3, r1
 8003974:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003978:	e00a      	b.n	8003990 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	b2da      	uxtb	r2, r3
 800397e:	4908      	ldr	r1, [pc, #32]	@ (80039a0 <__NVIC_SetPriority+0x50>)
 8003980:	79fb      	ldrb	r3, [r7, #7]
 8003982:	f003 030f 	and.w	r3, r3, #15
 8003986:	3b04      	subs	r3, #4
 8003988:	0112      	lsls	r2, r2, #4
 800398a:	b2d2      	uxtb	r2, r2
 800398c:	440b      	add	r3, r1
 800398e:	761a      	strb	r2, [r3, #24]
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr
 800399c:	e000e100 	.word	0xe000e100
 80039a0:	e000ed00 	.word	0xe000ed00

080039a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b089      	sub	sp, #36	@ 0x24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f003 0307 	and.w	r3, r3, #7
 80039b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	f1c3 0307 	rsb	r3, r3, #7
 80039be:	2b04      	cmp	r3, #4
 80039c0:	bf28      	it	cs
 80039c2:	2304      	movcs	r3, #4
 80039c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	3304      	adds	r3, #4
 80039ca:	2b06      	cmp	r3, #6
 80039cc:	d902      	bls.n	80039d4 <NVIC_EncodePriority+0x30>
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	3b03      	subs	r3, #3
 80039d2:	e000      	b.n	80039d6 <NVIC_EncodePriority+0x32>
 80039d4:	2300      	movs	r3, #0
 80039d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039d8:	f04f 32ff 	mov.w	r2, #4294967295
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	43da      	mvns	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	401a      	ands	r2, r3
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039ec:	f04f 31ff 	mov.w	r1, #4294967295
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	fa01 f303 	lsl.w	r3, r1, r3
 80039f6:	43d9      	mvns	r1, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039fc:	4313      	orrs	r3, r2
         );
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3724      	adds	r7, #36	@ 0x24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
	...

08003a0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	3b01      	subs	r3, #1
 8003a18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a1c:	d301      	bcc.n	8003a22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e00f      	b.n	8003a42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a22:	4a0a      	ldr	r2, [pc, #40]	@ (8003a4c <SysTick_Config+0x40>)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	3b01      	subs	r3, #1
 8003a28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a2a:	210f      	movs	r1, #15
 8003a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a30:	f7ff ff8e 	bl	8003950 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a34:	4b05      	ldr	r3, [pc, #20]	@ (8003a4c <SysTick_Config+0x40>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a3a:	4b04      	ldr	r3, [pc, #16]	@ (8003a4c <SysTick_Config+0x40>)
 8003a3c:	2207      	movs	r2, #7
 8003a3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	e000e010 	.word	0xe000e010

08003a50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7ff ff29 	bl	80038b0 <__NVIC_SetPriorityGrouping>
}
 8003a5e:	bf00      	nop
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b086      	sub	sp, #24
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	60b9      	str	r1, [r7, #8]
 8003a70:	607a      	str	r2, [r7, #4]
 8003a72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a78:	f7ff ff3e 	bl	80038f8 <__NVIC_GetPriorityGrouping>
 8003a7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	6978      	ldr	r0, [r7, #20]
 8003a84:	f7ff ff8e 	bl	80039a4 <NVIC_EncodePriority>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a8e:	4611      	mov	r1, r2
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7ff ff5d 	bl	8003950 <__NVIC_SetPriority>
}
 8003a96:	bf00      	nop
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b082      	sub	sp, #8
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7ff ff31 	bl	8003914 <__NVIC_EnableIRQ>
}
 8003ab2:	bf00      	nop
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b082      	sub	sp, #8
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f7ff ffa2 	bl	8003a0c <SysTick_Config>
 8003ac8:	4603      	mov	r3, r0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
	...

08003ad4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b089      	sub	sp, #36	@ 0x24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003aea:	2300      	movs	r3, #0
 8003aec:	61fb      	str	r3, [r7, #28]
 8003aee:	e165      	b.n	8003dbc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003af0:	2201      	movs	r2, #1
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	fa02 f303 	lsl.w	r3, r2, r3
 8003af8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	697a      	ldr	r2, [r7, #20]
 8003b00:	4013      	ands	r3, r2
 8003b02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b04:	693a      	ldr	r2, [r7, #16]
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	f040 8154 	bne.w	8003db6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f003 0303 	and.w	r3, r3, #3
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d005      	beq.n	8003b26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d130      	bne.n	8003b88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	2203      	movs	r2, #3
 8003b32:	fa02 f303 	lsl.w	r3, r2, r3
 8003b36:	43db      	mvns	r3, r3
 8003b38:	69ba      	ldr	r2, [r7, #24]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	68da      	ldr	r2, [r3, #12]
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	005b      	lsls	r3, r3, #1
 8003b46:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	69ba      	ldr	r2, [r7, #24]
 8003b54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	fa02 f303 	lsl.w	r3, r2, r3
 8003b64:	43db      	mvns	r3, r3
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	4013      	ands	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	091b      	lsrs	r3, r3, #4
 8003b72:	f003 0201 	and.w	r2, r3, #1
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f003 0303 	and.w	r3, r3, #3
 8003b90:	2b03      	cmp	r3, #3
 8003b92:	d017      	beq.n	8003bc4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	005b      	lsls	r3, r3, #1
 8003b9e:	2203      	movs	r2, #3
 8003ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba4:	43db      	mvns	r3, r3
 8003ba6:	69ba      	ldr	r2, [r7, #24]
 8003ba8:	4013      	ands	r3, r2
 8003baa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	689a      	ldr	r2, [r3, #8]
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f003 0303 	and.w	r3, r3, #3
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d123      	bne.n	8003c18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	08da      	lsrs	r2, r3, #3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	3208      	adds	r2, #8
 8003bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	f003 0307 	and.w	r3, r3, #7
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	220f      	movs	r2, #15
 8003be8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bec:	43db      	mvns	r3, r3
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	691a      	ldr	r2, [r3, #16]
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	f003 0307 	and.w	r3, r3, #7
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	fa02 f303 	lsl.w	r3, r2, r3
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	08da      	lsrs	r2, r3, #3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	3208      	adds	r2, #8
 8003c12:	69b9      	ldr	r1, [r7, #24]
 8003c14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	005b      	lsls	r3, r3, #1
 8003c22:	2203      	movs	r2, #3
 8003c24:	fa02 f303 	lsl.w	r3, r2, r3
 8003c28:	43db      	mvns	r3, r3
 8003c2a:	69ba      	ldr	r2, [r7, #24]
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f003 0203 	and.w	r2, r3, #3
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c40:	69ba      	ldr	r2, [r7, #24]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	f000 80ae 	beq.w	8003db6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	60fb      	str	r3, [r7, #12]
 8003c5e:	4b5d      	ldr	r3, [pc, #372]	@ (8003dd4 <HAL_GPIO_Init+0x300>)
 8003c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c62:	4a5c      	ldr	r2, [pc, #368]	@ (8003dd4 <HAL_GPIO_Init+0x300>)
 8003c64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c68:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c6a:	4b5a      	ldr	r3, [pc, #360]	@ (8003dd4 <HAL_GPIO_Init+0x300>)
 8003c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c72:	60fb      	str	r3, [r7, #12]
 8003c74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c76:	4a58      	ldr	r2, [pc, #352]	@ (8003dd8 <HAL_GPIO_Init+0x304>)
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	089b      	lsrs	r3, r3, #2
 8003c7c:	3302      	adds	r3, #2
 8003c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	f003 0303 	and.w	r3, r3, #3
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	220f      	movs	r2, #15
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	43db      	mvns	r3, r3
 8003c94:	69ba      	ldr	r2, [r7, #24]
 8003c96:	4013      	ands	r3, r2
 8003c98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a4f      	ldr	r2, [pc, #316]	@ (8003ddc <HAL_GPIO_Init+0x308>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d025      	beq.n	8003cee <HAL_GPIO_Init+0x21a>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a4e      	ldr	r2, [pc, #312]	@ (8003de0 <HAL_GPIO_Init+0x30c>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d01f      	beq.n	8003cea <HAL_GPIO_Init+0x216>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a4d      	ldr	r2, [pc, #308]	@ (8003de4 <HAL_GPIO_Init+0x310>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d019      	beq.n	8003ce6 <HAL_GPIO_Init+0x212>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a4c      	ldr	r2, [pc, #304]	@ (8003de8 <HAL_GPIO_Init+0x314>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d013      	beq.n	8003ce2 <HAL_GPIO_Init+0x20e>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a4b      	ldr	r2, [pc, #300]	@ (8003dec <HAL_GPIO_Init+0x318>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d00d      	beq.n	8003cde <HAL_GPIO_Init+0x20a>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a4a      	ldr	r2, [pc, #296]	@ (8003df0 <HAL_GPIO_Init+0x31c>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d007      	beq.n	8003cda <HAL_GPIO_Init+0x206>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a49      	ldr	r2, [pc, #292]	@ (8003df4 <HAL_GPIO_Init+0x320>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d101      	bne.n	8003cd6 <HAL_GPIO_Init+0x202>
 8003cd2:	2306      	movs	r3, #6
 8003cd4:	e00c      	b.n	8003cf0 <HAL_GPIO_Init+0x21c>
 8003cd6:	2307      	movs	r3, #7
 8003cd8:	e00a      	b.n	8003cf0 <HAL_GPIO_Init+0x21c>
 8003cda:	2305      	movs	r3, #5
 8003cdc:	e008      	b.n	8003cf0 <HAL_GPIO_Init+0x21c>
 8003cde:	2304      	movs	r3, #4
 8003ce0:	e006      	b.n	8003cf0 <HAL_GPIO_Init+0x21c>
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e004      	b.n	8003cf0 <HAL_GPIO_Init+0x21c>
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	e002      	b.n	8003cf0 <HAL_GPIO_Init+0x21c>
 8003cea:	2301      	movs	r3, #1
 8003cec:	e000      	b.n	8003cf0 <HAL_GPIO_Init+0x21c>
 8003cee:	2300      	movs	r3, #0
 8003cf0:	69fa      	ldr	r2, [r7, #28]
 8003cf2:	f002 0203 	and.w	r2, r2, #3
 8003cf6:	0092      	lsls	r2, r2, #2
 8003cf8:	4093      	lsls	r3, r2
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d00:	4935      	ldr	r1, [pc, #212]	@ (8003dd8 <HAL_GPIO_Init+0x304>)
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	089b      	lsrs	r3, r3, #2
 8003d06:	3302      	adds	r3, #2
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d0e:	4b3a      	ldr	r3, [pc, #232]	@ (8003df8 <HAL_GPIO_Init+0x324>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	43db      	mvns	r3, r3
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d32:	4a31      	ldr	r2, [pc, #196]	@ (8003df8 <HAL_GPIO_Init+0x324>)
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d38:	4b2f      	ldr	r3, [pc, #188]	@ (8003df8 <HAL_GPIO_Init+0x324>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	43db      	mvns	r3, r3
 8003d42:	69ba      	ldr	r2, [r7, #24]
 8003d44:	4013      	ands	r3, r2
 8003d46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d003      	beq.n	8003d5c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d5c:	4a26      	ldr	r2, [pc, #152]	@ (8003df8 <HAL_GPIO_Init+0x324>)
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d62:	4b25      	ldr	r3, [pc, #148]	@ (8003df8 <HAL_GPIO_Init+0x324>)
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	43db      	mvns	r3, r3
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d003      	beq.n	8003d86 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d86:	4a1c      	ldr	r2, [pc, #112]	@ (8003df8 <HAL_GPIO_Init+0x324>)
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8003df8 <HAL_GPIO_Init+0x324>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	43db      	mvns	r3, r3
 8003d96:	69ba      	ldr	r2, [r7, #24]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d003      	beq.n	8003db0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003db0:	4a11      	ldr	r2, [pc, #68]	@ (8003df8 <HAL_GPIO_Init+0x324>)
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	3301      	adds	r3, #1
 8003dba:	61fb      	str	r3, [r7, #28]
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	2b0f      	cmp	r3, #15
 8003dc0:	f67f ae96 	bls.w	8003af0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003dc4:	bf00      	nop
 8003dc6:	bf00      	nop
 8003dc8:	3724      	adds	r7, #36	@ 0x24
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	40023800 	.word	0x40023800
 8003dd8:	40013800 	.word	0x40013800
 8003ddc:	40020000 	.word	0x40020000
 8003de0:	40020400 	.word	0x40020400
 8003de4:	40020800 	.word	0x40020800
 8003de8:	40020c00 	.word	0x40020c00
 8003dec:	40021000 	.word	0x40021000
 8003df0:	40021400 	.word	0x40021400
 8003df4:	40021800 	.word	0x40021800
 8003df8:	40013c00 	.word	0x40013c00

08003dfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	460b      	mov	r3, r1
 8003e06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	691a      	ldr	r2, [r3, #16]
 8003e0c:	887b      	ldrh	r3, [r7, #2]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d002      	beq.n	8003e1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e14:	2301      	movs	r3, #1
 8003e16:	73fb      	strb	r3, [r7, #15]
 8003e18:	e001      	b.n	8003e1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3714      	adds	r7, #20
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	460b      	mov	r3, r1
 8003e36:	807b      	strh	r3, [r7, #2]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e3c:	787b      	ldrb	r3, [r7, #1]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e42:	887a      	ldrh	r2, [r7, #2]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e48:	e003      	b.n	8003e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e4a:	887b      	ldrh	r3, [r7, #2]
 8003e4c:	041a      	lsls	r2, r3, #16
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	619a      	str	r2, [r3, #24]
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b085      	sub	sp, #20
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
 8003e66:	460b      	mov	r3, r1
 8003e68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e70:	887a      	ldrh	r2, [r7, #2]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4013      	ands	r3, r2
 8003e76:	041a      	lsls	r2, r3, #16
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	43d9      	mvns	r1, r3
 8003e7c:	887b      	ldrh	r3, [r7, #2]
 8003e7e:	400b      	ands	r3, r1
 8003e80:	431a      	orrs	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	619a      	str	r2, [r3, #24]
}
 8003e86:	bf00      	nop
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
	...

08003e94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003e9e:	4b08      	ldr	r3, [pc, #32]	@ (8003ec0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ea0:	695a      	ldr	r2, [r3, #20]
 8003ea2:	88fb      	ldrh	r3, [r7, #6]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d006      	beq.n	8003eb8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003eaa:	4a05      	ldr	r2, [pc, #20]	@ (8003ec0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003eac:	88fb      	ldrh	r3, [r7, #6]
 8003eae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003eb0:	88fb      	ldrh	r3, [r7, #6]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7fe fcc8 	bl	8002848 <HAL_GPIO_EXTI_Callback>
  }
}
 8003eb8:	bf00      	nop
 8003eba:	3708      	adds	r7, #8
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	40013c00 	.word	0x40013c00

08003ec4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d101      	bne.n	8003ed6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e12b      	b.n	800412e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d106      	bne.n	8003ef0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f7fd fa3c 	bl	8001368 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2224      	movs	r2, #36	@ 0x24
 8003ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f022 0201 	bic.w	r2, r2, #1
 8003f06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f28:	f000 ff0a 	bl	8004d40 <HAL_RCC_GetPCLK1Freq>
 8003f2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	4a81      	ldr	r2, [pc, #516]	@ (8004138 <HAL_I2C_Init+0x274>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d807      	bhi.n	8003f48 <HAL_I2C_Init+0x84>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	4a80      	ldr	r2, [pc, #512]	@ (800413c <HAL_I2C_Init+0x278>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	bf94      	ite	ls
 8003f40:	2301      	movls	r3, #1
 8003f42:	2300      	movhi	r3, #0
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	e006      	b.n	8003f56 <HAL_I2C_Init+0x92>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	4a7d      	ldr	r2, [pc, #500]	@ (8004140 <HAL_I2C_Init+0x27c>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	bf94      	ite	ls
 8003f50:	2301      	movls	r3, #1
 8003f52:	2300      	movhi	r3, #0
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d001      	beq.n	8003f5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e0e7      	b.n	800412e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4a78      	ldr	r2, [pc, #480]	@ (8004144 <HAL_I2C_Init+0x280>)
 8003f62:	fba2 2303 	umull	r2, r3, r2, r3
 8003f66:	0c9b      	lsrs	r3, r3, #18
 8003f68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68ba      	ldr	r2, [r7, #8]
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	6a1b      	ldr	r3, [r3, #32]
 8003f84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	4a6a      	ldr	r2, [pc, #424]	@ (8004138 <HAL_I2C_Init+0x274>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d802      	bhi.n	8003f98 <HAL_I2C_Init+0xd4>
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	3301      	adds	r3, #1
 8003f96:	e009      	b.n	8003fac <HAL_I2C_Init+0xe8>
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003f9e:	fb02 f303 	mul.w	r3, r2, r3
 8003fa2:	4a69      	ldr	r2, [pc, #420]	@ (8004148 <HAL_I2C_Init+0x284>)
 8003fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa8:	099b      	lsrs	r3, r3, #6
 8003faa:	3301      	adds	r3, #1
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6812      	ldr	r2, [r2, #0]
 8003fb0:	430b      	orrs	r3, r1
 8003fb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003fbe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	495c      	ldr	r1, [pc, #368]	@ (8004138 <HAL_I2C_Init+0x274>)
 8003fc8:	428b      	cmp	r3, r1
 8003fca:	d819      	bhi.n	8004000 <HAL_I2C_Init+0x13c>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	1e59      	subs	r1, r3, #1
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	005b      	lsls	r3, r3, #1
 8003fd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fda:	1c59      	adds	r1, r3, #1
 8003fdc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003fe0:	400b      	ands	r3, r1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00a      	beq.n	8003ffc <HAL_I2C_Init+0x138>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	1e59      	subs	r1, r3, #1
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	005b      	lsls	r3, r3, #1
 8003ff0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ffa:	e051      	b.n	80040a0 <HAL_I2C_Init+0x1dc>
 8003ffc:	2304      	movs	r3, #4
 8003ffe:	e04f      	b.n	80040a0 <HAL_I2C_Init+0x1dc>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d111      	bne.n	800402c <HAL_I2C_Init+0x168>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	1e58      	subs	r0, r3, #1
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6859      	ldr	r1, [r3, #4]
 8004010:	460b      	mov	r3, r1
 8004012:	005b      	lsls	r3, r3, #1
 8004014:	440b      	add	r3, r1
 8004016:	fbb0 f3f3 	udiv	r3, r0, r3
 800401a:	3301      	adds	r3, #1
 800401c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004020:	2b00      	cmp	r3, #0
 8004022:	bf0c      	ite	eq
 8004024:	2301      	moveq	r3, #1
 8004026:	2300      	movne	r3, #0
 8004028:	b2db      	uxtb	r3, r3
 800402a:	e012      	b.n	8004052 <HAL_I2C_Init+0x18e>
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	1e58      	subs	r0, r3, #1
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6859      	ldr	r1, [r3, #4]
 8004034:	460b      	mov	r3, r1
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	440b      	add	r3, r1
 800403a:	0099      	lsls	r1, r3, #2
 800403c:	440b      	add	r3, r1
 800403e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004042:	3301      	adds	r3, #1
 8004044:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004048:	2b00      	cmp	r3, #0
 800404a:	bf0c      	ite	eq
 800404c:	2301      	moveq	r3, #1
 800404e:	2300      	movne	r3, #0
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <HAL_I2C_Init+0x196>
 8004056:	2301      	movs	r3, #1
 8004058:	e022      	b.n	80040a0 <HAL_I2C_Init+0x1dc>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d10e      	bne.n	8004080 <HAL_I2C_Init+0x1bc>
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	1e58      	subs	r0, r3, #1
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6859      	ldr	r1, [r3, #4]
 800406a:	460b      	mov	r3, r1
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	440b      	add	r3, r1
 8004070:	fbb0 f3f3 	udiv	r3, r0, r3
 8004074:	3301      	adds	r3, #1
 8004076:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800407a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800407e:	e00f      	b.n	80040a0 <HAL_I2C_Init+0x1dc>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	1e58      	subs	r0, r3, #1
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6859      	ldr	r1, [r3, #4]
 8004088:	460b      	mov	r3, r1
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	440b      	add	r3, r1
 800408e:	0099      	lsls	r1, r3, #2
 8004090:	440b      	add	r3, r1
 8004092:	fbb0 f3f3 	udiv	r3, r0, r3
 8004096:	3301      	adds	r3, #1
 8004098:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800409c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80040a0:	6879      	ldr	r1, [r7, #4]
 80040a2:	6809      	ldr	r1, [r1, #0]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	69da      	ldr	r2, [r3, #28]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a1b      	ldr	r3, [r3, #32]
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80040ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	6911      	ldr	r1, [r2, #16]
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	68d2      	ldr	r2, [r2, #12]
 80040da:	4311      	orrs	r1, r2
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6812      	ldr	r2, [r2, #0]
 80040e0:	430b      	orrs	r3, r1
 80040e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695a      	ldr	r2, [r3, #20]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	431a      	orrs	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	430a      	orrs	r2, r1
 80040fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f042 0201 	orr.w	r2, r2, #1
 800410e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2220      	movs	r2, #32
 800411a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	000186a0 	.word	0x000186a0
 800413c:	001e847f 	.word	0x001e847f
 8004140:	003d08ff 	.word	0x003d08ff
 8004144:	431bde83 	.word	0x431bde83
 8004148:	10624dd3 	.word	0x10624dd3

0800414c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b08c      	sub	sp, #48	@ 0x30
 8004150:	af02      	add	r7, sp, #8
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	4608      	mov	r0, r1
 8004156:	4611      	mov	r1, r2
 8004158:	461a      	mov	r2, r3
 800415a:	4603      	mov	r3, r0
 800415c:	817b      	strh	r3, [r7, #10]
 800415e:	460b      	mov	r3, r1
 8004160:	813b      	strh	r3, [r7, #8]
 8004162:	4613      	mov	r3, r2
 8004164:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004166:	f7fe ff63 	bl	8003030 <HAL_GetTick>
 800416a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004172:	b2db      	uxtb	r3, r3
 8004174:	2b20      	cmp	r3, #32
 8004176:	f040 8214 	bne.w	80045a2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800417a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417c:	9300      	str	r3, [sp, #0]
 800417e:	2319      	movs	r3, #25
 8004180:	2201      	movs	r2, #1
 8004182:	497b      	ldr	r1, [pc, #492]	@ (8004370 <HAL_I2C_Mem_Read+0x224>)
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f000 fafb 	bl	8004780 <I2C_WaitOnFlagUntilTimeout>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004190:	2302      	movs	r3, #2
 8004192:	e207      	b.n	80045a4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800419a:	2b01      	cmp	r3, #1
 800419c:	d101      	bne.n	80041a2 <HAL_I2C_Mem_Read+0x56>
 800419e:	2302      	movs	r3, #2
 80041a0:	e200      	b.n	80045a4 <HAL_I2C_Mem_Read+0x458>
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d007      	beq.n	80041c8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f042 0201 	orr.w	r2, r2, #1
 80041c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2222      	movs	r2, #34	@ 0x22
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2240      	movs	r2, #64	@ 0x40
 80041e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80041f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fe:	b29a      	uxth	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	4a5b      	ldr	r2, [pc, #364]	@ (8004374 <HAL_I2C_Mem_Read+0x228>)
 8004208:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800420a:	88f8      	ldrh	r0, [r7, #6]
 800420c:	893a      	ldrh	r2, [r7, #8]
 800420e:	8979      	ldrh	r1, [r7, #10]
 8004210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004212:	9301      	str	r3, [sp, #4]
 8004214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	4603      	mov	r3, r0
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	f000 f9c8 	bl	80045b0 <I2C_RequestMemoryRead>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e1bc      	b.n	80045a4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800422e:	2b00      	cmp	r3, #0
 8004230:	d113      	bne.n	800425a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004232:	2300      	movs	r3, #0
 8004234:	623b      	str	r3, [r7, #32]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	623b      	str	r3, [r7, #32]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	699b      	ldr	r3, [r3, #24]
 8004244:	623b      	str	r3, [r7, #32]
 8004246:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004256:	601a      	str	r2, [r3, #0]
 8004258:	e190      	b.n	800457c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800425e:	2b01      	cmp	r3, #1
 8004260:	d11b      	bne.n	800429a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004270:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004272:	2300      	movs	r3, #0
 8004274:	61fb      	str	r3, [r7, #28]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	695b      	ldr	r3, [r3, #20]
 800427c:	61fb      	str	r3, [r7, #28]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	61fb      	str	r3, [r7, #28]
 8004286:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004296:	601a      	str	r2, [r3, #0]
 8004298:	e170      	b.n	800457c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d11b      	bne.n	80042da <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042c2:	2300      	movs	r3, #0
 80042c4:	61bb      	str	r3, [r7, #24]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	61bb      	str	r3, [r7, #24]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	699b      	ldr	r3, [r3, #24]
 80042d4:	61bb      	str	r3, [r7, #24]
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	e150      	b.n	800457c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042da:	2300      	movs	r3, #0
 80042dc:	617b      	str	r3, [r7, #20]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	617b      	str	r3, [r7, #20]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	617b      	str	r3, [r7, #20]
 80042ee:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80042f0:	e144      	b.n	800457c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042f6:	2b03      	cmp	r3, #3
 80042f8:	f200 80f1 	bhi.w	80044de <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004300:	2b01      	cmp	r3, #1
 8004302:	d123      	bne.n	800434c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004304:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004306:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004308:	68f8      	ldr	r0, [r7, #12]
 800430a:	f000 fb9b 	bl	8004a44 <I2C_WaitOnRXNEFlagUntilTimeout>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e145      	b.n	80045a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	691a      	ldr	r2, [r3, #16]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004322:	b2d2      	uxtb	r2, r2
 8004324:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432a:	1c5a      	adds	r2, r3, #1
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004334:	3b01      	subs	r3, #1
 8004336:	b29a      	uxth	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004340:	b29b      	uxth	r3, r3
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800434a:	e117      	b.n	800457c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004350:	2b02      	cmp	r3, #2
 8004352:	d14e      	bne.n	80043f2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800435a:	2200      	movs	r2, #0
 800435c:	4906      	ldr	r1, [pc, #24]	@ (8004378 <HAL_I2C_Mem_Read+0x22c>)
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f000 fa0e 	bl	8004780 <I2C_WaitOnFlagUntilTimeout>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d008      	beq.n	800437c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e11a      	b.n	80045a4 <HAL_I2C_Mem_Read+0x458>
 800436e:	bf00      	nop
 8004370:	00100002 	.word	0x00100002
 8004374:	ffff0000 	.word	0xffff0000
 8004378:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800438a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	691a      	ldr	r2, [r3, #16]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004396:	b2d2      	uxtb	r2, r2
 8004398:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439e:	1c5a      	adds	r2, r3, #1
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a8:	3b01      	subs	r3, #1
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	3b01      	subs	r3, #1
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	691a      	ldr	r2, [r3, #16]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c8:	b2d2      	uxtb	r2, r2
 80043ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d0:	1c5a      	adds	r2, r3, #1
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043da:	3b01      	subs	r3, #1
 80043dc:	b29a      	uxth	r2, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	3b01      	subs	r3, #1
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80043f0:	e0c4      	b.n	800457c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f8:	2200      	movs	r2, #0
 80043fa:	496c      	ldr	r1, [pc, #432]	@ (80045ac <HAL_I2C_Mem_Read+0x460>)
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f000 f9bf 	bl	8004780 <I2C_WaitOnFlagUntilTimeout>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d001      	beq.n	800440c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e0cb      	b.n	80045a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800441a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	691a      	ldr	r2, [r3, #16]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004426:	b2d2      	uxtb	r2, r2
 8004428:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442e:	1c5a      	adds	r2, r3, #1
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004438:	3b01      	subs	r3, #1
 800443a:	b29a      	uxth	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004444:	b29b      	uxth	r3, r3
 8004446:	3b01      	subs	r3, #1
 8004448:	b29a      	uxth	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800444e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004454:	2200      	movs	r2, #0
 8004456:	4955      	ldr	r1, [pc, #340]	@ (80045ac <HAL_I2C_Mem_Read+0x460>)
 8004458:	68f8      	ldr	r0, [r7, #12]
 800445a:	f000 f991 	bl	8004780 <I2C_WaitOnFlagUntilTimeout>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e09d      	b.n	80045a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004476:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	691a      	ldr	r2, [r3, #16]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004482:	b2d2      	uxtb	r2, r2
 8004484:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448a:	1c5a      	adds	r2, r3, #1
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004494:	3b01      	subs	r3, #1
 8004496:	b29a      	uxth	r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	3b01      	subs	r3, #1
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	691a      	ldr	r2, [r3, #16]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b4:	b2d2      	uxtb	r2, r2
 80044b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044bc:	1c5a      	adds	r2, r3, #1
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044c6:	3b01      	subs	r3, #1
 80044c8:	b29a      	uxth	r2, r3
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044dc:	e04e      	b.n	800457c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80044e2:	68f8      	ldr	r0, [r7, #12]
 80044e4:	f000 faae 	bl	8004a44 <I2C_WaitOnRXNEFlagUntilTimeout>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e058      	b.n	80045a4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	691a      	ldr	r2, [r3, #16]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044fc:	b2d2      	uxtb	r2, r2
 80044fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004504:	1c5a      	adds	r2, r3, #1
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800450e:	3b01      	subs	r3, #1
 8004510:	b29a      	uxth	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451a:	b29b      	uxth	r3, r3
 800451c:	3b01      	subs	r3, #1
 800451e:	b29a      	uxth	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695b      	ldr	r3, [r3, #20]
 800452a:	f003 0304 	and.w	r3, r3, #4
 800452e:	2b04      	cmp	r3, #4
 8004530:	d124      	bne.n	800457c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004536:	2b03      	cmp	r3, #3
 8004538:	d107      	bne.n	800454a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004548:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	691a      	ldr	r2, [r3, #16]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004554:	b2d2      	uxtb	r2, r2
 8004556:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455c:	1c5a      	adds	r2, r3, #1
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004566:	3b01      	subs	r3, #1
 8004568:	b29a      	uxth	r2, r3
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004572:	b29b      	uxth	r3, r3
 8004574:	3b01      	subs	r3, #1
 8004576:	b29a      	uxth	r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004580:	2b00      	cmp	r3, #0
 8004582:	f47f aeb6 	bne.w	80042f2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2220      	movs	r2, #32
 800458a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800459e:	2300      	movs	r3, #0
 80045a0:	e000      	b.n	80045a4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80045a2:	2302      	movs	r3, #2
  }
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3728      	adds	r7, #40	@ 0x28
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	00010004 	.word	0x00010004

080045b0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b088      	sub	sp, #32
 80045b4:	af02      	add	r7, sp, #8
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	4608      	mov	r0, r1
 80045ba:	4611      	mov	r1, r2
 80045bc:	461a      	mov	r2, r3
 80045be:	4603      	mov	r3, r0
 80045c0:	817b      	strh	r3, [r7, #10]
 80045c2:	460b      	mov	r3, r1
 80045c4:	813b      	strh	r3, [r7, #8]
 80045c6:	4613      	mov	r3, r2
 80045c8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045d8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ec:	9300      	str	r3, [sp, #0]
 80045ee:	6a3b      	ldr	r3, [r7, #32]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f000 f8c2 	bl	8004780 <I2C_WaitOnFlagUntilTimeout>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00d      	beq.n	800461e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800460c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004610:	d103      	bne.n	800461a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004618:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e0aa      	b.n	8004774 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800461e:	897b      	ldrh	r3, [r7, #10]
 8004620:	b2db      	uxtb	r3, r3
 8004622:	461a      	mov	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800462c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800462e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004630:	6a3a      	ldr	r2, [r7, #32]
 8004632:	4952      	ldr	r1, [pc, #328]	@ (800477c <I2C_RequestMemoryRead+0x1cc>)
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f000 f91d 	bl	8004874 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d001      	beq.n	8004644 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e097      	b.n	8004774 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004644:	2300      	movs	r3, #0
 8004646:	617b      	str	r3, [r7, #20]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	695b      	ldr	r3, [r3, #20]
 800464e:	617b      	str	r3, [r7, #20]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	617b      	str	r3, [r7, #20]
 8004658:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800465a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800465c:	6a39      	ldr	r1, [r7, #32]
 800465e:	68f8      	ldr	r0, [r7, #12]
 8004660:	f000 f9a8 	bl	80049b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00d      	beq.n	8004686 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800466e:	2b04      	cmp	r3, #4
 8004670:	d107      	bne.n	8004682 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004680:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e076      	b.n	8004774 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004686:	88fb      	ldrh	r3, [r7, #6]
 8004688:	2b01      	cmp	r3, #1
 800468a:	d105      	bne.n	8004698 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800468c:	893b      	ldrh	r3, [r7, #8]
 800468e:	b2da      	uxtb	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	611a      	str	r2, [r3, #16]
 8004696:	e021      	b.n	80046dc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004698:	893b      	ldrh	r3, [r7, #8]
 800469a:	0a1b      	lsrs	r3, r3, #8
 800469c:	b29b      	uxth	r3, r3
 800469e:	b2da      	uxtb	r2, r3
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046a8:	6a39      	ldr	r1, [r7, #32]
 80046aa:	68f8      	ldr	r0, [r7, #12]
 80046ac:	f000 f982 	bl	80049b4 <I2C_WaitOnTXEFlagUntilTimeout>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00d      	beq.n	80046d2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ba:	2b04      	cmp	r3, #4
 80046bc:	d107      	bne.n	80046ce <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046cc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e050      	b.n	8004774 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046d2:	893b      	ldrh	r3, [r7, #8]
 80046d4:	b2da      	uxtb	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046de:	6a39      	ldr	r1, [r7, #32]
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f000 f967 	bl	80049b4 <I2C_WaitOnTXEFlagUntilTimeout>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00d      	beq.n	8004708 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d107      	bne.n	8004704 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004702:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e035      	b.n	8004774 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004716:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471a:	9300      	str	r3, [sp, #0]
 800471c:	6a3b      	ldr	r3, [r7, #32]
 800471e:	2200      	movs	r2, #0
 8004720:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f000 f82b 	bl	8004780 <I2C_WaitOnFlagUntilTimeout>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d00d      	beq.n	800474c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800473a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800473e:	d103      	bne.n	8004748 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004746:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e013      	b.n	8004774 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800474c:	897b      	ldrh	r3, [r7, #10]
 800474e:	b2db      	uxtb	r3, r3
 8004750:	f043 0301 	orr.w	r3, r3, #1
 8004754:	b2da      	uxtb	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800475c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475e:	6a3a      	ldr	r2, [r7, #32]
 8004760:	4906      	ldr	r1, [pc, #24]	@ (800477c <I2C_RequestMemoryRead+0x1cc>)
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f000 f886 	bl	8004874 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e000      	b.n	8004774 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004772:	2300      	movs	r3, #0
}
 8004774:	4618      	mov	r0, r3
 8004776:	3718      	adds	r7, #24
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	00010002 	.word	0x00010002

08004780 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	603b      	str	r3, [r7, #0]
 800478c:	4613      	mov	r3, r2
 800478e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004790:	e048      	b.n	8004824 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004798:	d044      	beq.n	8004824 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800479a:	f7fe fc49 	bl	8003030 <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d302      	bcc.n	80047b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d139      	bne.n	8004824 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	0c1b      	lsrs	r3, r3, #16
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d10d      	bne.n	80047d6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	695b      	ldr	r3, [r3, #20]
 80047c0:	43da      	mvns	r2, r3
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	4013      	ands	r3, r2
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	bf0c      	ite	eq
 80047cc:	2301      	moveq	r3, #1
 80047ce:	2300      	movne	r3, #0
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	461a      	mov	r2, r3
 80047d4:	e00c      	b.n	80047f0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	43da      	mvns	r2, r3
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	4013      	ands	r3, r2
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	bf0c      	ite	eq
 80047e8:	2301      	moveq	r3, #1
 80047ea:	2300      	movne	r3, #0
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	461a      	mov	r2, r3
 80047f0:	79fb      	ldrb	r3, [r7, #7]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d116      	bne.n	8004824 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2220      	movs	r2, #32
 8004800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2200      	movs	r2, #0
 8004808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004810:	f043 0220 	orr.w	r2, r3, #32
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e023      	b.n	800486c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	0c1b      	lsrs	r3, r3, #16
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b01      	cmp	r3, #1
 800482c:	d10d      	bne.n	800484a <I2C_WaitOnFlagUntilTimeout+0xca>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	695b      	ldr	r3, [r3, #20]
 8004834:	43da      	mvns	r2, r3
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	4013      	ands	r3, r2
 800483a:	b29b      	uxth	r3, r3
 800483c:	2b00      	cmp	r3, #0
 800483e:	bf0c      	ite	eq
 8004840:	2301      	moveq	r3, #1
 8004842:	2300      	movne	r3, #0
 8004844:	b2db      	uxtb	r3, r3
 8004846:	461a      	mov	r2, r3
 8004848:	e00c      	b.n	8004864 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	43da      	mvns	r2, r3
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	4013      	ands	r3, r2
 8004856:	b29b      	uxth	r3, r3
 8004858:	2b00      	cmp	r3, #0
 800485a:	bf0c      	ite	eq
 800485c:	2301      	moveq	r3, #1
 800485e:	2300      	movne	r3, #0
 8004860:	b2db      	uxtb	r3, r3
 8004862:	461a      	mov	r2, r3
 8004864:	79fb      	ldrb	r3, [r7, #7]
 8004866:	429a      	cmp	r2, r3
 8004868:	d093      	beq.n	8004792 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
 8004880:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004882:	e071      	b.n	8004968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	695b      	ldr	r3, [r3, #20]
 800488a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800488e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004892:	d123      	bne.n	80048dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048a2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80048ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2220      	movs	r2, #32
 80048b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c8:	f043 0204 	orr.w	r2, r3, #4
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e067      	b.n	80049ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e2:	d041      	beq.n	8004968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048e4:	f7fe fba4 	bl	8003030 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d302      	bcc.n	80048fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d136      	bne.n	8004968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	0c1b      	lsrs	r3, r3, #16
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	2b01      	cmp	r3, #1
 8004902:	d10c      	bne.n	800491e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	43da      	mvns	r2, r3
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	4013      	ands	r3, r2
 8004910:	b29b      	uxth	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	bf14      	ite	ne
 8004916:	2301      	movne	r3, #1
 8004918:	2300      	moveq	r3, #0
 800491a:	b2db      	uxtb	r3, r3
 800491c:	e00b      	b.n	8004936 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	43da      	mvns	r2, r3
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	4013      	ands	r3, r2
 800492a:	b29b      	uxth	r3, r3
 800492c:	2b00      	cmp	r3, #0
 800492e:	bf14      	ite	ne
 8004930:	2301      	movne	r3, #1
 8004932:	2300      	moveq	r3, #0
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d016      	beq.n	8004968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2220      	movs	r2, #32
 8004944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004954:	f043 0220 	orr.w	r2, r3, #32
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e021      	b.n	80049ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	0c1b      	lsrs	r3, r3, #16
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b01      	cmp	r3, #1
 8004970:	d10c      	bne.n	800498c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	43da      	mvns	r2, r3
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	4013      	ands	r3, r2
 800497e:	b29b      	uxth	r3, r3
 8004980:	2b00      	cmp	r3, #0
 8004982:	bf14      	ite	ne
 8004984:	2301      	movne	r3, #1
 8004986:	2300      	moveq	r3, #0
 8004988:	b2db      	uxtb	r3, r3
 800498a:	e00b      	b.n	80049a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	43da      	mvns	r2, r3
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	4013      	ands	r3, r2
 8004998:	b29b      	uxth	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	bf14      	ite	ne
 800499e:	2301      	movne	r3, #1
 80049a0:	2300      	moveq	r3, #0
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f47f af6d 	bne.w	8004884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80049aa:	2300      	movs	r3, #0
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049c0:	e034      	b.n	8004a2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049c2:	68f8      	ldr	r0, [r7, #12]
 80049c4:	f000 f89b 	bl	8004afe <I2C_IsAcknowledgeFailed>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e034      	b.n	8004a3c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d8:	d028      	beq.n	8004a2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049da:	f7fe fb29 	bl	8003030 <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	68ba      	ldr	r2, [r7, #8]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d302      	bcc.n	80049f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d11d      	bne.n	8004a2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049fa:	2b80      	cmp	r3, #128	@ 0x80
 80049fc:	d016      	beq.n	8004a2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2220      	movs	r2, #32
 8004a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a18:	f043 0220 	orr.w	r2, r3, #32
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e007      	b.n	8004a3c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a36:	2b80      	cmp	r3, #128	@ 0x80
 8004a38:	d1c3      	bne.n	80049c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a3a:	2300      	movs	r3, #0
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3710      	adds	r7, #16
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a50:	e049      	b.n	8004ae6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	695b      	ldr	r3, [r3, #20]
 8004a58:	f003 0310 	and.w	r3, r3, #16
 8004a5c:	2b10      	cmp	r3, #16
 8004a5e:	d119      	bne.n	8004a94 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f06f 0210 	mvn.w	r2, #16
 8004a68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e030      	b.n	8004af6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a94:	f7fe facc 	bl	8003030 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	68ba      	ldr	r2, [r7, #8]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d302      	bcc.n	8004aaa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d11d      	bne.n	8004ae6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	695b      	ldr	r3, [r3, #20]
 8004ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ab4:	2b40      	cmp	r3, #64	@ 0x40
 8004ab6:	d016      	beq.n	8004ae6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2200      	movs	r2, #0
 8004abc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad2:	f043 0220 	orr.w	r2, r3, #32
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e007      	b.n	8004af6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004af0:	2b40      	cmp	r3, #64	@ 0x40
 8004af2:	d1ae      	bne.n	8004a52 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004afe:	b480      	push	{r7}
 8004b00:	b083      	sub	sp, #12
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	695b      	ldr	r3, [r3, #20]
 8004b0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b14:	d11b      	bne.n	8004b4e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b1e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2220      	movs	r2, #32
 8004b2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3a:	f043 0204 	orr.w	r2, r3, #4
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e000      	b.n	8004b50 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e0cc      	b.n	8004d0a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b70:	4b68      	ldr	r3, [pc, #416]	@ (8004d14 <HAL_RCC_ClockConfig+0x1b8>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 030f 	and.w	r3, r3, #15
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d90c      	bls.n	8004b98 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7e:	4b65      	ldr	r3, [pc, #404]	@ (8004d14 <HAL_RCC_ClockConfig+0x1b8>)
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	b2d2      	uxtb	r2, r2
 8004b84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b86:	4b63      	ldr	r3, [pc, #396]	@ (8004d14 <HAL_RCC_ClockConfig+0x1b8>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 030f 	and.w	r3, r3, #15
 8004b8e:	683a      	ldr	r2, [r7, #0]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d001      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e0b8      	b.n	8004d0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d020      	beq.n	8004be6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0304 	and.w	r3, r3, #4
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d005      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bb0:	4b59      	ldr	r3, [pc, #356]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	4a58      	ldr	r2, [pc, #352]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004bba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0308 	and.w	r3, r3, #8
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d005      	beq.n	8004bd4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bc8:	4b53      	ldr	r3, [pc, #332]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	4a52      	ldr	r2, [pc, #328]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004bce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004bd2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bd4:	4b50      	ldr	r3, [pc, #320]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	494d      	ldr	r1, [pc, #308]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d044      	beq.n	8004c7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d107      	bne.n	8004c0a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bfa:	4b47      	ldr	r3, [pc, #284]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d119      	bne.n	8004c3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e07f      	b.n	8004d0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d003      	beq.n	8004c1a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c16:	2b03      	cmp	r3, #3
 8004c18:	d107      	bne.n	8004c2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c1a:	4b3f      	ldr	r3, [pc, #252]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d109      	bne.n	8004c3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	e06f      	b.n	8004d0a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c2a:	4b3b      	ldr	r3, [pc, #236]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e067      	b.n	8004d0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c3a:	4b37      	ldr	r3, [pc, #220]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	f023 0203 	bic.w	r2, r3, #3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	4934      	ldr	r1, [pc, #208]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c4c:	f7fe f9f0 	bl	8003030 <HAL_GetTick>
 8004c50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c52:	e00a      	b.n	8004c6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c54:	f7fe f9ec 	bl	8003030 <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e04f      	b.n	8004d0a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c6a:	4b2b      	ldr	r3, [pc, #172]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f003 020c 	and.w	r2, r3, #12
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d1eb      	bne.n	8004c54 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c7c:	4b25      	ldr	r3, [pc, #148]	@ (8004d14 <HAL_RCC_ClockConfig+0x1b8>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 030f 	and.w	r3, r3, #15
 8004c84:	683a      	ldr	r2, [r7, #0]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d20c      	bcs.n	8004ca4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c8a:	4b22      	ldr	r3, [pc, #136]	@ (8004d14 <HAL_RCC_ClockConfig+0x1b8>)
 8004c8c:	683a      	ldr	r2, [r7, #0]
 8004c8e:	b2d2      	uxtb	r2, r2
 8004c90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c92:	4b20      	ldr	r3, [pc, #128]	@ (8004d14 <HAL_RCC_ClockConfig+0x1b8>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 030f 	and.w	r3, r3, #15
 8004c9a:	683a      	ldr	r2, [r7, #0]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d001      	beq.n	8004ca4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e032      	b.n	8004d0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0304 	and.w	r3, r3, #4
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d008      	beq.n	8004cc2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cb0:	4b19      	ldr	r3, [pc, #100]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	4916      	ldr	r1, [pc, #88]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0308 	and.w	r3, r3, #8
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d009      	beq.n	8004ce2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cce:	4b12      	ldr	r3, [pc, #72]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	00db      	lsls	r3, r3, #3
 8004cdc:	490e      	ldr	r1, [pc, #56]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ce2:	f000 fb7f 	bl	80053e4 <HAL_RCC_GetSysClockFreq>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8004d18 <HAL_RCC_ClockConfig+0x1bc>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	091b      	lsrs	r3, r3, #4
 8004cee:	f003 030f 	and.w	r3, r3, #15
 8004cf2:	490a      	ldr	r1, [pc, #40]	@ (8004d1c <HAL_RCC_ClockConfig+0x1c0>)
 8004cf4:	5ccb      	ldrb	r3, [r1, r3]
 8004cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8004cfa:	4a09      	ldr	r2, [pc, #36]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004cfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004cfe:	4b09      	ldr	r3, [pc, #36]	@ (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7fe f950 	bl	8002fa8 <HAL_InitTick>

  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	40023c00 	.word	0x40023c00
 8004d18:	40023800 	.word	0x40023800
 8004d1c:	0800b1ac 	.word	0x0800b1ac
 8004d20:	20000014 	.word	0x20000014
 8004d24:	20000018 	.word	0x20000018

08004d28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d2c:	4b03      	ldr	r3, [pc, #12]	@ (8004d3c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	20000014 	.word	0x20000014

08004d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d44:	f7ff fff0 	bl	8004d28 <HAL_RCC_GetHCLKFreq>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	4b05      	ldr	r3, [pc, #20]	@ (8004d60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	0a9b      	lsrs	r3, r3, #10
 8004d50:	f003 0307 	and.w	r3, r3, #7
 8004d54:	4903      	ldr	r1, [pc, #12]	@ (8004d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d56:	5ccb      	ldrb	r3, [r1, r3]
 8004d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	40023800 	.word	0x40023800
 8004d64:	0800b1bc 	.word	0x0800b1bc

08004d68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d6c:	f7ff ffdc 	bl	8004d28 <HAL_RCC_GetHCLKFreq>
 8004d70:	4602      	mov	r2, r0
 8004d72:	4b05      	ldr	r3, [pc, #20]	@ (8004d88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	0b5b      	lsrs	r3, r3, #13
 8004d78:	f003 0307 	and.w	r3, r3, #7
 8004d7c:	4903      	ldr	r1, [pc, #12]	@ (8004d8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d7e:	5ccb      	ldrb	r3, [r1, r3]
 8004d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	40023800 	.word	0x40023800
 8004d8c:	0800b1bc 	.word	0x0800b1bc

08004d90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b08c      	sub	sp, #48	@ 0x30
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004da0:	2300      	movs	r3, #0
 8004da2:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004da4:	2300      	movs	r3, #0
 8004da6:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004dac:	2300      	movs	r3, #0
 8004dae:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004db0:	2300      	movs	r3, #0
 8004db2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004db4:	2300      	movs	r3, #0
 8004db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8004db8:	2300      	movs	r3, #0
 8004dba:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d010      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004dc8:	4b6f      	ldr	r3, [pc, #444]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dce:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dd6:	496c      	ldr	r1, [pc, #432]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004de6:	2301      	movs	r3, #1
 8004de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d010      	beq.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004df6:	4b64      	ldr	r3, [pc, #400]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dfc:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e04:	4960      	ldr	r1, [pc, #384]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e06:	4313      	orrs	r3, r2
 8004e08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d101      	bne.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004e14:	2301      	movs	r3, #1
 8004e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d017      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e24:	4b58      	ldr	r3, [pc, #352]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e2a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e32:	4955      	ldr	r1, [pc, #340]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e34:	4313      	orrs	r3, r2
 8004e36:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e42:	d101      	bne.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004e44:	2301      	movs	r3, #1
 8004e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d101      	bne.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004e50:	2301      	movs	r3, #1
 8004e52:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0308 	and.w	r3, r3, #8
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d017      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e60:	4b49      	ldr	r3, [pc, #292]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e66:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e6e:	4946      	ldr	r1, [pc, #280]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e7e:	d101      	bne.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004e80:	2301      	movs	r3, #1
 8004e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d101      	bne.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0320 	and.w	r3, r3, #32
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 808a 	beq.w	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	60bb      	str	r3, [r7, #8]
 8004ea2:	4b39      	ldr	r3, [pc, #228]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea6:	4a38      	ldr	r2, [pc, #224]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ea8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004eac:	6413      	str	r3, [r2, #64]	@ 0x40
 8004eae:	4b36      	ldr	r3, [pc, #216]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eb6:	60bb      	str	r3, [r7, #8]
 8004eb8:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004eba:	4b34      	ldr	r3, [pc, #208]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a33      	ldr	r2, [pc, #204]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004ec0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ec6:	f7fe f8b3 	bl	8003030 <HAL_GetTick>
 8004eca:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ecc:	e008      	b.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ece:	f7fe f8af 	bl	8003030 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d901      	bls.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e278      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ee0:	4b2a      	ldr	r3, [pc, #168]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d0f0      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004eec:	4b26      	ldr	r3, [pc, #152]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004eee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ef0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ef4:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d02f      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f04:	6a3a      	ldr	r2, [r7, #32]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d028      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f0a:	4b1f      	ldr	r3, [pc, #124]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f12:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f14:	4b1e      	ldr	r3, [pc, #120]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004f16:	2201      	movs	r2, #1
 8004f18:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004f20:	4a19      	ldr	r2, [pc, #100]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f22:	6a3b      	ldr	r3, [r7, #32]
 8004f24:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f26:	4b18      	ldr	r3, [pc, #96]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d114      	bne.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f32:	f7fe f87d 	bl	8003030 <HAL_GetTick>
 8004f36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f38:	e00a      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f3a:	f7fe f879 	bl	8003030 <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d901      	bls.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e240      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f50:	4b0d      	ldr	r3, [pc, #52]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d0ee      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f68:	d114      	bne.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004f6a:	4b07      	ldr	r3, [pc, #28]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f76:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004f7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f7e:	4902      	ldr	r1, [pc, #8]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	608b      	str	r3, [r1, #8]
 8004f84:	e00c      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004f86:	bf00      	nop
 8004f88:	40023800 	.word	0x40023800
 8004f8c:	40007000 	.word	0x40007000
 8004f90:	42470e40 	.word	0x42470e40
 8004f94:	4b4a      	ldr	r3, [pc, #296]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	4a49      	ldr	r2, [pc, #292]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f9a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004f9e:	6093      	str	r3, [r2, #8]
 8004fa0:	4b47      	ldr	r3, [pc, #284]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fa2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fac:	4944      	ldr	r1, [pc, #272]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0310 	and.w	r3, r3, #16
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d004      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8004fc4:	4b3f      	ldr	r3, [pc, #252]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004fc6:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00a      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004fd4:	4b3a      	ldr	r3, [pc, #232]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fda:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fe2:	4937      	ldr	r1, [pc, #220]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00a      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004ff6:	4b32      	ldr	r3, [pc, #200]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ff8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ffc:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005004:	492e      	ldr	r1, [pc, #184]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005006:	4313      	orrs	r3, r2
 8005008:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005014:	2b00      	cmp	r3, #0
 8005016:	d011      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005018:	4b29      	ldr	r3, [pc, #164]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800501a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800501e:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005026:	4926      	ldr	r1, [pc, #152]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005028:	4313      	orrs	r3, r2
 800502a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005032:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005036:	d101      	bne.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8005038:	2301      	movs	r3, #1
 800503a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005044:	2b00      	cmp	r3, #0
 8005046:	d00a      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005048:	4b1d      	ldr	r3, [pc, #116]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800504a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800504e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005056:	491a      	ldr	r1, [pc, #104]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005058:	4313      	orrs	r3, r2
 800505a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005066:	2b00      	cmp	r3, #0
 8005068:	d011      	beq.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800506a:	4b15      	ldr	r3, [pc, #84]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800506c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005070:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005078:	4911      	ldr	r1, [pc, #68]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800507a:	4313      	orrs	r3, r2
 800507c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005084:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005088:	d101      	bne.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800508a:	2301      	movs	r3, #1
 800508c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800508e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005090:	2b01      	cmp	r3, #1
 8005092:	d005      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800509c:	f040 80ff 	bne.w	800529e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80050a0:	4b09      	ldr	r3, [pc, #36]	@ (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050a2:	2200      	movs	r2, #0
 80050a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050a6:	f7fd ffc3 	bl	8003030 <HAL_GetTick>
 80050aa:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80050ac:	e00e      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80050ae:	f7fd ffbf 	bl	8003030 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d907      	bls.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e188      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80050c0:	40023800 	.word	0x40023800
 80050c4:	424711e0 	.word	0x424711e0
 80050c8:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80050cc:	4b7e      	ldr	r3, [pc, #504]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1ea      	bne.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d003      	beq.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d009      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d028      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d124      	bne.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005100:	4b71      	ldr	r3, [pc, #452]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005102:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005106:	0c1b      	lsrs	r3, r3, #16
 8005108:	f003 0303 	and.w	r3, r3, #3
 800510c:	3301      	adds	r3, #1
 800510e:	005b      	lsls	r3, r3, #1
 8005110:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005112:	4b6d      	ldr	r3, [pc, #436]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005114:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005118:	0e1b      	lsrs	r3, r3, #24
 800511a:	f003 030f 	and.w	r3, r3, #15
 800511e:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685a      	ldr	r2, [r3, #4]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	019b      	lsls	r3, r3, #6
 800512a:	431a      	orrs	r2, r3
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	085b      	lsrs	r3, r3, #1
 8005130:	3b01      	subs	r3, #1
 8005132:	041b      	lsls	r3, r3, #16
 8005134:	431a      	orrs	r2, r3
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	061b      	lsls	r3, r3, #24
 800513a:	431a      	orrs	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	071b      	lsls	r3, r3, #28
 8005142:	4961      	ldr	r1, [pc, #388]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005144:	4313      	orrs	r3, r2
 8005146:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0304 	and.w	r3, r3, #4
 8005152:	2b00      	cmp	r3, #0
 8005154:	d004      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800515a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800515e:	d00a      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005168:	2b00      	cmp	r3, #0
 800516a:	d035      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005170:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005174:	d130      	bne.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005176:	4b54      	ldr	r3, [pc, #336]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005178:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800517c:	0c1b      	lsrs	r3, r3, #16
 800517e:	f003 0303 	and.w	r3, r3, #3
 8005182:	3301      	adds	r3, #1
 8005184:	005b      	lsls	r3, r3, #1
 8005186:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005188:	4b4f      	ldr	r3, [pc, #316]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800518a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800518e:	0f1b      	lsrs	r3, r3, #28
 8005190:	f003 0307 	and.w	r3, r3, #7
 8005194:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	685a      	ldr	r2, [r3, #4]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	019b      	lsls	r3, r3, #6
 80051a0:	431a      	orrs	r2, r3
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	085b      	lsrs	r3, r3, #1
 80051a6:	3b01      	subs	r3, #1
 80051a8:	041b      	lsls	r3, r3, #16
 80051aa:	431a      	orrs	r2, r3
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	061b      	lsls	r3, r3, #24
 80051b2:	431a      	orrs	r2, r3
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	071b      	lsls	r3, r3, #28
 80051b8:	4943      	ldr	r1, [pc, #268]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051ba:	4313      	orrs	r3, r2
 80051bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80051c0:	4b41      	ldr	r3, [pc, #260]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051c6:	f023 021f 	bic.w	r2, r3, #31
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ce:	3b01      	subs	r3, #1
 80051d0:	493d      	ldr	r1, [pc, #244]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051d2:	4313      	orrs	r3, r2
 80051d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d029      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051ec:	d124      	bne.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80051ee:	4b36      	ldr	r3, [pc, #216]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051f4:	0c1b      	lsrs	r3, r3, #16
 80051f6:	f003 0303 	and.w	r3, r3, #3
 80051fa:	3301      	adds	r3, #1
 80051fc:	005b      	lsls	r3, r3, #1
 80051fe:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005200:	4b31      	ldr	r3, [pc, #196]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005202:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005206:	0f1b      	lsrs	r3, r3, #28
 8005208:	f003 0307 	and.w	r3, r3, #7
 800520c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	019b      	lsls	r3, r3, #6
 8005218:	431a      	orrs	r2, r3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	085b      	lsrs	r3, r3, #1
 8005220:	3b01      	subs	r3, #1
 8005222:	041b      	lsls	r3, r3, #16
 8005224:	431a      	orrs	r2, r3
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	061b      	lsls	r3, r3, #24
 800522a:	431a      	orrs	r2, r3
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	071b      	lsls	r3, r3, #28
 8005230:	4925      	ldr	r1, [pc, #148]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005232:	4313      	orrs	r3, r2
 8005234:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005240:	2b00      	cmp	r3, #0
 8005242:	d016      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685a      	ldr	r2, [r3, #4]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	019b      	lsls	r3, r3, #6
 800524e:	431a      	orrs	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	085b      	lsrs	r3, r3, #1
 8005256:	3b01      	subs	r3, #1
 8005258:	041b      	lsls	r3, r3, #16
 800525a:	431a      	orrs	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	691b      	ldr	r3, [r3, #16]
 8005260:	061b      	lsls	r3, r3, #24
 8005262:	431a      	orrs	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	695b      	ldr	r3, [r3, #20]
 8005268:	071b      	lsls	r3, r3, #28
 800526a:	4917      	ldr	r1, [pc, #92]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800526c:	4313      	orrs	r3, r2
 800526e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005272:	4b16      	ldr	r3, [pc, #88]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8005274:	2201      	movs	r2, #1
 8005276:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005278:	f7fd feda 	bl	8003030 <HAL_GetTick>
 800527c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800527e:	e008      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005280:	f7fd fed6 	bl	8003030 <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	2b02      	cmp	r3, #2
 800528c:	d901      	bls.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800528e:	2303      	movs	r3, #3
 8005290:	e09f      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005292:	4b0d      	ldr	r3, [pc, #52]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d0f0      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 800529e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	f040 8095 	bne.w	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80052a6:	4b0a      	ldr	r3, [pc, #40]	@ (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052ac:	f7fd fec0 	bl	8003030 <HAL_GetTick>
 80052b0:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052b2:	e00f      	b.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80052b4:	f7fd febc 	bl	8003030 <HAL_GetTick>
 80052b8:	4602      	mov	r2, r0
 80052ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	2b02      	cmp	r3, #2
 80052c0:	d908      	bls.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e085      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80052c6:	bf00      	nop
 80052c8:	40023800 	.word	0x40023800
 80052cc:	42470068 	.word	0x42470068
 80052d0:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052d4:	4b41      	ldr	r3, [pc, #260]	@ (80053dc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052e0:	d0e8      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0304 	and.w	r3, r3, #4
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d003      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d009      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d02b      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005306:	2b00      	cmp	r3, #0
 8005308:	d127      	bne.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800530a:	4b34      	ldr	r3, [pc, #208]	@ (80053dc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800530c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005310:	0c1b      	lsrs	r3, r3, #16
 8005312:	f003 0303 	and.w	r3, r3, #3
 8005316:	3301      	adds	r3, #1
 8005318:	005b      	lsls	r3, r3, #1
 800531a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	699a      	ldr	r2, [r3, #24]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	019b      	lsls	r3, r3, #6
 8005326:	431a      	orrs	r2, r3
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	085b      	lsrs	r3, r3, #1
 800532c:	3b01      	subs	r3, #1
 800532e:	041b      	lsls	r3, r3, #16
 8005330:	431a      	orrs	r2, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005336:	061b      	lsls	r3, r3, #24
 8005338:	4928      	ldr	r1, [pc, #160]	@ (80053dc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800533a:	4313      	orrs	r3, r2
 800533c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005340:	4b26      	ldr	r3, [pc, #152]	@ (80053dc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005342:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005346:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800534e:	3b01      	subs	r3, #1
 8005350:	021b      	lsls	r3, r3, #8
 8005352:	4922      	ldr	r1, [pc, #136]	@ (80053dc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005354:	4313      	orrs	r3, r2
 8005356:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005362:	2b00      	cmp	r3, #0
 8005364:	d01d      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800536a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800536e:	d118      	bne.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005370:	4b1a      	ldr	r3, [pc, #104]	@ (80053dc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005376:	0e1b      	lsrs	r3, r3, #24
 8005378:	f003 030f 	and.w	r3, r3, #15
 800537c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	699a      	ldr	r2, [r3, #24]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	69db      	ldr	r3, [r3, #28]
 8005386:	019b      	lsls	r3, r3, #6
 8005388:	431a      	orrs	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a1b      	ldr	r3, [r3, #32]
 800538e:	085b      	lsrs	r3, r3, #1
 8005390:	3b01      	subs	r3, #1
 8005392:	041b      	lsls	r3, r3, #16
 8005394:	431a      	orrs	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	061b      	lsls	r3, r3, #24
 800539a:	4910      	ldr	r1, [pc, #64]	@ (80053dc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800539c:	4313      	orrs	r3, r2
 800539e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80053a2:	4b0f      	ldr	r3, [pc, #60]	@ (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80053a4:	2201      	movs	r2, #1
 80053a6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053a8:	f7fd fe42 	bl	8003030 <HAL_GetTick>
 80053ac:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80053ae:	e008      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80053b0:	f7fd fe3e 	bl	8003030 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e007      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80053c2:	4b06      	ldr	r3, [pc, #24]	@ (80053dc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053ce:	d1ef      	bne.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3730      	adds	r7, #48	@ 0x30
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	40023800 	.word	0x40023800
 80053e0:	42470070 	.word	0x42470070

080053e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053e8:	b0ae      	sub	sp, #184	@ 0xb8
 80053ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80053ec:	2300      	movs	r3, #0
 80053ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80053f2:	2300      	movs	r3, #0
 80053f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80053f8:	2300      	movs	r3, #0
 80053fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80053fe:	2300      	movs	r3, #0
 8005400:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8005404:	2300      	movs	r3, #0
 8005406:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800540a:	4bcb      	ldr	r3, [pc, #812]	@ (8005738 <HAL_RCC_GetSysClockFreq+0x354>)
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f003 030c 	and.w	r3, r3, #12
 8005412:	2b0c      	cmp	r3, #12
 8005414:	f200 8206 	bhi.w	8005824 <HAL_RCC_GetSysClockFreq+0x440>
 8005418:	a201      	add	r2, pc, #4	@ (adr r2, 8005420 <HAL_RCC_GetSysClockFreq+0x3c>)
 800541a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800541e:	bf00      	nop
 8005420:	08005455 	.word	0x08005455
 8005424:	08005825 	.word	0x08005825
 8005428:	08005825 	.word	0x08005825
 800542c:	08005825 	.word	0x08005825
 8005430:	0800545d 	.word	0x0800545d
 8005434:	08005825 	.word	0x08005825
 8005438:	08005825 	.word	0x08005825
 800543c:	08005825 	.word	0x08005825
 8005440:	08005465 	.word	0x08005465
 8005444:	08005825 	.word	0x08005825
 8005448:	08005825 	.word	0x08005825
 800544c:	08005825 	.word	0x08005825
 8005450:	08005655 	.word	0x08005655
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005454:	4bb9      	ldr	r3, [pc, #740]	@ (800573c <HAL_RCC_GetSysClockFreq+0x358>)
 8005456:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800545a:	e1e7      	b.n	800582c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800545c:	4bb8      	ldr	r3, [pc, #736]	@ (8005740 <HAL_RCC_GetSysClockFreq+0x35c>)
 800545e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005462:	e1e3      	b.n	800582c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005464:	4bb4      	ldr	r3, [pc, #720]	@ (8005738 <HAL_RCC_GetSysClockFreq+0x354>)
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800546c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005470:	4bb1      	ldr	r3, [pc, #708]	@ (8005738 <HAL_RCC_GetSysClockFreq+0x354>)
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d071      	beq.n	8005560 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800547c:	4bae      	ldr	r3, [pc, #696]	@ (8005738 <HAL_RCC_GetSysClockFreq+0x354>)
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	099b      	lsrs	r3, r3, #6
 8005482:	2200      	movs	r2, #0
 8005484:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005488:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800548c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005490:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005494:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005498:	2300      	movs	r3, #0
 800549a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800549e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80054a2:	4622      	mov	r2, r4
 80054a4:	462b      	mov	r3, r5
 80054a6:	f04f 0000 	mov.w	r0, #0
 80054aa:	f04f 0100 	mov.w	r1, #0
 80054ae:	0159      	lsls	r1, r3, #5
 80054b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054b4:	0150      	lsls	r0, r2, #5
 80054b6:	4602      	mov	r2, r0
 80054b8:	460b      	mov	r3, r1
 80054ba:	4621      	mov	r1, r4
 80054bc:	1a51      	subs	r1, r2, r1
 80054be:	6439      	str	r1, [r7, #64]	@ 0x40
 80054c0:	4629      	mov	r1, r5
 80054c2:	eb63 0301 	sbc.w	r3, r3, r1
 80054c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80054c8:	f04f 0200 	mov.w	r2, #0
 80054cc:	f04f 0300 	mov.w	r3, #0
 80054d0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80054d4:	4649      	mov	r1, r9
 80054d6:	018b      	lsls	r3, r1, #6
 80054d8:	4641      	mov	r1, r8
 80054da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054de:	4641      	mov	r1, r8
 80054e0:	018a      	lsls	r2, r1, #6
 80054e2:	4641      	mov	r1, r8
 80054e4:	1a51      	subs	r1, r2, r1
 80054e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80054e8:	4649      	mov	r1, r9
 80054ea:	eb63 0301 	sbc.w	r3, r3, r1
 80054ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054f0:	f04f 0200 	mov.w	r2, #0
 80054f4:	f04f 0300 	mov.w	r3, #0
 80054f8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80054fc:	4649      	mov	r1, r9
 80054fe:	00cb      	lsls	r3, r1, #3
 8005500:	4641      	mov	r1, r8
 8005502:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005506:	4641      	mov	r1, r8
 8005508:	00ca      	lsls	r2, r1, #3
 800550a:	4610      	mov	r0, r2
 800550c:	4619      	mov	r1, r3
 800550e:	4603      	mov	r3, r0
 8005510:	4622      	mov	r2, r4
 8005512:	189b      	adds	r3, r3, r2
 8005514:	633b      	str	r3, [r7, #48]	@ 0x30
 8005516:	462b      	mov	r3, r5
 8005518:	460a      	mov	r2, r1
 800551a:	eb42 0303 	adc.w	r3, r2, r3
 800551e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005520:	f04f 0200 	mov.w	r2, #0
 8005524:	f04f 0300 	mov.w	r3, #0
 8005528:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800552c:	4629      	mov	r1, r5
 800552e:	024b      	lsls	r3, r1, #9
 8005530:	4621      	mov	r1, r4
 8005532:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005536:	4621      	mov	r1, r4
 8005538:	024a      	lsls	r2, r1, #9
 800553a:	4610      	mov	r0, r2
 800553c:	4619      	mov	r1, r3
 800553e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005542:	2200      	movs	r2, #0
 8005544:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005548:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800554c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005550:	f7fb fb4a 	bl	8000be8 <__aeabi_uldivmod>
 8005554:	4602      	mov	r2, r0
 8005556:	460b      	mov	r3, r1
 8005558:	4613      	mov	r3, r2
 800555a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800555e:	e067      	b.n	8005630 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005560:	4b75      	ldr	r3, [pc, #468]	@ (8005738 <HAL_RCC_GetSysClockFreq+0x354>)
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	099b      	lsrs	r3, r3, #6
 8005566:	2200      	movs	r2, #0
 8005568:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800556c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005570:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005574:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005578:	67bb      	str	r3, [r7, #120]	@ 0x78
 800557a:	2300      	movs	r3, #0
 800557c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800557e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8005582:	4622      	mov	r2, r4
 8005584:	462b      	mov	r3, r5
 8005586:	f04f 0000 	mov.w	r0, #0
 800558a:	f04f 0100 	mov.w	r1, #0
 800558e:	0159      	lsls	r1, r3, #5
 8005590:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005594:	0150      	lsls	r0, r2, #5
 8005596:	4602      	mov	r2, r0
 8005598:	460b      	mov	r3, r1
 800559a:	4621      	mov	r1, r4
 800559c:	1a51      	subs	r1, r2, r1
 800559e:	62b9      	str	r1, [r7, #40]	@ 0x28
 80055a0:	4629      	mov	r1, r5
 80055a2:	eb63 0301 	sbc.w	r3, r3, r1
 80055a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055a8:	f04f 0200 	mov.w	r2, #0
 80055ac:	f04f 0300 	mov.w	r3, #0
 80055b0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80055b4:	4649      	mov	r1, r9
 80055b6:	018b      	lsls	r3, r1, #6
 80055b8:	4641      	mov	r1, r8
 80055ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80055be:	4641      	mov	r1, r8
 80055c0:	018a      	lsls	r2, r1, #6
 80055c2:	4641      	mov	r1, r8
 80055c4:	ebb2 0a01 	subs.w	sl, r2, r1
 80055c8:	4649      	mov	r1, r9
 80055ca:	eb63 0b01 	sbc.w	fp, r3, r1
 80055ce:	f04f 0200 	mov.w	r2, #0
 80055d2:	f04f 0300 	mov.w	r3, #0
 80055d6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80055da:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80055de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055e2:	4692      	mov	sl, r2
 80055e4:	469b      	mov	fp, r3
 80055e6:	4623      	mov	r3, r4
 80055e8:	eb1a 0303 	adds.w	r3, sl, r3
 80055ec:	623b      	str	r3, [r7, #32]
 80055ee:	462b      	mov	r3, r5
 80055f0:	eb4b 0303 	adc.w	r3, fp, r3
 80055f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80055f6:	f04f 0200 	mov.w	r2, #0
 80055fa:	f04f 0300 	mov.w	r3, #0
 80055fe:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005602:	4629      	mov	r1, r5
 8005604:	028b      	lsls	r3, r1, #10
 8005606:	4621      	mov	r1, r4
 8005608:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800560c:	4621      	mov	r1, r4
 800560e:	028a      	lsls	r2, r1, #10
 8005610:	4610      	mov	r0, r2
 8005612:	4619      	mov	r1, r3
 8005614:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005618:	2200      	movs	r2, #0
 800561a:	673b      	str	r3, [r7, #112]	@ 0x70
 800561c:	677a      	str	r2, [r7, #116]	@ 0x74
 800561e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8005622:	f7fb fae1 	bl	8000be8 <__aeabi_uldivmod>
 8005626:	4602      	mov	r2, r0
 8005628:	460b      	mov	r3, r1
 800562a:	4613      	mov	r3, r2
 800562c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005630:	4b41      	ldr	r3, [pc, #260]	@ (8005738 <HAL_RCC_GetSysClockFreq+0x354>)
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	0c1b      	lsrs	r3, r3, #16
 8005636:	f003 0303 	and.w	r3, r3, #3
 800563a:	3301      	adds	r3, #1
 800563c:	005b      	lsls	r3, r3, #1
 800563e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8005642:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005646:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800564a:	fbb2 f3f3 	udiv	r3, r2, r3
 800564e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005652:	e0eb      	b.n	800582c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005654:	4b38      	ldr	r3, [pc, #224]	@ (8005738 <HAL_RCC_GetSysClockFreq+0x354>)
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800565c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005660:	4b35      	ldr	r3, [pc, #212]	@ (8005738 <HAL_RCC_GetSysClockFreq+0x354>)
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d06b      	beq.n	8005744 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800566c:	4b32      	ldr	r3, [pc, #200]	@ (8005738 <HAL_RCC_GetSysClockFreq+0x354>)
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	099b      	lsrs	r3, r3, #6
 8005672:	2200      	movs	r2, #0
 8005674:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005676:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005678:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800567a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800567e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005680:	2300      	movs	r3, #0
 8005682:	667b      	str	r3, [r7, #100]	@ 0x64
 8005684:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005688:	4622      	mov	r2, r4
 800568a:	462b      	mov	r3, r5
 800568c:	f04f 0000 	mov.w	r0, #0
 8005690:	f04f 0100 	mov.w	r1, #0
 8005694:	0159      	lsls	r1, r3, #5
 8005696:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800569a:	0150      	lsls	r0, r2, #5
 800569c:	4602      	mov	r2, r0
 800569e:	460b      	mov	r3, r1
 80056a0:	4621      	mov	r1, r4
 80056a2:	1a51      	subs	r1, r2, r1
 80056a4:	61b9      	str	r1, [r7, #24]
 80056a6:	4629      	mov	r1, r5
 80056a8:	eb63 0301 	sbc.w	r3, r3, r1
 80056ac:	61fb      	str	r3, [r7, #28]
 80056ae:	f04f 0200 	mov.w	r2, #0
 80056b2:	f04f 0300 	mov.w	r3, #0
 80056b6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80056ba:	4659      	mov	r1, fp
 80056bc:	018b      	lsls	r3, r1, #6
 80056be:	4651      	mov	r1, sl
 80056c0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80056c4:	4651      	mov	r1, sl
 80056c6:	018a      	lsls	r2, r1, #6
 80056c8:	4651      	mov	r1, sl
 80056ca:	ebb2 0801 	subs.w	r8, r2, r1
 80056ce:	4659      	mov	r1, fp
 80056d0:	eb63 0901 	sbc.w	r9, r3, r1
 80056d4:	f04f 0200 	mov.w	r2, #0
 80056d8:	f04f 0300 	mov.w	r3, #0
 80056dc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80056e0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80056e4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80056e8:	4690      	mov	r8, r2
 80056ea:	4699      	mov	r9, r3
 80056ec:	4623      	mov	r3, r4
 80056ee:	eb18 0303 	adds.w	r3, r8, r3
 80056f2:	613b      	str	r3, [r7, #16]
 80056f4:	462b      	mov	r3, r5
 80056f6:	eb49 0303 	adc.w	r3, r9, r3
 80056fa:	617b      	str	r3, [r7, #20]
 80056fc:	f04f 0200 	mov.w	r2, #0
 8005700:	f04f 0300 	mov.w	r3, #0
 8005704:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005708:	4629      	mov	r1, r5
 800570a:	024b      	lsls	r3, r1, #9
 800570c:	4621      	mov	r1, r4
 800570e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005712:	4621      	mov	r1, r4
 8005714:	024a      	lsls	r2, r1, #9
 8005716:	4610      	mov	r0, r2
 8005718:	4619      	mov	r1, r3
 800571a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800571e:	2200      	movs	r2, #0
 8005720:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005722:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005724:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005728:	f7fb fa5e 	bl	8000be8 <__aeabi_uldivmod>
 800572c:	4602      	mov	r2, r0
 800572e:	460b      	mov	r3, r1
 8005730:	4613      	mov	r3, r2
 8005732:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005736:	e065      	b.n	8005804 <HAL_RCC_GetSysClockFreq+0x420>
 8005738:	40023800 	.word	0x40023800
 800573c:	00f42400 	.word	0x00f42400
 8005740:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005744:	4b3d      	ldr	r3, [pc, #244]	@ (800583c <HAL_RCC_GetSysClockFreq+0x458>)
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	099b      	lsrs	r3, r3, #6
 800574a:	2200      	movs	r2, #0
 800574c:	4618      	mov	r0, r3
 800574e:	4611      	mov	r1, r2
 8005750:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005754:	653b      	str	r3, [r7, #80]	@ 0x50
 8005756:	2300      	movs	r3, #0
 8005758:	657b      	str	r3, [r7, #84]	@ 0x54
 800575a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800575e:	4642      	mov	r2, r8
 8005760:	464b      	mov	r3, r9
 8005762:	f04f 0000 	mov.w	r0, #0
 8005766:	f04f 0100 	mov.w	r1, #0
 800576a:	0159      	lsls	r1, r3, #5
 800576c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005770:	0150      	lsls	r0, r2, #5
 8005772:	4602      	mov	r2, r0
 8005774:	460b      	mov	r3, r1
 8005776:	4641      	mov	r1, r8
 8005778:	1a51      	subs	r1, r2, r1
 800577a:	60b9      	str	r1, [r7, #8]
 800577c:	4649      	mov	r1, r9
 800577e:	eb63 0301 	sbc.w	r3, r3, r1
 8005782:	60fb      	str	r3, [r7, #12]
 8005784:	f04f 0200 	mov.w	r2, #0
 8005788:	f04f 0300 	mov.w	r3, #0
 800578c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005790:	4659      	mov	r1, fp
 8005792:	018b      	lsls	r3, r1, #6
 8005794:	4651      	mov	r1, sl
 8005796:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800579a:	4651      	mov	r1, sl
 800579c:	018a      	lsls	r2, r1, #6
 800579e:	4651      	mov	r1, sl
 80057a0:	1a54      	subs	r4, r2, r1
 80057a2:	4659      	mov	r1, fp
 80057a4:	eb63 0501 	sbc.w	r5, r3, r1
 80057a8:	f04f 0200 	mov.w	r2, #0
 80057ac:	f04f 0300 	mov.w	r3, #0
 80057b0:	00eb      	lsls	r3, r5, #3
 80057b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057b6:	00e2      	lsls	r2, r4, #3
 80057b8:	4614      	mov	r4, r2
 80057ba:	461d      	mov	r5, r3
 80057bc:	4643      	mov	r3, r8
 80057be:	18e3      	adds	r3, r4, r3
 80057c0:	603b      	str	r3, [r7, #0]
 80057c2:	464b      	mov	r3, r9
 80057c4:	eb45 0303 	adc.w	r3, r5, r3
 80057c8:	607b      	str	r3, [r7, #4]
 80057ca:	f04f 0200 	mov.w	r2, #0
 80057ce:	f04f 0300 	mov.w	r3, #0
 80057d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80057d6:	4629      	mov	r1, r5
 80057d8:	028b      	lsls	r3, r1, #10
 80057da:	4621      	mov	r1, r4
 80057dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80057e0:	4621      	mov	r1, r4
 80057e2:	028a      	lsls	r2, r1, #10
 80057e4:	4610      	mov	r0, r2
 80057e6:	4619      	mov	r1, r3
 80057e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057ec:	2200      	movs	r2, #0
 80057ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057f0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80057f2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80057f6:	f7fb f9f7 	bl	8000be8 <__aeabi_uldivmod>
 80057fa:	4602      	mov	r2, r0
 80057fc:	460b      	mov	r3, r1
 80057fe:	4613      	mov	r3, r2
 8005800:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005804:	4b0d      	ldr	r3, [pc, #52]	@ (800583c <HAL_RCC_GetSysClockFreq+0x458>)
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	0f1b      	lsrs	r3, r3, #28
 800580a:	f003 0307 	and.w	r3, r3, #7
 800580e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8005812:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005816:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800581a:	fbb2 f3f3 	udiv	r3, r2, r3
 800581e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005822:	e003      	b.n	800582c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005824:	4b06      	ldr	r3, [pc, #24]	@ (8005840 <HAL_RCC_GetSysClockFreq+0x45c>)
 8005826:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800582a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800582c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005830:	4618      	mov	r0, r3
 8005832:	37b8      	adds	r7, #184	@ 0xb8
 8005834:	46bd      	mov	sp, r7
 8005836:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800583a:	bf00      	nop
 800583c:	40023800 	.word	0x40023800
 8005840:	00f42400 	.word	0x00f42400

08005844 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d101      	bne.n	8005856 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e28d      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0301 	and.w	r3, r3, #1
 800585e:	2b00      	cmp	r3, #0
 8005860:	f000 8083 	beq.w	800596a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005864:	4b94      	ldr	r3, [pc, #592]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	f003 030c 	and.w	r3, r3, #12
 800586c:	2b04      	cmp	r3, #4
 800586e:	d019      	beq.n	80058a4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005870:	4b91      	ldr	r3, [pc, #580]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f003 030c 	and.w	r3, r3, #12
        || \
 8005878:	2b08      	cmp	r3, #8
 800587a:	d106      	bne.n	800588a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800587c:	4b8e      	ldr	r3, [pc, #568]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005884:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005888:	d00c      	beq.n	80058a4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800588a:	4b8b      	ldr	r3, [pc, #556]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005892:	2b0c      	cmp	r3, #12
 8005894:	d112      	bne.n	80058bc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005896:	4b88      	ldr	r3, [pc, #544]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800589e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058a2:	d10b      	bne.n	80058bc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058a4:	4b84      	ldr	r3, [pc, #528]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d05b      	beq.n	8005968 <HAL_RCC_OscConfig+0x124>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d157      	bne.n	8005968 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e25a      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058c4:	d106      	bne.n	80058d4 <HAL_RCC_OscConfig+0x90>
 80058c6:	4b7c      	ldr	r3, [pc, #496]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a7b      	ldr	r2, [pc, #492]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80058cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058d0:	6013      	str	r3, [r2, #0]
 80058d2:	e01d      	b.n	8005910 <HAL_RCC_OscConfig+0xcc>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80058dc:	d10c      	bne.n	80058f8 <HAL_RCC_OscConfig+0xb4>
 80058de:	4b76      	ldr	r3, [pc, #472]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a75      	ldr	r2, [pc, #468]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80058e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058e8:	6013      	str	r3, [r2, #0]
 80058ea:	4b73      	ldr	r3, [pc, #460]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a72      	ldr	r2, [pc, #456]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80058f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058f4:	6013      	str	r3, [r2, #0]
 80058f6:	e00b      	b.n	8005910 <HAL_RCC_OscConfig+0xcc>
 80058f8:	4b6f      	ldr	r3, [pc, #444]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a6e      	ldr	r2, [pc, #440]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80058fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005902:	6013      	str	r3, [r2, #0]
 8005904:	4b6c      	ldr	r3, [pc, #432]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a6b      	ldr	r2, [pc, #428]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 800590a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800590e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d013      	beq.n	8005940 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005918:	f7fd fb8a 	bl	8003030 <HAL_GetTick>
 800591c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800591e:	e008      	b.n	8005932 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005920:	f7fd fb86 	bl	8003030 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b64      	cmp	r3, #100	@ 0x64
 800592c:	d901      	bls.n	8005932 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e21f      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005932:	4b61      	ldr	r3, [pc, #388]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d0f0      	beq.n	8005920 <HAL_RCC_OscConfig+0xdc>
 800593e:	e014      	b.n	800596a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005940:	f7fd fb76 	bl	8003030 <HAL_GetTick>
 8005944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005946:	e008      	b.n	800595a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005948:	f7fd fb72 	bl	8003030 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	2b64      	cmp	r3, #100	@ 0x64
 8005954:	d901      	bls.n	800595a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e20b      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800595a:	4b57      	ldr	r3, [pc, #348]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1f0      	bne.n	8005948 <HAL_RCC_OscConfig+0x104>
 8005966:	e000      	b.n	800596a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005968:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	2b00      	cmp	r3, #0
 8005974:	d06f      	beq.n	8005a56 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005976:	4b50      	ldr	r3, [pc, #320]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f003 030c 	and.w	r3, r3, #12
 800597e:	2b00      	cmp	r3, #0
 8005980:	d017      	beq.n	80059b2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005982:	4b4d      	ldr	r3, [pc, #308]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f003 030c 	and.w	r3, r3, #12
        || \
 800598a:	2b08      	cmp	r3, #8
 800598c:	d105      	bne.n	800599a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800598e:	4b4a      	ldr	r3, [pc, #296]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005996:	2b00      	cmp	r3, #0
 8005998:	d00b      	beq.n	80059b2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800599a:	4b47      	ldr	r3, [pc, #284]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80059a2:	2b0c      	cmp	r3, #12
 80059a4:	d11c      	bne.n	80059e0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059a6:	4b44      	ldr	r3, [pc, #272]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d116      	bne.n	80059e0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059b2:	4b41      	ldr	r3, [pc, #260]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d005      	beq.n	80059ca <HAL_RCC_OscConfig+0x186>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d001      	beq.n	80059ca <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e1d3      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059ca:	4b3b      	ldr	r3, [pc, #236]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	00db      	lsls	r3, r3, #3
 80059d8:	4937      	ldr	r1, [pc, #220]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 80059da:	4313      	orrs	r3, r2
 80059dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059de:	e03a      	b.n	8005a56 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d020      	beq.n	8005a2a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059e8:	4b34      	ldr	r3, [pc, #208]	@ (8005abc <HAL_RCC_OscConfig+0x278>)
 80059ea:	2201      	movs	r2, #1
 80059ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ee:	f7fd fb1f 	bl	8003030 <HAL_GetTick>
 80059f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059f4:	e008      	b.n	8005a08 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059f6:	f7fd fb1b 	bl	8003030 <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d901      	bls.n	8005a08 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005a04:	2303      	movs	r3, #3
 8005a06:	e1b4      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a08:	4b2b      	ldr	r3, [pc, #172]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 0302 	and.w	r3, r3, #2
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d0f0      	beq.n	80059f6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a14:	4b28      	ldr	r3, [pc, #160]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	691b      	ldr	r3, [r3, #16]
 8005a20:	00db      	lsls	r3, r3, #3
 8005a22:	4925      	ldr	r1, [pc, #148]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005a24:	4313      	orrs	r3, r2
 8005a26:	600b      	str	r3, [r1, #0]
 8005a28:	e015      	b.n	8005a56 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a2a:	4b24      	ldr	r3, [pc, #144]	@ (8005abc <HAL_RCC_OscConfig+0x278>)
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a30:	f7fd fafe 	bl	8003030 <HAL_GetTick>
 8005a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a36:	e008      	b.n	8005a4a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a38:	f7fd fafa 	bl	8003030 <HAL_GetTick>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d901      	bls.n	8005a4a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e193      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0302 	and.w	r3, r3, #2
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d1f0      	bne.n	8005a38 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 0308 	and.w	r3, r3, #8
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d036      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	695b      	ldr	r3, [r3, #20]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d016      	beq.n	8005a98 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a6a:	4b15      	ldr	r3, [pc, #84]	@ (8005ac0 <HAL_RCC_OscConfig+0x27c>)
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a70:	f7fd fade 	bl	8003030 <HAL_GetTick>
 8005a74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a76:	e008      	b.n	8005a8a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a78:	f7fd fada 	bl	8003030 <HAL_GetTick>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d901      	bls.n	8005a8a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005a86:	2303      	movs	r3, #3
 8005a88:	e173      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8005ab8 <HAL_RCC_OscConfig+0x274>)
 8005a8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a8e:	f003 0302 	and.w	r3, r3, #2
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d0f0      	beq.n	8005a78 <HAL_RCC_OscConfig+0x234>
 8005a96:	e01b      	b.n	8005ad0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a98:	4b09      	ldr	r3, [pc, #36]	@ (8005ac0 <HAL_RCC_OscConfig+0x27c>)
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a9e:	f7fd fac7 	bl	8003030 <HAL_GetTick>
 8005aa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005aa4:	e00e      	b.n	8005ac4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005aa6:	f7fd fac3 	bl	8003030 <HAL_GetTick>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	1ad3      	subs	r3, r2, r3
 8005ab0:	2b02      	cmp	r3, #2
 8005ab2:	d907      	bls.n	8005ac4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e15c      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
 8005ab8:	40023800 	.word	0x40023800
 8005abc:	42470000 	.word	0x42470000
 8005ac0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ac4:	4b8a      	ldr	r3, [pc, #552]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005ac6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d1ea      	bne.n	8005aa6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 0304 	and.w	r3, r3, #4
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f000 8097 	beq.w	8005c0c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ae2:	4b83      	ldr	r3, [pc, #524]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d10f      	bne.n	8005b0e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aee:	2300      	movs	r3, #0
 8005af0:	60bb      	str	r3, [r7, #8]
 8005af2:	4b7f      	ldr	r3, [pc, #508]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af6:	4a7e      	ldr	r2, [pc, #504]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005af8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005afc:	6413      	str	r3, [r2, #64]	@ 0x40
 8005afe:	4b7c      	ldr	r3, [pc, #496]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b06:	60bb      	str	r3, [r7, #8]
 8005b08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b0e:	4b79      	ldr	r3, [pc, #484]	@ (8005cf4 <HAL_RCC_OscConfig+0x4b0>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d118      	bne.n	8005b4c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b1a:	4b76      	ldr	r3, [pc, #472]	@ (8005cf4 <HAL_RCC_OscConfig+0x4b0>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a75      	ldr	r2, [pc, #468]	@ (8005cf4 <HAL_RCC_OscConfig+0x4b0>)
 8005b20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b26:	f7fd fa83 	bl	8003030 <HAL_GetTick>
 8005b2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b2c:	e008      	b.n	8005b40 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b2e:	f7fd fa7f 	bl	8003030 <HAL_GetTick>
 8005b32:	4602      	mov	r2, r0
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	1ad3      	subs	r3, r2, r3
 8005b38:	2b02      	cmp	r3, #2
 8005b3a:	d901      	bls.n	8005b40 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e118      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b40:	4b6c      	ldr	r3, [pc, #432]	@ (8005cf4 <HAL_RCC_OscConfig+0x4b0>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d0f0      	beq.n	8005b2e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d106      	bne.n	8005b62 <HAL_RCC_OscConfig+0x31e>
 8005b54:	4b66      	ldr	r3, [pc, #408]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005b56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b58:	4a65      	ldr	r2, [pc, #404]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005b5a:	f043 0301 	orr.w	r3, r3, #1
 8005b5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b60:	e01c      	b.n	8005b9c <HAL_RCC_OscConfig+0x358>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	2b05      	cmp	r3, #5
 8005b68:	d10c      	bne.n	8005b84 <HAL_RCC_OscConfig+0x340>
 8005b6a:	4b61      	ldr	r3, [pc, #388]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b6e:	4a60      	ldr	r2, [pc, #384]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005b70:	f043 0304 	orr.w	r3, r3, #4
 8005b74:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b76:	4b5e      	ldr	r3, [pc, #376]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b7a:	4a5d      	ldr	r2, [pc, #372]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005b7c:	f043 0301 	orr.w	r3, r3, #1
 8005b80:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b82:	e00b      	b.n	8005b9c <HAL_RCC_OscConfig+0x358>
 8005b84:	4b5a      	ldr	r3, [pc, #360]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005b86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b88:	4a59      	ldr	r2, [pc, #356]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005b8a:	f023 0301 	bic.w	r3, r3, #1
 8005b8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b90:	4b57      	ldr	r3, [pc, #348]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005b92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b94:	4a56      	ldr	r2, [pc, #344]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005b96:	f023 0304 	bic.w	r3, r3, #4
 8005b9a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d015      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba4:	f7fd fa44 	bl	8003030 <HAL_GetTick>
 8005ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005baa:	e00a      	b.n	8005bc2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bac:	f7fd fa40 	bl	8003030 <HAL_GetTick>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d901      	bls.n	8005bc2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e0d7      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bc2:	4b4b      	ldr	r3, [pc, #300]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bc6:	f003 0302 	and.w	r3, r3, #2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d0ee      	beq.n	8005bac <HAL_RCC_OscConfig+0x368>
 8005bce:	e014      	b.n	8005bfa <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bd0:	f7fd fa2e 	bl	8003030 <HAL_GetTick>
 8005bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bd6:	e00a      	b.n	8005bee <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bd8:	f7fd fa2a 	bl	8003030 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e0c1      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bee:	4b40      	ldr	r3, [pc, #256]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005bf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bf2:	f003 0302 	and.w	r3, r3, #2
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d1ee      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005bfa:	7dfb      	ldrb	r3, [r7, #23]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d105      	bne.n	8005c0c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c00:	4b3b      	ldr	r3, [pc, #236]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c04:	4a3a      	ldr	r2, [pc, #232]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005c06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c0a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	699b      	ldr	r3, [r3, #24]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	f000 80ad 	beq.w	8005d70 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c16:	4b36      	ldr	r3, [pc, #216]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f003 030c 	and.w	r3, r3, #12
 8005c1e:	2b08      	cmp	r3, #8
 8005c20:	d060      	beq.n	8005ce4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d145      	bne.n	8005cb6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c2a:	4b33      	ldr	r3, [pc, #204]	@ (8005cf8 <HAL_RCC_OscConfig+0x4b4>)
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c30:	f7fd f9fe 	bl	8003030 <HAL_GetTick>
 8005c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c36:	e008      	b.n	8005c4a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c38:	f7fd f9fa 	bl	8003030 <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d901      	bls.n	8005c4a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e093      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c4a:	4b29      	ldr	r3, [pc, #164]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1f0      	bne.n	8005c38 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	69da      	ldr	r2, [r3, #28]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	431a      	orrs	r2, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c64:	019b      	lsls	r3, r3, #6
 8005c66:	431a      	orrs	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c6c:	085b      	lsrs	r3, r3, #1
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	041b      	lsls	r3, r3, #16
 8005c72:	431a      	orrs	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c78:	061b      	lsls	r3, r3, #24
 8005c7a:	431a      	orrs	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c80:	071b      	lsls	r3, r3, #28
 8005c82:	491b      	ldr	r1, [pc, #108]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005c84:	4313      	orrs	r3, r2
 8005c86:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c88:	4b1b      	ldr	r3, [pc, #108]	@ (8005cf8 <HAL_RCC_OscConfig+0x4b4>)
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c8e:	f7fd f9cf 	bl	8003030 <HAL_GetTick>
 8005c92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c94:	e008      	b.n	8005ca8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c96:	f7fd f9cb 	bl	8003030 <HAL_GetTick>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d901      	bls.n	8005ca8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e064      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ca8:	4b11      	ldr	r3, [pc, #68]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d0f0      	beq.n	8005c96 <HAL_RCC_OscConfig+0x452>
 8005cb4:	e05c      	b.n	8005d70 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cb6:	4b10      	ldr	r3, [pc, #64]	@ (8005cf8 <HAL_RCC_OscConfig+0x4b4>)
 8005cb8:	2200      	movs	r2, #0
 8005cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cbc:	f7fd f9b8 	bl	8003030 <HAL_GetTick>
 8005cc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cc2:	e008      	b.n	8005cd6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cc4:	f7fd f9b4 	bl	8003030 <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e04d      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cd6:	4b06      	ldr	r3, [pc, #24]	@ (8005cf0 <HAL_RCC_OscConfig+0x4ac>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d1f0      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x480>
 8005ce2:	e045      	b.n	8005d70 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d107      	bne.n	8005cfc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e040      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
 8005cf0:	40023800 	.word	0x40023800
 8005cf4:	40007000 	.word	0x40007000
 8005cf8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005cfc:	4b1f      	ldr	r3, [pc, #124]	@ (8005d7c <HAL_RCC_OscConfig+0x538>)
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	699b      	ldr	r3, [r3, #24]
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d030      	beq.n	8005d6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d129      	bne.n	8005d6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d122      	bne.n	8005d6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005d32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d119      	bne.n	8005d6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d42:	085b      	lsrs	r3, r3, #1
 8005d44:	3b01      	subs	r3, #1
 8005d46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d10f      	bne.n	8005d6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d107      	bne.n	8005d6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d66:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d001      	beq.n	8005d70 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e000      	b.n	8005d72 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3718      	adds	r7, #24
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	40023800 	.word	0x40023800

08005d80 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d101      	bne.n	8005d92 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e073      	b.n	8005e7a <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	7f5b      	ldrb	r3, [r3, #29]
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d105      	bne.n	8005da8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7fc f922 	bl	8001fec <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2202      	movs	r2, #2
 8005dac:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	f003 0310 	and.w	r3, r3, #16
 8005db8:	2b10      	cmp	r3, #16
 8005dba:	d055      	beq.n	8005e68 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	22ca      	movs	r2, #202	@ 0xca
 8005dc2:	625a      	str	r2, [r3, #36]	@ 0x24
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2253      	movs	r2, #83	@ 0x53
 8005dca:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f000 fa49 	bl	8006264 <RTC_EnterInitMode>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005dd6:	7bfb      	ldrb	r3, [r7, #15]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d12c      	bne.n	8005e36 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	6812      	ldr	r2, [r2, #0]
 8005de6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005dea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dee:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	6899      	ldr	r1, [r3, #8]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685a      	ldr	r2, [r3, #4]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	431a      	orrs	r2, r3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	695b      	ldr	r3, [r3, #20]
 8005e04:	431a      	orrs	r2, r3
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	430a      	orrs	r2, r1
 8005e0c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	68d2      	ldr	r2, [r2, #12]
 8005e16:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6919      	ldr	r1, [r3, #16]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	041a      	lsls	r2, r3, #16
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 fa50 	bl	80062d2 <RTC_ExitInitMode>
 8005e32:	4603      	mov	r3, r0
 8005e34:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005e36:	7bfb      	ldrb	r3, [r7, #15]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d110      	bne.n	8005e5e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005e4a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	699a      	ldr	r2, [r3, #24]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	430a      	orrs	r2, r1
 8005e5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	22ff      	movs	r2, #255	@ 0xff
 8005e64:	625a      	str	r2, [r3, #36]	@ 0x24
 8005e66:	e001      	b.n	8005e6c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005e6c:	7bfb      	ldrb	r3, [r7, #15]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d102      	bne.n	8005e78 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3710      	adds	r7, #16
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}

08005e82 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005e82:	b590      	push	{r4, r7, lr}
 8005e84:	b087      	sub	sp, #28
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	60f8      	str	r0, [r7, #12]
 8005e8a:	60b9      	str	r1, [r7, #8]
 8005e8c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	7f1b      	ldrb	r3, [r3, #28]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d101      	bne.n	8005e9e <HAL_RTC_SetTime+0x1c>
 8005e9a:	2302      	movs	r3, #2
 8005e9c:	e087      	b.n	8005fae <HAL_RTC_SetTime+0x12c>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2202      	movs	r2, #2
 8005ea8:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d126      	bne.n	8005efe <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d102      	bne.n	8005ec4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f000 fa27 	bl	800631c <RTC_ByteToBcd2>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	785b      	ldrb	r3, [r3, #1]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 fa20 	bl	800631c <RTC_ByteToBcd2>
 8005edc:	4603      	mov	r3, r0
 8005ede:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005ee0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	789b      	ldrb	r3, [r3, #2]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f000 fa18 	bl	800631c <RTC_ByteToBcd2>
 8005eec:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005eee:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	78db      	ldrb	r3, [r3, #3]
 8005ef6:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	617b      	str	r3, [r7, #20]
 8005efc:	e018      	b.n	8005f30 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d102      	bne.n	8005f12 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	785b      	ldrb	r3, [r3, #1]
 8005f1c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005f1e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005f24:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	78db      	ldrb	r3, [r3, #3]
 8005f2a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	22ca      	movs	r2, #202	@ 0xca
 8005f36:	625a      	str	r2, [r3, #36]	@ 0x24
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2253      	movs	r2, #83	@ 0x53
 8005f3e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005f40:	68f8      	ldr	r0, [r7, #12]
 8005f42:	f000 f98f 	bl	8006264 <RTC_EnterInitMode>
 8005f46:	4603      	mov	r3, r0
 8005f48:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005f4a:	7cfb      	ldrb	r3, [r7, #19]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d120      	bne.n	8005f92 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005f5a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005f5e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	689a      	ldr	r2, [r3, #8]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005f6e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6899      	ldr	r1, [r3, #8]
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	68da      	ldr	r2, [r3, #12]
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	431a      	orrs	r2, r3
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	430a      	orrs	r2, r1
 8005f86:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	f000 f9a2 	bl	80062d2 <RTC_ExitInitMode>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005f92:	7cfb      	ldrb	r3, [r7, #19]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d102      	bne.n	8005f9e <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	22ff      	movs	r2, #255	@ 0xff
 8005fa4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	771a      	strb	r2, [r3, #28]

  return status;
 8005fac:	7cfb      	ldrb	r3, [r7, #19]
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	371c      	adds	r7, #28
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd90      	pop	{r4, r7, pc}

08005fb6 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b086      	sub	sp, #24
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	60f8      	str	r0, [r7, #12]
 8005fbe:	60b9      	str	r1, [r7, #8]
 8005fc0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005fe8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005fec:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	0c1b      	lsrs	r3, r3, #16
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ff8:	b2da      	uxtb	r2, r3
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	0a1b      	lsrs	r3, r3, #8
 8006002:	b2db      	uxtb	r3, r3
 8006004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006008:	b2da      	uxtb	r2, r3
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	b2db      	uxtb	r3, r3
 8006012:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006016:	b2da      	uxtb	r2, r3
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	0d9b      	lsrs	r3, r3, #22
 8006020:	b2db      	uxtb	r3, r3
 8006022:	f003 0301 	and.w	r3, r3, #1
 8006026:	b2da      	uxtb	r2, r3
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d11a      	bne.n	8006068 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	4618      	mov	r0, r3
 8006038:	f000 f98e 	bl	8006358 <RTC_Bcd2ToByte>
 800603c:	4603      	mov	r3, r0
 800603e:	461a      	mov	r2, r3
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	785b      	ldrb	r3, [r3, #1]
 8006048:	4618      	mov	r0, r3
 800604a:	f000 f985 	bl	8006358 <RTC_Bcd2ToByte>
 800604e:	4603      	mov	r3, r0
 8006050:	461a      	mov	r2, r3
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	789b      	ldrb	r3, [r3, #2]
 800605a:	4618      	mov	r0, r3
 800605c:	f000 f97c 	bl	8006358 <RTC_Bcd2ToByte>
 8006060:	4603      	mov	r3, r0
 8006062:	461a      	mov	r2, r3
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3718      	adds	r7, #24
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006072:	b590      	push	{r4, r7, lr}
 8006074:	b087      	sub	sp, #28
 8006076:	af00      	add	r7, sp, #0
 8006078:	60f8      	str	r0, [r7, #12]
 800607a:	60b9      	str	r1, [r7, #8]
 800607c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800607e:	2300      	movs	r3, #0
 8006080:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	7f1b      	ldrb	r3, [r3, #28]
 8006086:	2b01      	cmp	r3, #1
 8006088:	d101      	bne.n	800608e <HAL_RTC_SetDate+0x1c>
 800608a:	2302      	movs	r3, #2
 800608c:	e071      	b.n	8006172 <HAL_RTC_SetDate+0x100>
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2201      	movs	r2, #1
 8006092:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2202      	movs	r2, #2
 8006098:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d10e      	bne.n	80060be <HAL_RTC_SetDate+0x4c>
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	785b      	ldrb	r3, [r3, #1]
 80060a4:	f003 0310 	and.w	r3, r3, #16
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d008      	beq.n	80060be <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	785b      	ldrb	r3, [r3, #1]
 80060b0:	f023 0310 	bic.w	r3, r3, #16
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	330a      	adds	r3, #10
 80060b8:	b2da      	uxtb	r2, r3
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d11c      	bne.n	80060fe <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	78db      	ldrb	r3, [r3, #3]
 80060c8:	4618      	mov	r0, r3
 80060ca:	f000 f927 	bl	800631c <RTC_ByteToBcd2>
 80060ce:	4603      	mov	r3, r0
 80060d0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	785b      	ldrb	r3, [r3, #1]
 80060d6:	4618      	mov	r0, r3
 80060d8:	f000 f920 	bl	800631c <RTC_ByteToBcd2>
 80060dc:	4603      	mov	r3, r0
 80060de:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80060e0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	789b      	ldrb	r3, [r3, #2]
 80060e6:	4618      	mov	r0, r3
 80060e8:	f000 f918 	bl	800631c <RTC_ByteToBcd2>
 80060ec:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80060ee:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	781b      	ldrb	r3, [r3, #0]
 80060f6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80060f8:	4313      	orrs	r3, r2
 80060fa:	617b      	str	r3, [r7, #20]
 80060fc:	e00e      	b.n	800611c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	78db      	ldrb	r3, [r3, #3]
 8006102:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	785b      	ldrb	r3, [r3, #1]
 8006108:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800610a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006110:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	781b      	ldrb	r3, [r3, #0]
 8006116:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006118:	4313      	orrs	r3, r2
 800611a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	22ca      	movs	r2, #202	@ 0xca
 8006122:	625a      	str	r2, [r3, #36]	@ 0x24
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2253      	movs	r2, #83	@ 0x53
 800612a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800612c:	68f8      	ldr	r0, [r7, #12]
 800612e:	f000 f899 	bl	8006264 <RTC_EnterInitMode>
 8006132:	4603      	mov	r3, r0
 8006134:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006136:	7cfb      	ldrb	r3, [r7, #19]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d10c      	bne.n	8006156 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006146:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800614a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f000 f8c0 	bl	80062d2 <RTC_ExitInitMode>
 8006152:	4603      	mov	r3, r0
 8006154:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006156:	7cfb      	ldrb	r3, [r7, #19]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d102      	bne.n	8006162 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2201      	movs	r2, #1
 8006160:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	22ff      	movs	r2, #255	@ 0xff
 8006168:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2200      	movs	r2, #0
 800616e:	771a      	strb	r2, [r3, #28]

  return status;
 8006170:	7cfb      	ldrb	r3, [r7, #19]
}
 8006172:	4618      	mov	r0, r3
 8006174:	371c      	adds	r7, #28
 8006176:	46bd      	mov	sp, r7
 8006178:	bd90      	pop	{r4, r7, pc}

0800617a <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800617a:	b580      	push	{r7, lr}
 800617c:	b086      	sub	sp, #24
 800617e:	af00      	add	r7, sp, #0
 8006180:	60f8      	str	r0, [r7, #12]
 8006182:	60b9      	str	r1, [r7, #8]
 8006184:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006186:	2300      	movs	r3, #0
 8006188:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006194:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006198:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	0c1b      	lsrs	r3, r3, #16
 800619e:	b2da      	uxtb	r2, r3
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	0a1b      	lsrs	r3, r3, #8
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	f003 031f 	and.w	r3, r3, #31
 80061ae:	b2da      	uxtb	r2, r3
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061bc:	b2da      	uxtb	r2, r3
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	0b5b      	lsrs	r3, r3, #13
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	f003 0307 	and.w	r3, r3, #7
 80061cc:	b2da      	uxtb	r2, r3
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d11a      	bne.n	800620e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	78db      	ldrb	r3, [r3, #3]
 80061dc:	4618      	mov	r0, r3
 80061de:	f000 f8bb 	bl	8006358 <RTC_Bcd2ToByte>
 80061e2:	4603      	mov	r3, r0
 80061e4:	461a      	mov	r2, r3
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	785b      	ldrb	r3, [r3, #1]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f000 f8b2 	bl	8006358 <RTC_Bcd2ToByte>
 80061f4:	4603      	mov	r3, r0
 80061f6:	461a      	mov	r2, r3
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	789b      	ldrb	r3, [r3, #2]
 8006200:	4618      	mov	r0, r3
 8006202:	f000 f8a9 	bl	8006358 <RTC_Bcd2ToByte>
 8006206:	4603      	mov	r3, r0
 8006208:	461a      	mov	r2, r3
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3718      	adds	r7, #24
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006220:	2300      	movs	r3, #0
 8006222:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a0d      	ldr	r2, [pc, #52]	@ (8006260 <HAL_RTC_WaitForSynchro+0x48>)
 800622a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800622c:	f7fc ff00 	bl	8003030 <HAL_GetTick>
 8006230:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006232:	e009      	b.n	8006248 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006234:	f7fc fefc 	bl	8003030 <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006242:	d901      	bls.n	8006248 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e007      	b.n	8006258 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	f003 0320 	and.w	r3, r3, #32
 8006252:	2b00      	cmp	r3, #0
 8006254:	d0ee      	beq.n	8006234 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3710      	adds	r7, #16
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	00017f5f 	.word	0x00017f5f

08006264 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b084      	sub	sp, #16
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800626c:	2300      	movs	r3, #0
 800626e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006270:	2300      	movs	r3, #0
 8006272:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800627e:	2b00      	cmp	r3, #0
 8006280:	d122      	bne.n	80062c8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68da      	ldr	r2, [r3, #12]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006290:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006292:	f7fc fecd 	bl	8003030 <HAL_GetTick>
 8006296:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006298:	e00c      	b.n	80062b4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800629a:	f7fc fec9 	bl	8003030 <HAL_GetTick>
 800629e:	4602      	mov	r2, r0
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80062a8:	d904      	bls.n	80062b4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2204      	movs	r2, #4
 80062ae:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d102      	bne.n	80062c8 <RTC_EnterInitMode+0x64>
 80062c2:	7bfb      	ldrb	r3, [r7, #15]
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d1e8      	bne.n	800629a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80062c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3710      	adds	r7, #16
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80062d2:	b580      	push	{r7, lr}
 80062d4:	b084      	sub	sp, #16
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062da:	2300      	movs	r3, #0
 80062dc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68da      	ldr	r2, [r3, #12]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80062ec:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	f003 0320 	and.w	r3, r3, #32
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d10a      	bne.n	8006312 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f7ff ff8b 	bl	8006218 <HAL_RTC_WaitForSynchro>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d004      	beq.n	8006312 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2204      	movs	r2, #4
 800630c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006312:	7bfb      	ldrb	r3, [r7, #15]
}
 8006314:	4618      	mov	r0, r3
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800631c:	b480      	push	{r7}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0
 8006322:	4603      	mov	r3, r0
 8006324:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006326:	2300      	movs	r3, #0
 8006328:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800632a:	e005      	b.n	8006338 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	3301      	adds	r3, #1
 8006330:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006332:	79fb      	ldrb	r3, [r7, #7]
 8006334:	3b0a      	subs	r3, #10
 8006336:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006338:	79fb      	ldrb	r3, [r7, #7]
 800633a:	2b09      	cmp	r3, #9
 800633c:	d8f6      	bhi.n	800632c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	b2db      	uxtb	r3, r3
 8006342:	011b      	lsls	r3, r3, #4
 8006344:	b2da      	uxtb	r2, r3
 8006346:	79fb      	ldrb	r3, [r7, #7]
 8006348:	4313      	orrs	r3, r2
 800634a:	b2db      	uxtb	r3, r3
}
 800634c:	4618      	mov	r0, r3
 800634e:	3714      	adds	r7, #20
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	4603      	mov	r3, r0
 8006360:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8006362:	2300      	movs	r3, #0
 8006364:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8006366:	79fb      	ldrb	r3, [r7, #7]
 8006368:	091b      	lsrs	r3, r3, #4
 800636a:	b2db      	uxtb	r3, r3
 800636c:	461a      	mov	r2, r3
 800636e:	4613      	mov	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4413      	add	r3, r2
 8006374:	005b      	lsls	r3, r3, #1
 8006376:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	b2da      	uxtb	r2, r3
 800637c:	79fb      	ldrb	r3, [r7, #7]
 800637e:	f003 030f 	and.w	r3, r3, #15
 8006382:	b2db      	uxtb	r3, r3
 8006384:	4413      	add	r3, r2
 8006386:	b2db      	uxtb	r3, r3
}
 8006388:	4618      	mov	r0, r3
 800638a:	3714      	adds	r7, #20
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006394:	b480      	push	{r7}
 8006396:	b087      	sub	sp, #28
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80063a0:	2300      	movs	r3, #0
 80063a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	3350      	adds	r3, #80	@ 0x50
 80063aa:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	697a      	ldr	r2, [r7, #20]
 80063b2:	4413      	add	r3, r2
 80063b4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	601a      	str	r2, [r3, #0]
}
 80063bc:	bf00      	nop
 80063be:	371c      	adds	r7, #28
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b082      	sub	sp, #8
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d101      	bne.n	80063da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e07b      	b.n	80064d2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d108      	bne.n	80063f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063ea:	d009      	beq.n	8006400 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	61da      	str	r2, [r3, #28]
 80063f2:	e005      	b.n	8006400 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2200      	movs	r2, #0
 8006404:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b00      	cmp	r3, #0
 8006410:	d106      	bne.n	8006420 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f7fc fac0 	bl	80029a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2202      	movs	r2, #2
 8006424:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006436:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006448:	431a      	orrs	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68db      	ldr	r3, [r3, #12]
 800644e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006452:	431a      	orrs	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	f003 0302 	and.w	r3, r3, #2
 800645c:	431a      	orrs	r2, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	431a      	orrs	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	699b      	ldr	r3, [r3, #24]
 800646c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006470:	431a      	orrs	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	69db      	ldr	r3, [r3, #28]
 8006476:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800647a:	431a      	orrs	r2, r3
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6a1b      	ldr	r3, [r3, #32]
 8006480:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006484:	ea42 0103 	orr.w	r1, r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800648c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	430a      	orrs	r2, r1
 8006496:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	699b      	ldr	r3, [r3, #24]
 800649c:	0c1b      	lsrs	r3, r3, #16
 800649e:	f003 0104 	and.w	r1, r3, #4
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a6:	f003 0210 	and.w	r2, r3, #16
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	430a      	orrs	r2, r1
 80064b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	69da      	ldr	r2, [r3, #28]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80064c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3708      	adds	r7, #8
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}

080064da <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064da:	b580      	push	{r7, lr}
 80064dc:	b088      	sub	sp, #32
 80064de:	af00      	add	r7, sp, #0
 80064e0:	60f8      	str	r0, [r7, #12]
 80064e2:	60b9      	str	r1, [r7, #8]
 80064e4:	603b      	str	r3, [r7, #0]
 80064e6:	4613      	mov	r3, r2
 80064e8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064ea:	f7fc fda1 	bl	8003030 <HAL_GetTick>
 80064ee:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80064f0:	88fb      	ldrh	r3, [r7, #6]
 80064f2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	2b01      	cmp	r3, #1
 80064fe:	d001      	beq.n	8006504 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006500:	2302      	movs	r3, #2
 8006502:	e12a      	b.n	800675a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d002      	beq.n	8006510 <HAL_SPI_Transmit+0x36>
 800650a:	88fb      	ldrh	r3, [r7, #6]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d101      	bne.n	8006514 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e122      	b.n	800675a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800651a:	2b01      	cmp	r3, #1
 800651c:	d101      	bne.n	8006522 <HAL_SPI_Transmit+0x48>
 800651e:	2302      	movs	r3, #2
 8006520:	e11b      	b.n	800675a <HAL_SPI_Transmit+0x280>
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2201      	movs	r2, #1
 8006526:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2203      	movs	r2, #3
 800652e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	68ba      	ldr	r2, [r7, #8]
 800653c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	88fa      	ldrh	r2, [r7, #6]
 8006542:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	88fa      	ldrh	r2, [r7, #6]
 8006548:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2200      	movs	r2, #0
 800654e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2200      	movs	r2, #0
 800655a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006570:	d10f      	bne.n	8006592 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006580:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006590:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800659c:	2b40      	cmp	r3, #64	@ 0x40
 800659e:	d007      	beq.n	80065b0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065b8:	d152      	bne.n	8006660 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d002      	beq.n	80065c8 <HAL_SPI_Transmit+0xee>
 80065c2:	8b7b      	ldrh	r3, [r7, #26]
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d145      	bne.n	8006654 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065cc:	881a      	ldrh	r2, [r3, #0]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065d8:	1c9a      	adds	r2, r3, #2
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	3b01      	subs	r3, #1
 80065e6:	b29a      	uxth	r2, r3
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80065ec:	e032      	b.n	8006654 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f003 0302 	and.w	r3, r3, #2
 80065f8:	2b02      	cmp	r3, #2
 80065fa:	d112      	bne.n	8006622 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006600:	881a      	ldrh	r2, [r3, #0]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800660c:	1c9a      	adds	r2, r3, #2
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006616:	b29b      	uxth	r3, r3
 8006618:	3b01      	subs	r3, #1
 800661a:	b29a      	uxth	r2, r3
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006620:	e018      	b.n	8006654 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006622:	f7fc fd05 	bl	8003030 <HAL_GetTick>
 8006626:	4602      	mov	r2, r0
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	429a      	cmp	r2, r3
 8006630:	d803      	bhi.n	800663a <HAL_SPI_Transmit+0x160>
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006638:	d102      	bne.n	8006640 <HAL_SPI_Transmit+0x166>
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d109      	bne.n	8006654 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2200      	movs	r2, #0
 800664c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006650:	2303      	movs	r3, #3
 8006652:	e082      	b.n	800675a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006658:	b29b      	uxth	r3, r3
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1c7      	bne.n	80065ee <HAL_SPI_Transmit+0x114>
 800665e:	e053      	b.n	8006708 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d002      	beq.n	800666e <HAL_SPI_Transmit+0x194>
 8006668:	8b7b      	ldrh	r3, [r7, #26]
 800666a:	2b01      	cmp	r3, #1
 800666c:	d147      	bne.n	80066fe <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	330c      	adds	r3, #12
 8006678:	7812      	ldrb	r2, [r2, #0]
 800667a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006680:	1c5a      	adds	r2, r3, #1
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800668a:	b29b      	uxth	r3, r3
 800668c:	3b01      	subs	r3, #1
 800668e:	b29a      	uxth	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006694:	e033      	b.n	80066fe <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	f003 0302 	and.w	r3, r3, #2
 80066a0:	2b02      	cmp	r3, #2
 80066a2:	d113      	bne.n	80066cc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	330c      	adds	r3, #12
 80066ae:	7812      	ldrb	r2, [r2, #0]
 80066b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066b6:	1c5a      	adds	r2, r3, #1
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	3b01      	subs	r3, #1
 80066c4:	b29a      	uxth	r2, r3
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80066ca:	e018      	b.n	80066fe <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066cc:	f7fc fcb0 	bl	8003030 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	683a      	ldr	r2, [r7, #0]
 80066d8:	429a      	cmp	r2, r3
 80066da:	d803      	bhi.n	80066e4 <HAL_SPI_Transmit+0x20a>
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e2:	d102      	bne.n	80066ea <HAL_SPI_Transmit+0x210>
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d109      	bne.n	80066fe <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e02d      	b.n	800675a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006702:	b29b      	uxth	r3, r3
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1c6      	bne.n	8006696 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006708:	69fa      	ldr	r2, [r7, #28]
 800670a:	6839      	ldr	r1, [r7, #0]
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f000 f8b1 	bl	8006874 <SPI_EndRxTxTransaction>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d002      	beq.n	800671e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2220      	movs	r2, #32
 800671c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d10a      	bne.n	800673c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006726:	2300      	movs	r3, #0
 8006728:	617b      	str	r3, [r7, #20]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	68db      	ldr	r3, [r3, #12]
 8006730:	617b      	str	r3, [r7, #20]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	617b      	str	r3, [r7, #20]
 800673a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006750:	2b00      	cmp	r3, #0
 8006752:	d001      	beq.n	8006758 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e000      	b.n	800675a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006758:	2300      	movs	r3, #0
  }
}
 800675a:	4618      	mov	r0, r3
 800675c:	3720      	adds	r7, #32
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
	...

08006764 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b088      	sub	sp, #32
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	603b      	str	r3, [r7, #0]
 8006770:	4613      	mov	r3, r2
 8006772:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006774:	f7fc fc5c 	bl	8003030 <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677c:	1a9b      	subs	r3, r3, r2
 800677e:	683a      	ldr	r2, [r7, #0]
 8006780:	4413      	add	r3, r2
 8006782:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006784:	f7fc fc54 	bl	8003030 <HAL_GetTick>
 8006788:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800678a:	4b39      	ldr	r3, [pc, #228]	@ (8006870 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	015b      	lsls	r3, r3, #5
 8006790:	0d1b      	lsrs	r3, r3, #20
 8006792:	69fa      	ldr	r2, [r7, #28]
 8006794:	fb02 f303 	mul.w	r3, r2, r3
 8006798:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800679a:	e055      	b.n	8006848 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a2:	d051      	beq.n	8006848 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80067a4:	f7fc fc44 	bl	8003030 <HAL_GetTick>
 80067a8:	4602      	mov	r2, r0
 80067aa:	69bb      	ldr	r3, [r7, #24]
 80067ac:	1ad3      	subs	r3, r2, r3
 80067ae:	69fa      	ldr	r2, [r7, #28]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d902      	bls.n	80067ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d13d      	bne.n	8006836 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	685a      	ldr	r2, [r3, #4]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80067c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067d2:	d111      	bne.n	80067f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067dc:	d004      	beq.n	80067e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067e6:	d107      	bne.n	80067f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006800:	d10f      	bne.n	8006822 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	681a      	ldr	r2, [r3, #0]
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006810:	601a      	str	r2, [r3, #0]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006820:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e018      	b.n	8006868 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d102      	bne.n	8006842 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800683c:	2300      	movs	r3, #0
 800683e:	61fb      	str	r3, [r7, #28]
 8006840:	e002      	b.n	8006848 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	3b01      	subs	r3, #1
 8006846:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	689a      	ldr	r2, [r3, #8]
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	4013      	ands	r3, r2
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	429a      	cmp	r2, r3
 8006856:	bf0c      	ite	eq
 8006858:	2301      	moveq	r3, #1
 800685a:	2300      	movne	r3, #0
 800685c:	b2db      	uxtb	r3, r3
 800685e:	461a      	mov	r2, r3
 8006860:	79fb      	ldrb	r3, [r7, #7]
 8006862:	429a      	cmp	r2, r3
 8006864:	d19a      	bne.n	800679c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006866:	2300      	movs	r3, #0
}
 8006868:	4618      	mov	r0, r3
 800686a:	3720      	adds	r7, #32
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}
 8006870:	20000014 	.word	0x20000014

08006874 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b088      	sub	sp, #32
 8006878:	af02      	add	r7, sp, #8
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	9300      	str	r3, [sp, #0]
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	2201      	movs	r2, #1
 8006888:	2102      	movs	r1, #2
 800688a:	68f8      	ldr	r0, [r7, #12]
 800688c:	f7ff ff6a 	bl	8006764 <SPI_WaitFlagStateUntilTimeout>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d007      	beq.n	80068a6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800689a:	f043 0220 	orr.w	r2, r3, #32
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e032      	b.n	800690c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80068a6:	4b1b      	ldr	r3, [pc, #108]	@ (8006914 <SPI_EndRxTxTransaction+0xa0>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a1b      	ldr	r2, [pc, #108]	@ (8006918 <SPI_EndRxTxTransaction+0xa4>)
 80068ac:	fba2 2303 	umull	r2, r3, r2, r3
 80068b0:	0d5b      	lsrs	r3, r3, #21
 80068b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80068b6:	fb02 f303 	mul.w	r3, r2, r3
 80068ba:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068c4:	d112      	bne.n	80068ec <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	9300      	str	r3, [sp, #0]
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	2200      	movs	r2, #0
 80068ce:	2180      	movs	r1, #128	@ 0x80
 80068d0:	68f8      	ldr	r0, [r7, #12]
 80068d2:	f7ff ff47 	bl	8006764 <SPI_WaitFlagStateUntilTimeout>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d016      	beq.n	800690a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068e0:	f043 0220 	orr.w	r2, r3, #32
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e00f      	b.n	800690c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00a      	beq.n	8006908 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	3b01      	subs	r3, #1
 80068f6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006902:	2b80      	cmp	r3, #128	@ 0x80
 8006904:	d0f2      	beq.n	80068ec <SPI_EndRxTxTransaction+0x78>
 8006906:	e000      	b.n	800690a <SPI_EndRxTxTransaction+0x96>
        break;
 8006908:	bf00      	nop
  }

  return HAL_OK;
 800690a:	2300      	movs	r3, #0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3718      	adds	r7, #24
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	20000014 	.word	0x20000014
 8006918:	165e9f81 	.word	0x165e9f81

0800691c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800691c:	b480      	push	{r7}
 800691e:	b085      	sub	sp, #20
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800692a:	b2db      	uxtb	r3, r3
 800692c:	2b01      	cmp	r3, #1
 800692e:	d001      	beq.n	8006934 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e04e      	b.n	80069d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2202      	movs	r2, #2
 8006938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	68da      	ldr	r2, [r3, #12]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f042 0201 	orr.w	r2, r2, #1
 800694a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a23      	ldr	r2, [pc, #140]	@ (80069e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d022      	beq.n	800699c <HAL_TIM_Base_Start_IT+0x80>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800695e:	d01d      	beq.n	800699c <HAL_TIM_Base_Start_IT+0x80>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a1f      	ldr	r2, [pc, #124]	@ (80069e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d018      	beq.n	800699c <HAL_TIM_Base_Start_IT+0x80>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a1e      	ldr	r2, [pc, #120]	@ (80069e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d013      	beq.n	800699c <HAL_TIM_Base_Start_IT+0x80>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a1c      	ldr	r2, [pc, #112]	@ (80069ec <HAL_TIM_Base_Start_IT+0xd0>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d00e      	beq.n	800699c <HAL_TIM_Base_Start_IT+0x80>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a1b      	ldr	r2, [pc, #108]	@ (80069f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d009      	beq.n	800699c <HAL_TIM_Base_Start_IT+0x80>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a19      	ldr	r2, [pc, #100]	@ (80069f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d004      	beq.n	800699c <HAL_TIM_Base_Start_IT+0x80>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a18      	ldr	r2, [pc, #96]	@ (80069f8 <HAL_TIM_Base_Start_IT+0xdc>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d111      	bne.n	80069c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	f003 0307 	and.w	r3, r3, #7
 80069a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2b06      	cmp	r3, #6
 80069ac:	d010      	beq.n	80069d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f042 0201 	orr.w	r2, r2, #1
 80069bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069be:	e007      	b.n	80069d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f042 0201 	orr.w	r2, r2, #1
 80069ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3714      	adds	r7, #20
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	40010000 	.word	0x40010000
 80069e4:	40000400 	.word	0x40000400
 80069e8:	40000800 	.word	0x40000800
 80069ec:	40000c00 	.word	0x40000c00
 80069f0:	40010400 	.word	0x40010400
 80069f4:	40014000 	.word	0x40014000
 80069f8:	40001800 	.word	0x40001800

080069fc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b082      	sub	sp, #8
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d101      	bne.n	8006a0e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e041      	b.n	8006a92 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d106      	bne.n	8006a28 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f7fc f98e 	bl	8002d44 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	3304      	adds	r3, #4
 8006a38:	4619      	mov	r1, r3
 8006a3a:	4610      	mov	r0, r2
 8006a3c:	f000 f9a2 	bl	8006d84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3708      	adds	r7, #8
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}

08006a9a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a9a:	b580      	push	{r7, lr}
 8006a9c:	b084      	sub	sp, #16
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	691b      	ldr	r3, [r3, #16]
 8006ab0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	f003 0302 	and.w	r3, r3, #2
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d020      	beq.n	8006afe <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d01b      	beq.n	8006afe <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f06f 0202 	mvn.w	r2, #2
 8006ace:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	699b      	ldr	r3, [r3, #24]
 8006adc:	f003 0303 	and.w	r3, r3, #3
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d003      	beq.n	8006aec <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 f92f 	bl	8006d48 <HAL_TIM_IC_CaptureCallback>
 8006aea:	e005      	b.n	8006af8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 f921 	bl	8006d34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 f932 	bl	8006d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	f003 0304 	and.w	r3, r3, #4
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d020      	beq.n	8006b4a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f003 0304 	and.w	r3, r3, #4
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d01b      	beq.n	8006b4a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f06f 0204 	mvn.w	r2, #4
 8006b1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2202      	movs	r2, #2
 8006b20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	699b      	ldr	r3, [r3, #24]
 8006b28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d003      	beq.n	8006b38 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 f909 	bl	8006d48 <HAL_TIM_IC_CaptureCallback>
 8006b36:	e005      	b.n	8006b44 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 f8fb 	bl	8006d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 f90c 	bl	8006d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	f003 0308 	and.w	r3, r3, #8
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d020      	beq.n	8006b96 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f003 0308 	and.w	r3, r3, #8
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d01b      	beq.n	8006b96 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f06f 0208 	mvn.w	r2, #8
 8006b66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2204      	movs	r2, #4
 8006b6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	69db      	ldr	r3, [r3, #28]
 8006b74:	f003 0303 	and.w	r3, r3, #3
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d003      	beq.n	8006b84 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	f000 f8e3 	bl	8006d48 <HAL_TIM_IC_CaptureCallback>
 8006b82:	e005      	b.n	8006b90 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f000 f8d5 	bl	8006d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 f8e6 	bl	8006d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	f003 0310 	and.w	r3, r3, #16
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d020      	beq.n	8006be2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f003 0310 	and.w	r3, r3, #16
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d01b      	beq.n	8006be2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f06f 0210 	mvn.w	r2, #16
 8006bb2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2208      	movs	r2, #8
 8006bb8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	69db      	ldr	r3, [r3, #28]
 8006bc0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d003      	beq.n	8006bd0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f000 f8bd 	bl	8006d48 <HAL_TIM_IC_CaptureCallback>
 8006bce:	e005      	b.n	8006bdc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 f8af 	bl	8006d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 f8c0 	bl	8006d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	f003 0301 	and.w	r3, r3, #1
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00c      	beq.n	8006c06 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f003 0301 	and.w	r3, r3, #1
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d007      	beq.n	8006c06 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f06f 0201 	mvn.w	r2, #1
 8006bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f7fc f8fd 	bl	8002e00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00c      	beq.n	8006c2a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d007      	beq.n	8006c2a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 fb89 	bl	800733c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d00c      	beq.n	8006c4e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d007      	beq.n	8006c4e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f000 f891 	bl	8006d70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	f003 0320 	and.w	r3, r3, #32
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d00c      	beq.n	8006c72 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f003 0320 	and.w	r3, r3, #32
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d007      	beq.n	8006c72 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f06f 0220 	mvn.w	r2, #32
 8006c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f000 fb5b 	bl	8007328 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c72:	bf00      	nop
 8006c74:	3710      	adds	r7, #16
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
	...

08006c7c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b086      	sub	sp, #24
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d101      	bne.n	8006c9a <HAL_TIM_OC_ConfigChannel+0x1e>
 8006c96:	2302      	movs	r3, #2
 8006c98:	e048      	b.n	8006d2c <HAL_TIM_OC_ConfigChannel+0xb0>
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2b0c      	cmp	r3, #12
 8006ca6:	d839      	bhi.n	8006d1c <HAL_TIM_OC_ConfigChannel+0xa0>
 8006ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8006cb0 <HAL_TIM_OC_ConfigChannel+0x34>)
 8006caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cae:	bf00      	nop
 8006cb0:	08006ce5 	.word	0x08006ce5
 8006cb4:	08006d1d 	.word	0x08006d1d
 8006cb8:	08006d1d 	.word	0x08006d1d
 8006cbc:	08006d1d 	.word	0x08006d1d
 8006cc0:	08006cf3 	.word	0x08006cf3
 8006cc4:	08006d1d 	.word	0x08006d1d
 8006cc8:	08006d1d 	.word	0x08006d1d
 8006ccc:	08006d1d 	.word	0x08006d1d
 8006cd0:	08006d01 	.word	0x08006d01
 8006cd4:	08006d1d 	.word	0x08006d1d
 8006cd8:	08006d1d 	.word	0x08006d1d
 8006cdc:	08006d1d 	.word	0x08006d1d
 8006ce0:	08006d0f 	.word	0x08006d0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	68b9      	ldr	r1, [r7, #8]
 8006cea:	4618      	mov	r0, r3
 8006cec:	f000 f8f0 	bl	8006ed0 <TIM_OC1_SetConfig>
      break;
 8006cf0:	e017      	b.n	8006d22 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	68b9      	ldr	r1, [r7, #8]
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f000 f959 	bl	8006fb0 <TIM_OC2_SetConfig>
      break;
 8006cfe:	e010      	b.n	8006d22 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	68b9      	ldr	r1, [r7, #8]
 8006d06:	4618      	mov	r0, r3
 8006d08:	f000 f9c8 	bl	800709c <TIM_OC3_SetConfig>
      break;
 8006d0c:	e009      	b.n	8006d22 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68b9      	ldr	r1, [r7, #8]
 8006d14:	4618      	mov	r0, r3
 8006d16:	f000 fa35 	bl	8007184 <TIM_OC4_SetConfig>
      break;
 8006d1a:	e002      	b.n	8006d22 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	75fb      	strb	r3, [r7, #23]
      break;
 8006d20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006d2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3718      	adds	r7, #24
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d50:	bf00      	nop
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d78:	bf00      	nop
 8006d7a:	370c      	adds	r7, #12
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b085      	sub	sp, #20
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	4a43      	ldr	r2, [pc, #268]	@ (8006ea4 <TIM_Base_SetConfig+0x120>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d013      	beq.n	8006dc4 <TIM_Base_SetConfig+0x40>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006da2:	d00f      	beq.n	8006dc4 <TIM_Base_SetConfig+0x40>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a40      	ldr	r2, [pc, #256]	@ (8006ea8 <TIM_Base_SetConfig+0x124>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d00b      	beq.n	8006dc4 <TIM_Base_SetConfig+0x40>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4a3f      	ldr	r2, [pc, #252]	@ (8006eac <TIM_Base_SetConfig+0x128>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d007      	beq.n	8006dc4 <TIM_Base_SetConfig+0x40>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	4a3e      	ldr	r2, [pc, #248]	@ (8006eb0 <TIM_Base_SetConfig+0x12c>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d003      	beq.n	8006dc4 <TIM_Base_SetConfig+0x40>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	4a3d      	ldr	r2, [pc, #244]	@ (8006eb4 <TIM_Base_SetConfig+0x130>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d108      	bne.n	8006dd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a32      	ldr	r2, [pc, #200]	@ (8006ea4 <TIM_Base_SetConfig+0x120>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d02b      	beq.n	8006e36 <TIM_Base_SetConfig+0xb2>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006de4:	d027      	beq.n	8006e36 <TIM_Base_SetConfig+0xb2>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	4a2f      	ldr	r2, [pc, #188]	@ (8006ea8 <TIM_Base_SetConfig+0x124>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d023      	beq.n	8006e36 <TIM_Base_SetConfig+0xb2>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	4a2e      	ldr	r2, [pc, #184]	@ (8006eac <TIM_Base_SetConfig+0x128>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d01f      	beq.n	8006e36 <TIM_Base_SetConfig+0xb2>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4a2d      	ldr	r2, [pc, #180]	@ (8006eb0 <TIM_Base_SetConfig+0x12c>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d01b      	beq.n	8006e36 <TIM_Base_SetConfig+0xb2>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	4a2c      	ldr	r2, [pc, #176]	@ (8006eb4 <TIM_Base_SetConfig+0x130>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d017      	beq.n	8006e36 <TIM_Base_SetConfig+0xb2>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	4a2b      	ldr	r2, [pc, #172]	@ (8006eb8 <TIM_Base_SetConfig+0x134>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d013      	beq.n	8006e36 <TIM_Base_SetConfig+0xb2>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4a2a      	ldr	r2, [pc, #168]	@ (8006ebc <TIM_Base_SetConfig+0x138>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d00f      	beq.n	8006e36 <TIM_Base_SetConfig+0xb2>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a29      	ldr	r2, [pc, #164]	@ (8006ec0 <TIM_Base_SetConfig+0x13c>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d00b      	beq.n	8006e36 <TIM_Base_SetConfig+0xb2>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4a28      	ldr	r2, [pc, #160]	@ (8006ec4 <TIM_Base_SetConfig+0x140>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d007      	beq.n	8006e36 <TIM_Base_SetConfig+0xb2>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	4a27      	ldr	r2, [pc, #156]	@ (8006ec8 <TIM_Base_SetConfig+0x144>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d003      	beq.n	8006e36 <TIM_Base_SetConfig+0xb2>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a26      	ldr	r2, [pc, #152]	@ (8006ecc <TIM_Base_SetConfig+0x148>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d108      	bne.n	8006e48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	68db      	ldr	r3, [r3, #12]
 8006e42:	68fa      	ldr	r2, [r7, #12]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	695b      	ldr	r3, [r3, #20]
 8006e52:	4313      	orrs	r3, r2
 8006e54:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	689a      	ldr	r2, [r3, #8]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	681a      	ldr	r2, [r3, #0]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a0e      	ldr	r2, [pc, #56]	@ (8006ea4 <TIM_Base_SetConfig+0x120>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d003      	beq.n	8006e76 <TIM_Base_SetConfig+0xf2>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4a10      	ldr	r2, [pc, #64]	@ (8006eb4 <TIM_Base_SetConfig+0x130>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d103      	bne.n	8006e7e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	691a      	ldr	r2, [r3, #16]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f043 0204 	orr.w	r2, r3, #4
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	601a      	str	r2, [r3, #0]
}
 8006e96:	bf00      	nop
 8006e98:	3714      	adds	r7, #20
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr
 8006ea2:	bf00      	nop
 8006ea4:	40010000 	.word	0x40010000
 8006ea8:	40000400 	.word	0x40000400
 8006eac:	40000800 	.word	0x40000800
 8006eb0:	40000c00 	.word	0x40000c00
 8006eb4:	40010400 	.word	0x40010400
 8006eb8:	40014000 	.word	0x40014000
 8006ebc:	40014400 	.word	0x40014400
 8006ec0:	40014800 	.word	0x40014800
 8006ec4:	40001800 	.word	0x40001800
 8006ec8:	40001c00 	.word	0x40001c00
 8006ecc:	40002000 	.word	0x40002000

08006ed0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b087      	sub	sp, #28
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6a1b      	ldr	r3, [r3, #32]
 8006ede:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a1b      	ldr	r3, [r3, #32]
 8006ee4:	f023 0201 	bic.w	r2, r3, #1
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	699b      	ldr	r3, [r3, #24]
 8006ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006efe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f023 0303 	bic.w	r3, r3, #3
 8006f06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68fa      	ldr	r2, [r7, #12]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	f023 0302 	bic.w	r3, r3, #2
 8006f18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	697a      	ldr	r2, [r7, #20]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a20      	ldr	r2, [pc, #128]	@ (8006fa8 <TIM_OC1_SetConfig+0xd8>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d003      	beq.n	8006f34 <TIM_OC1_SetConfig+0x64>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a1f      	ldr	r2, [pc, #124]	@ (8006fac <TIM_OC1_SetConfig+0xdc>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d10c      	bne.n	8006f4e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	f023 0308 	bic.w	r3, r3, #8
 8006f3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	68db      	ldr	r3, [r3, #12]
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	f023 0304 	bic.w	r3, r3, #4
 8006f4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a15      	ldr	r2, [pc, #84]	@ (8006fa8 <TIM_OC1_SetConfig+0xd8>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d003      	beq.n	8006f5e <TIM_OC1_SetConfig+0x8e>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4a14      	ldr	r2, [pc, #80]	@ (8006fac <TIM_OC1_SetConfig+0xdc>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d111      	bne.n	8006f82 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006f6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	695b      	ldr	r3, [r3, #20]
 8006f72:	693a      	ldr	r2, [r7, #16]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	699b      	ldr	r3, [r3, #24]
 8006f7c:	693a      	ldr	r2, [r7, #16]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	693a      	ldr	r2, [r7, #16]
 8006f86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	68fa      	ldr	r2, [r7, #12]
 8006f8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	685a      	ldr	r2, [r3, #4]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	697a      	ldr	r2, [r7, #20]
 8006f9a:	621a      	str	r2, [r3, #32]
}
 8006f9c:	bf00      	nop
 8006f9e:	371c      	adds	r7, #28
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr
 8006fa8:	40010000 	.word	0x40010000
 8006fac:	40010400 	.word	0x40010400

08006fb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b087      	sub	sp, #28
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a1b      	ldr	r3, [r3, #32]
 8006fbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6a1b      	ldr	r3, [r3, #32]
 8006fc4:	f023 0210 	bic.w	r2, r3, #16
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	699b      	ldr	r3, [r3, #24]
 8006fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fe6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	021b      	lsls	r3, r3, #8
 8006fee:	68fa      	ldr	r2, [r7, #12]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	f023 0320 	bic.w	r3, r3, #32
 8006ffa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	011b      	lsls	r3, r3, #4
 8007002:	697a      	ldr	r2, [r7, #20]
 8007004:	4313      	orrs	r3, r2
 8007006:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4a22      	ldr	r2, [pc, #136]	@ (8007094 <TIM_OC2_SetConfig+0xe4>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d003      	beq.n	8007018 <TIM_OC2_SetConfig+0x68>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4a21      	ldr	r2, [pc, #132]	@ (8007098 <TIM_OC2_SetConfig+0xe8>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d10d      	bne.n	8007034 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800701e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	011b      	lsls	r3, r3, #4
 8007026:	697a      	ldr	r2, [r7, #20]
 8007028:	4313      	orrs	r3, r2
 800702a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007032:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a17      	ldr	r2, [pc, #92]	@ (8007094 <TIM_OC2_SetConfig+0xe4>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d003      	beq.n	8007044 <TIM_OC2_SetConfig+0x94>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a16      	ldr	r2, [pc, #88]	@ (8007098 <TIM_OC2_SetConfig+0xe8>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d113      	bne.n	800706c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800704a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007052:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	695b      	ldr	r3, [r3, #20]
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	693a      	ldr	r2, [r7, #16]
 800705c:	4313      	orrs	r3, r2
 800705e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	699b      	ldr	r3, [r3, #24]
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	693a      	ldr	r2, [r7, #16]
 8007068:	4313      	orrs	r3, r2
 800706a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	693a      	ldr	r2, [r7, #16]
 8007070:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	68fa      	ldr	r2, [r7, #12]
 8007076:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	697a      	ldr	r2, [r7, #20]
 8007084:	621a      	str	r2, [r3, #32]
}
 8007086:	bf00      	nop
 8007088:	371c      	adds	r7, #28
 800708a:	46bd      	mov	sp, r7
 800708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop
 8007094:	40010000 	.word	0x40010000
 8007098:	40010400 	.word	0x40010400

0800709c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800709c:	b480      	push	{r7}
 800709e:	b087      	sub	sp, #28
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6a1b      	ldr	r3, [r3, #32]
 80070aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6a1b      	ldr	r3, [r3, #32]
 80070b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	69db      	ldr	r3, [r3, #28]
 80070c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f023 0303 	bic.w	r3, r3, #3
 80070d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	4313      	orrs	r3, r2
 80070dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80070e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	689b      	ldr	r3, [r3, #8]
 80070ea:	021b      	lsls	r3, r3, #8
 80070ec:	697a      	ldr	r2, [r7, #20]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	4a21      	ldr	r2, [pc, #132]	@ (800717c <TIM_OC3_SetConfig+0xe0>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d003      	beq.n	8007102 <TIM_OC3_SetConfig+0x66>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a20      	ldr	r2, [pc, #128]	@ (8007180 <TIM_OC3_SetConfig+0xe4>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d10d      	bne.n	800711e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007108:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	68db      	ldr	r3, [r3, #12]
 800710e:	021b      	lsls	r3, r3, #8
 8007110:	697a      	ldr	r2, [r7, #20]
 8007112:	4313      	orrs	r3, r2
 8007114:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800711c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	4a16      	ldr	r2, [pc, #88]	@ (800717c <TIM_OC3_SetConfig+0xe0>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d003      	beq.n	800712e <TIM_OC3_SetConfig+0x92>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	4a15      	ldr	r2, [pc, #84]	@ (8007180 <TIM_OC3_SetConfig+0xe4>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d113      	bne.n	8007156 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007134:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800713c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	695b      	ldr	r3, [r3, #20]
 8007142:	011b      	lsls	r3, r3, #4
 8007144:	693a      	ldr	r2, [r7, #16]
 8007146:	4313      	orrs	r3, r2
 8007148:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	699b      	ldr	r3, [r3, #24]
 800714e:	011b      	lsls	r3, r3, #4
 8007150:	693a      	ldr	r2, [r7, #16]
 8007152:	4313      	orrs	r3, r2
 8007154:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	693a      	ldr	r2, [r7, #16]
 800715a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	68fa      	ldr	r2, [r7, #12]
 8007160:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	685a      	ldr	r2, [r3, #4]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	697a      	ldr	r2, [r7, #20]
 800716e:	621a      	str	r2, [r3, #32]
}
 8007170:	bf00      	nop
 8007172:	371c      	adds	r7, #28
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr
 800717c:	40010000 	.word	0x40010000
 8007180:	40010400 	.word	0x40010400

08007184 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007184:	b480      	push	{r7}
 8007186:	b087      	sub	sp, #28
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6a1b      	ldr	r3, [r3, #32]
 8007192:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6a1b      	ldr	r3, [r3, #32]
 8007198:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	69db      	ldr	r3, [r3, #28]
 80071aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	021b      	lsls	r3, r3, #8
 80071c2:	68fa      	ldr	r2, [r7, #12]
 80071c4:	4313      	orrs	r3, r2
 80071c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80071ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	031b      	lsls	r3, r3, #12
 80071d6:	693a      	ldr	r2, [r7, #16]
 80071d8:	4313      	orrs	r3, r2
 80071da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	4a12      	ldr	r2, [pc, #72]	@ (8007228 <TIM_OC4_SetConfig+0xa4>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d003      	beq.n	80071ec <TIM_OC4_SetConfig+0x68>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4a11      	ldr	r2, [pc, #68]	@ (800722c <TIM_OC4_SetConfig+0xa8>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d109      	bne.n	8007200 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80071f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	695b      	ldr	r3, [r3, #20]
 80071f8:	019b      	lsls	r3, r3, #6
 80071fa:	697a      	ldr	r2, [r7, #20]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	697a      	ldr	r2, [r7, #20]
 8007204:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	685a      	ldr	r2, [r3, #4]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	693a      	ldr	r2, [r7, #16]
 8007218:	621a      	str	r2, [r3, #32]
}
 800721a:	bf00      	nop
 800721c:	371c      	adds	r7, #28
 800721e:	46bd      	mov	sp, r7
 8007220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007224:	4770      	bx	lr
 8007226:	bf00      	nop
 8007228:	40010000 	.word	0x40010000
 800722c:	40010400 	.word	0x40010400

08007230 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007240:	2b01      	cmp	r3, #1
 8007242:	d101      	bne.n	8007248 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007244:	2302      	movs	r3, #2
 8007246:	e05a      	b.n	80072fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2202      	movs	r2, #2
 8007254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800726e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	68fa      	ldr	r2, [r7, #12]
 8007276:	4313      	orrs	r3, r2
 8007278:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68fa      	ldr	r2, [r7, #12]
 8007280:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a21      	ldr	r2, [pc, #132]	@ (800730c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d022      	beq.n	80072d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007294:	d01d      	beq.n	80072d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a1d      	ldr	r2, [pc, #116]	@ (8007310 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d018      	beq.n	80072d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a1b      	ldr	r2, [pc, #108]	@ (8007314 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d013      	beq.n	80072d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a1a      	ldr	r2, [pc, #104]	@ (8007318 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d00e      	beq.n	80072d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a18      	ldr	r2, [pc, #96]	@ (800731c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d009      	beq.n	80072d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a17      	ldr	r2, [pc, #92]	@ (8007320 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d004      	beq.n	80072d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a15      	ldr	r2, [pc, #84]	@ (8007324 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d10c      	bne.n	80072ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	4313      	orrs	r3, r2
 80072e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	68ba      	ldr	r2, [r7, #8]
 80072ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3714      	adds	r7, #20
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr
 800730a:	bf00      	nop
 800730c:	40010000 	.word	0x40010000
 8007310:	40000400 	.word	0x40000400
 8007314:	40000800 	.word	0x40000800
 8007318:	40000c00 	.word	0x40000c00
 800731c:	40010400 	.word	0x40010400
 8007320:	40014000 	.word	0x40014000
 8007324:	40001800 	.word	0x40001800

08007328 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e042      	b.n	80073e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007368:	b2db      	uxtb	r3, r3
 800736a:	2b00      	cmp	r3, #0
 800736c:	d106      	bne.n	800737c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f7fb fd82 	bl	8002e80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2224      	movs	r2, #36	@ 0x24
 8007380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68da      	ldr	r2, [r3, #12]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007392:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f000 f973 	bl	8007680 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	691a      	ldr	r2, [r3, #16]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80073a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	695a      	ldr	r2, [r3, #20]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80073b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	68da      	ldr	r2, [r3, #12]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80073c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2220      	movs	r2, #32
 80073d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2220      	movs	r2, #32
 80073dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80073e6:	2300      	movs	r3, #0
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3708      	adds	r7, #8
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b08a      	sub	sp, #40	@ 0x28
 80073f4:	af02      	add	r7, sp, #8
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	603b      	str	r3, [r7, #0]
 80073fc:	4613      	mov	r3, r2
 80073fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007400:	2300      	movs	r3, #0
 8007402:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800740a:	b2db      	uxtb	r3, r3
 800740c:	2b20      	cmp	r3, #32
 800740e:	d175      	bne.n	80074fc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d002      	beq.n	800741c <HAL_UART_Transmit+0x2c>
 8007416:	88fb      	ldrh	r3, [r7, #6]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d101      	bne.n	8007420 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	e06e      	b.n	80074fe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2221      	movs	r2, #33	@ 0x21
 800742a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800742e:	f7fb fdff 	bl	8003030 <HAL_GetTick>
 8007432:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	88fa      	ldrh	r2, [r7, #6]
 8007438:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	88fa      	ldrh	r2, [r7, #6]
 800743e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	689b      	ldr	r3, [r3, #8]
 8007444:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007448:	d108      	bne.n	800745c <HAL_UART_Transmit+0x6c>
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d104      	bne.n	800745c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007452:	2300      	movs	r3, #0
 8007454:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	61bb      	str	r3, [r7, #24]
 800745a:	e003      	b.n	8007464 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007460:	2300      	movs	r3, #0
 8007462:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007464:	e02e      	b.n	80074c4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	9300      	str	r3, [sp, #0]
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	2200      	movs	r2, #0
 800746e:	2180      	movs	r1, #128	@ 0x80
 8007470:	68f8      	ldr	r0, [r7, #12]
 8007472:	f000 f848 	bl	8007506 <UART_WaitOnFlagUntilTimeout>
 8007476:	4603      	mov	r3, r0
 8007478:	2b00      	cmp	r3, #0
 800747a:	d005      	beq.n	8007488 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2220      	movs	r2, #32
 8007480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007484:	2303      	movs	r3, #3
 8007486:	e03a      	b.n	80074fe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007488:	69fb      	ldr	r3, [r7, #28]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10b      	bne.n	80074a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800748e:	69bb      	ldr	r3, [r7, #24]
 8007490:	881b      	ldrh	r3, [r3, #0]
 8007492:	461a      	mov	r2, r3
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800749c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800749e:	69bb      	ldr	r3, [r7, #24]
 80074a0:	3302      	adds	r3, #2
 80074a2:	61bb      	str	r3, [r7, #24]
 80074a4:	e007      	b.n	80074b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80074a6:	69fb      	ldr	r3, [r7, #28]
 80074a8:	781a      	ldrb	r2, [r3, #0]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80074b0:	69fb      	ldr	r3, [r7, #28]
 80074b2:	3301      	adds	r3, #1
 80074b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	3b01      	subs	r3, #1
 80074be:	b29a      	uxth	r2, r3
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d1cb      	bne.n	8007466 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	9300      	str	r3, [sp, #0]
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	2200      	movs	r2, #0
 80074d6:	2140      	movs	r1, #64	@ 0x40
 80074d8:	68f8      	ldr	r0, [r7, #12]
 80074da:	f000 f814 	bl	8007506 <UART_WaitOnFlagUntilTimeout>
 80074de:	4603      	mov	r3, r0
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d005      	beq.n	80074f0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2220      	movs	r2, #32
 80074e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80074ec:	2303      	movs	r3, #3
 80074ee:	e006      	b.n	80074fe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2220      	movs	r2, #32
 80074f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80074f8:	2300      	movs	r3, #0
 80074fa:	e000      	b.n	80074fe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80074fc:	2302      	movs	r3, #2
  }
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3720      	adds	r7, #32
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}

08007506 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007506:	b580      	push	{r7, lr}
 8007508:	b086      	sub	sp, #24
 800750a:	af00      	add	r7, sp, #0
 800750c:	60f8      	str	r0, [r7, #12]
 800750e:	60b9      	str	r1, [r7, #8]
 8007510:	603b      	str	r3, [r7, #0]
 8007512:	4613      	mov	r3, r2
 8007514:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007516:	e03b      	b.n	8007590 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007518:	6a3b      	ldr	r3, [r7, #32]
 800751a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800751e:	d037      	beq.n	8007590 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007520:	f7fb fd86 	bl	8003030 <HAL_GetTick>
 8007524:	4602      	mov	r2, r0
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	1ad3      	subs	r3, r2, r3
 800752a:	6a3a      	ldr	r2, [r7, #32]
 800752c:	429a      	cmp	r2, r3
 800752e:	d302      	bcc.n	8007536 <UART_WaitOnFlagUntilTimeout+0x30>
 8007530:	6a3b      	ldr	r3, [r7, #32]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007536:	2303      	movs	r3, #3
 8007538:	e03a      	b.n	80075b0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	68db      	ldr	r3, [r3, #12]
 8007540:	f003 0304 	and.w	r3, r3, #4
 8007544:	2b00      	cmp	r3, #0
 8007546:	d023      	beq.n	8007590 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	2b80      	cmp	r3, #128	@ 0x80
 800754c:	d020      	beq.n	8007590 <UART_WaitOnFlagUntilTimeout+0x8a>
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	2b40      	cmp	r3, #64	@ 0x40
 8007552:	d01d      	beq.n	8007590 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0308 	and.w	r3, r3, #8
 800755e:	2b08      	cmp	r3, #8
 8007560:	d116      	bne.n	8007590 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007562:	2300      	movs	r3, #0
 8007564:	617b      	str	r3, [r7, #20]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	617b      	str	r3, [r7, #20]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	617b      	str	r3, [r7, #20]
 8007576:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007578:	68f8      	ldr	r0, [r7, #12]
 800757a:	f000 f81d 	bl	80075b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2208      	movs	r2, #8
 8007582:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800758c:	2301      	movs	r3, #1
 800758e:	e00f      	b.n	80075b0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	4013      	ands	r3, r2
 800759a:	68ba      	ldr	r2, [r7, #8]
 800759c:	429a      	cmp	r2, r3
 800759e:	bf0c      	ite	eq
 80075a0:	2301      	moveq	r3, #1
 80075a2:	2300      	movne	r3, #0
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	461a      	mov	r2, r3
 80075a8:	79fb      	ldrb	r3, [r7, #7]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d0b4      	beq.n	8007518 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075ae:	2300      	movs	r3, #0
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3718      	adds	r7, #24
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b095      	sub	sp, #84	@ 0x54
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	330c      	adds	r3, #12
 80075c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075ca:	e853 3f00 	ldrex	r3, [r3]
 80075ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80075d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	330c      	adds	r3, #12
 80075de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80075e0:	643a      	str	r2, [r7, #64]	@ 0x40
 80075e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80075e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80075e8:	e841 2300 	strex	r3, r2, [r1]
 80075ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80075ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d1e5      	bne.n	80075c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	3314      	adds	r3, #20
 80075fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fc:	6a3b      	ldr	r3, [r7, #32]
 80075fe:	e853 3f00 	ldrex	r3, [r3]
 8007602:	61fb      	str	r3, [r7, #28]
   return(result);
 8007604:	69fb      	ldr	r3, [r7, #28]
 8007606:	f023 0301 	bic.w	r3, r3, #1
 800760a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	3314      	adds	r3, #20
 8007612:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007614:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007616:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007618:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800761a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800761c:	e841 2300 	strex	r3, r2, [r1]
 8007620:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007624:	2b00      	cmp	r3, #0
 8007626:	d1e5      	bne.n	80075f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800762c:	2b01      	cmp	r3, #1
 800762e:	d119      	bne.n	8007664 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	330c      	adds	r3, #12
 8007636:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	e853 3f00 	ldrex	r3, [r3]
 800763e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f023 0310 	bic.w	r3, r3, #16
 8007646:	647b      	str	r3, [r7, #68]	@ 0x44
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	330c      	adds	r3, #12
 800764e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007650:	61ba      	str	r2, [r7, #24]
 8007652:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007654:	6979      	ldr	r1, [r7, #20]
 8007656:	69ba      	ldr	r2, [r7, #24]
 8007658:	e841 2300 	strex	r3, r2, [r1]
 800765c:	613b      	str	r3, [r7, #16]
   return(result);
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d1e5      	bne.n	8007630 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2220      	movs	r2, #32
 8007668:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007672:	bf00      	nop
 8007674:	3754      	adds	r7, #84	@ 0x54
 8007676:	46bd      	mov	sp, r7
 8007678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767c:	4770      	bx	lr
	...

08007680 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007680:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007684:	b0c0      	sub	sp, #256	@ 0x100
 8007686:	af00      	add	r7, sp, #0
 8007688:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800768c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	691b      	ldr	r3, [r3, #16]
 8007694:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800769c:	68d9      	ldr	r1, [r3, #12]
 800769e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076a2:	681a      	ldr	r2, [r3, #0]
 80076a4:	ea40 0301 	orr.w	r3, r0, r1
 80076a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80076aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076ae:	689a      	ldr	r2, [r3, #8]
 80076b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076b4:	691b      	ldr	r3, [r3, #16]
 80076b6:	431a      	orrs	r2, r3
 80076b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076bc:	695b      	ldr	r3, [r3, #20]
 80076be:	431a      	orrs	r2, r3
 80076c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076c4:	69db      	ldr	r3, [r3, #28]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80076cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80076d8:	f021 010c 	bic.w	r1, r1, #12
 80076dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80076e6:	430b      	orrs	r3, r1
 80076e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80076ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	695b      	ldr	r3, [r3, #20]
 80076f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80076f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076fa:	6999      	ldr	r1, [r3, #24]
 80076fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	ea40 0301 	orr.w	r3, r0, r1
 8007706:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	4b8f      	ldr	r3, [pc, #572]	@ (800794c <UART_SetConfig+0x2cc>)
 8007710:	429a      	cmp	r2, r3
 8007712:	d005      	beq.n	8007720 <UART_SetConfig+0xa0>
 8007714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	4b8d      	ldr	r3, [pc, #564]	@ (8007950 <UART_SetConfig+0x2d0>)
 800771c:	429a      	cmp	r2, r3
 800771e:	d104      	bne.n	800772a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007720:	f7fd fb22 	bl	8004d68 <HAL_RCC_GetPCLK2Freq>
 8007724:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007728:	e003      	b.n	8007732 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800772a:	f7fd fb09 	bl	8004d40 <HAL_RCC_GetPCLK1Freq>
 800772e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007736:	69db      	ldr	r3, [r3, #28]
 8007738:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800773c:	f040 810c 	bne.w	8007958 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007740:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007744:	2200      	movs	r2, #0
 8007746:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800774a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800774e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007752:	4622      	mov	r2, r4
 8007754:	462b      	mov	r3, r5
 8007756:	1891      	adds	r1, r2, r2
 8007758:	65b9      	str	r1, [r7, #88]	@ 0x58
 800775a:	415b      	adcs	r3, r3
 800775c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800775e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007762:	4621      	mov	r1, r4
 8007764:	eb12 0801 	adds.w	r8, r2, r1
 8007768:	4629      	mov	r1, r5
 800776a:	eb43 0901 	adc.w	r9, r3, r1
 800776e:	f04f 0200 	mov.w	r2, #0
 8007772:	f04f 0300 	mov.w	r3, #0
 8007776:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800777a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800777e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007782:	4690      	mov	r8, r2
 8007784:	4699      	mov	r9, r3
 8007786:	4623      	mov	r3, r4
 8007788:	eb18 0303 	adds.w	r3, r8, r3
 800778c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007790:	462b      	mov	r3, r5
 8007792:	eb49 0303 	adc.w	r3, r9, r3
 8007796:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800779a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80077a6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80077aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80077ae:	460b      	mov	r3, r1
 80077b0:	18db      	adds	r3, r3, r3
 80077b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80077b4:	4613      	mov	r3, r2
 80077b6:	eb42 0303 	adc.w	r3, r2, r3
 80077ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80077bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80077c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80077c4:	f7f9 fa10 	bl	8000be8 <__aeabi_uldivmod>
 80077c8:	4602      	mov	r2, r0
 80077ca:	460b      	mov	r3, r1
 80077cc:	4b61      	ldr	r3, [pc, #388]	@ (8007954 <UART_SetConfig+0x2d4>)
 80077ce:	fba3 2302 	umull	r2, r3, r3, r2
 80077d2:	095b      	lsrs	r3, r3, #5
 80077d4:	011c      	lsls	r4, r3, #4
 80077d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077da:	2200      	movs	r2, #0
 80077dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80077e0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80077e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80077e8:	4642      	mov	r2, r8
 80077ea:	464b      	mov	r3, r9
 80077ec:	1891      	adds	r1, r2, r2
 80077ee:	64b9      	str	r1, [r7, #72]	@ 0x48
 80077f0:	415b      	adcs	r3, r3
 80077f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80077f8:	4641      	mov	r1, r8
 80077fa:	eb12 0a01 	adds.w	sl, r2, r1
 80077fe:	4649      	mov	r1, r9
 8007800:	eb43 0b01 	adc.w	fp, r3, r1
 8007804:	f04f 0200 	mov.w	r2, #0
 8007808:	f04f 0300 	mov.w	r3, #0
 800780c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007810:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007814:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007818:	4692      	mov	sl, r2
 800781a:	469b      	mov	fp, r3
 800781c:	4643      	mov	r3, r8
 800781e:	eb1a 0303 	adds.w	r3, sl, r3
 8007822:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007826:	464b      	mov	r3, r9
 8007828:	eb4b 0303 	adc.w	r3, fp, r3
 800782c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	2200      	movs	r2, #0
 8007838:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800783c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007840:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007844:	460b      	mov	r3, r1
 8007846:	18db      	adds	r3, r3, r3
 8007848:	643b      	str	r3, [r7, #64]	@ 0x40
 800784a:	4613      	mov	r3, r2
 800784c:	eb42 0303 	adc.w	r3, r2, r3
 8007850:	647b      	str	r3, [r7, #68]	@ 0x44
 8007852:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007856:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800785a:	f7f9 f9c5 	bl	8000be8 <__aeabi_uldivmod>
 800785e:	4602      	mov	r2, r0
 8007860:	460b      	mov	r3, r1
 8007862:	4611      	mov	r1, r2
 8007864:	4b3b      	ldr	r3, [pc, #236]	@ (8007954 <UART_SetConfig+0x2d4>)
 8007866:	fba3 2301 	umull	r2, r3, r3, r1
 800786a:	095b      	lsrs	r3, r3, #5
 800786c:	2264      	movs	r2, #100	@ 0x64
 800786e:	fb02 f303 	mul.w	r3, r2, r3
 8007872:	1acb      	subs	r3, r1, r3
 8007874:	00db      	lsls	r3, r3, #3
 8007876:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800787a:	4b36      	ldr	r3, [pc, #216]	@ (8007954 <UART_SetConfig+0x2d4>)
 800787c:	fba3 2302 	umull	r2, r3, r3, r2
 8007880:	095b      	lsrs	r3, r3, #5
 8007882:	005b      	lsls	r3, r3, #1
 8007884:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007888:	441c      	add	r4, r3
 800788a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800788e:	2200      	movs	r2, #0
 8007890:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007894:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007898:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800789c:	4642      	mov	r2, r8
 800789e:	464b      	mov	r3, r9
 80078a0:	1891      	adds	r1, r2, r2
 80078a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80078a4:	415b      	adcs	r3, r3
 80078a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80078a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80078ac:	4641      	mov	r1, r8
 80078ae:	1851      	adds	r1, r2, r1
 80078b0:	6339      	str	r1, [r7, #48]	@ 0x30
 80078b2:	4649      	mov	r1, r9
 80078b4:	414b      	adcs	r3, r1
 80078b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80078b8:	f04f 0200 	mov.w	r2, #0
 80078bc:	f04f 0300 	mov.w	r3, #0
 80078c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80078c4:	4659      	mov	r1, fp
 80078c6:	00cb      	lsls	r3, r1, #3
 80078c8:	4651      	mov	r1, sl
 80078ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078ce:	4651      	mov	r1, sl
 80078d0:	00ca      	lsls	r2, r1, #3
 80078d2:	4610      	mov	r0, r2
 80078d4:	4619      	mov	r1, r3
 80078d6:	4603      	mov	r3, r0
 80078d8:	4642      	mov	r2, r8
 80078da:	189b      	adds	r3, r3, r2
 80078dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80078e0:	464b      	mov	r3, r9
 80078e2:	460a      	mov	r2, r1
 80078e4:	eb42 0303 	adc.w	r3, r2, r3
 80078e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80078ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80078f8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80078fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007900:	460b      	mov	r3, r1
 8007902:	18db      	adds	r3, r3, r3
 8007904:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007906:	4613      	mov	r3, r2
 8007908:	eb42 0303 	adc.w	r3, r2, r3
 800790c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800790e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007912:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007916:	f7f9 f967 	bl	8000be8 <__aeabi_uldivmod>
 800791a:	4602      	mov	r2, r0
 800791c:	460b      	mov	r3, r1
 800791e:	4b0d      	ldr	r3, [pc, #52]	@ (8007954 <UART_SetConfig+0x2d4>)
 8007920:	fba3 1302 	umull	r1, r3, r3, r2
 8007924:	095b      	lsrs	r3, r3, #5
 8007926:	2164      	movs	r1, #100	@ 0x64
 8007928:	fb01 f303 	mul.w	r3, r1, r3
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	00db      	lsls	r3, r3, #3
 8007930:	3332      	adds	r3, #50	@ 0x32
 8007932:	4a08      	ldr	r2, [pc, #32]	@ (8007954 <UART_SetConfig+0x2d4>)
 8007934:	fba2 2303 	umull	r2, r3, r2, r3
 8007938:	095b      	lsrs	r3, r3, #5
 800793a:	f003 0207 	and.w	r2, r3, #7
 800793e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4422      	add	r2, r4
 8007946:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007948:	e106      	b.n	8007b58 <UART_SetConfig+0x4d8>
 800794a:	bf00      	nop
 800794c:	40011000 	.word	0x40011000
 8007950:	40011400 	.word	0x40011400
 8007954:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007958:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800795c:	2200      	movs	r2, #0
 800795e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007962:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007966:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800796a:	4642      	mov	r2, r8
 800796c:	464b      	mov	r3, r9
 800796e:	1891      	adds	r1, r2, r2
 8007970:	6239      	str	r1, [r7, #32]
 8007972:	415b      	adcs	r3, r3
 8007974:	627b      	str	r3, [r7, #36]	@ 0x24
 8007976:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800797a:	4641      	mov	r1, r8
 800797c:	1854      	adds	r4, r2, r1
 800797e:	4649      	mov	r1, r9
 8007980:	eb43 0501 	adc.w	r5, r3, r1
 8007984:	f04f 0200 	mov.w	r2, #0
 8007988:	f04f 0300 	mov.w	r3, #0
 800798c:	00eb      	lsls	r3, r5, #3
 800798e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007992:	00e2      	lsls	r2, r4, #3
 8007994:	4614      	mov	r4, r2
 8007996:	461d      	mov	r5, r3
 8007998:	4643      	mov	r3, r8
 800799a:	18e3      	adds	r3, r4, r3
 800799c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80079a0:	464b      	mov	r3, r9
 80079a2:	eb45 0303 	adc.w	r3, r5, r3
 80079a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80079aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80079b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80079ba:	f04f 0200 	mov.w	r2, #0
 80079be:	f04f 0300 	mov.w	r3, #0
 80079c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80079c6:	4629      	mov	r1, r5
 80079c8:	008b      	lsls	r3, r1, #2
 80079ca:	4621      	mov	r1, r4
 80079cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80079d0:	4621      	mov	r1, r4
 80079d2:	008a      	lsls	r2, r1, #2
 80079d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80079d8:	f7f9 f906 	bl	8000be8 <__aeabi_uldivmod>
 80079dc:	4602      	mov	r2, r0
 80079de:	460b      	mov	r3, r1
 80079e0:	4b60      	ldr	r3, [pc, #384]	@ (8007b64 <UART_SetConfig+0x4e4>)
 80079e2:	fba3 2302 	umull	r2, r3, r3, r2
 80079e6:	095b      	lsrs	r3, r3, #5
 80079e8:	011c      	lsls	r4, r3, #4
 80079ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079ee:	2200      	movs	r2, #0
 80079f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80079f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80079f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80079fc:	4642      	mov	r2, r8
 80079fe:	464b      	mov	r3, r9
 8007a00:	1891      	adds	r1, r2, r2
 8007a02:	61b9      	str	r1, [r7, #24]
 8007a04:	415b      	adcs	r3, r3
 8007a06:	61fb      	str	r3, [r7, #28]
 8007a08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a0c:	4641      	mov	r1, r8
 8007a0e:	1851      	adds	r1, r2, r1
 8007a10:	6139      	str	r1, [r7, #16]
 8007a12:	4649      	mov	r1, r9
 8007a14:	414b      	adcs	r3, r1
 8007a16:	617b      	str	r3, [r7, #20]
 8007a18:	f04f 0200 	mov.w	r2, #0
 8007a1c:	f04f 0300 	mov.w	r3, #0
 8007a20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a24:	4659      	mov	r1, fp
 8007a26:	00cb      	lsls	r3, r1, #3
 8007a28:	4651      	mov	r1, sl
 8007a2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a2e:	4651      	mov	r1, sl
 8007a30:	00ca      	lsls	r2, r1, #3
 8007a32:	4610      	mov	r0, r2
 8007a34:	4619      	mov	r1, r3
 8007a36:	4603      	mov	r3, r0
 8007a38:	4642      	mov	r2, r8
 8007a3a:	189b      	adds	r3, r3, r2
 8007a3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007a40:	464b      	mov	r3, r9
 8007a42:	460a      	mov	r2, r1
 8007a44:	eb42 0303 	adc.w	r3, r2, r3
 8007a48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007a56:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007a58:	f04f 0200 	mov.w	r2, #0
 8007a5c:	f04f 0300 	mov.w	r3, #0
 8007a60:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007a64:	4649      	mov	r1, r9
 8007a66:	008b      	lsls	r3, r1, #2
 8007a68:	4641      	mov	r1, r8
 8007a6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a6e:	4641      	mov	r1, r8
 8007a70:	008a      	lsls	r2, r1, #2
 8007a72:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007a76:	f7f9 f8b7 	bl	8000be8 <__aeabi_uldivmod>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	4611      	mov	r1, r2
 8007a80:	4b38      	ldr	r3, [pc, #224]	@ (8007b64 <UART_SetConfig+0x4e4>)
 8007a82:	fba3 2301 	umull	r2, r3, r3, r1
 8007a86:	095b      	lsrs	r3, r3, #5
 8007a88:	2264      	movs	r2, #100	@ 0x64
 8007a8a:	fb02 f303 	mul.w	r3, r2, r3
 8007a8e:	1acb      	subs	r3, r1, r3
 8007a90:	011b      	lsls	r3, r3, #4
 8007a92:	3332      	adds	r3, #50	@ 0x32
 8007a94:	4a33      	ldr	r2, [pc, #204]	@ (8007b64 <UART_SetConfig+0x4e4>)
 8007a96:	fba2 2303 	umull	r2, r3, r2, r3
 8007a9a:	095b      	lsrs	r3, r3, #5
 8007a9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007aa0:	441c      	add	r4, r3
 8007aa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	673b      	str	r3, [r7, #112]	@ 0x70
 8007aaa:	677a      	str	r2, [r7, #116]	@ 0x74
 8007aac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007ab0:	4642      	mov	r2, r8
 8007ab2:	464b      	mov	r3, r9
 8007ab4:	1891      	adds	r1, r2, r2
 8007ab6:	60b9      	str	r1, [r7, #8]
 8007ab8:	415b      	adcs	r3, r3
 8007aba:	60fb      	str	r3, [r7, #12]
 8007abc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ac0:	4641      	mov	r1, r8
 8007ac2:	1851      	adds	r1, r2, r1
 8007ac4:	6039      	str	r1, [r7, #0]
 8007ac6:	4649      	mov	r1, r9
 8007ac8:	414b      	adcs	r3, r1
 8007aca:	607b      	str	r3, [r7, #4]
 8007acc:	f04f 0200 	mov.w	r2, #0
 8007ad0:	f04f 0300 	mov.w	r3, #0
 8007ad4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007ad8:	4659      	mov	r1, fp
 8007ada:	00cb      	lsls	r3, r1, #3
 8007adc:	4651      	mov	r1, sl
 8007ade:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ae2:	4651      	mov	r1, sl
 8007ae4:	00ca      	lsls	r2, r1, #3
 8007ae6:	4610      	mov	r0, r2
 8007ae8:	4619      	mov	r1, r3
 8007aea:	4603      	mov	r3, r0
 8007aec:	4642      	mov	r2, r8
 8007aee:	189b      	adds	r3, r3, r2
 8007af0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007af2:	464b      	mov	r3, r9
 8007af4:	460a      	mov	r2, r1
 8007af6:	eb42 0303 	adc.w	r3, r2, r3
 8007afa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b06:	667a      	str	r2, [r7, #100]	@ 0x64
 8007b08:	f04f 0200 	mov.w	r2, #0
 8007b0c:	f04f 0300 	mov.w	r3, #0
 8007b10:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007b14:	4649      	mov	r1, r9
 8007b16:	008b      	lsls	r3, r1, #2
 8007b18:	4641      	mov	r1, r8
 8007b1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b1e:	4641      	mov	r1, r8
 8007b20:	008a      	lsls	r2, r1, #2
 8007b22:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007b26:	f7f9 f85f 	bl	8000be8 <__aeabi_uldivmod>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8007b64 <UART_SetConfig+0x4e4>)
 8007b30:	fba3 1302 	umull	r1, r3, r3, r2
 8007b34:	095b      	lsrs	r3, r3, #5
 8007b36:	2164      	movs	r1, #100	@ 0x64
 8007b38:	fb01 f303 	mul.w	r3, r1, r3
 8007b3c:	1ad3      	subs	r3, r2, r3
 8007b3e:	011b      	lsls	r3, r3, #4
 8007b40:	3332      	adds	r3, #50	@ 0x32
 8007b42:	4a08      	ldr	r2, [pc, #32]	@ (8007b64 <UART_SetConfig+0x4e4>)
 8007b44:	fba2 2303 	umull	r2, r3, r2, r3
 8007b48:	095b      	lsrs	r3, r3, #5
 8007b4a:	f003 020f 	and.w	r2, r3, #15
 8007b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4422      	add	r2, r4
 8007b56:	609a      	str	r2, [r3, #8]
}
 8007b58:	bf00      	nop
 8007b5a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b64:	51eb851f 	.word	0x51eb851f

08007b68 <chipSelect>:
static ColumnBuffer displayBuffer[NUMBER_OF_ROWS];



static void chipSelect(bool isSelected)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	4603      	mov	r3, r0
 8007b70:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_CS_N_GPIO_Port, LCD_CS_N_Pin, (GPIO_PinState) !isSelected); /* low active */
 8007b72:	79fb      	ldrb	r3, [r7, #7]
 8007b74:	f083 0301 	eor.w	r3, r3, #1
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	2140      	movs	r1, #64	@ 0x40
 8007b7e:	4803      	ldr	r0, [pc, #12]	@ (8007b8c <chipSelect+0x24>)
 8007b80:	f7fc f954 	bl	8003e2c <HAL_GPIO_WritePin>
}
 8007b84:	bf00      	nop
 8007b86:	3708      	adds	r7, #8
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}
 8007b8c:	40020400 	.word	0x40020400

08007b90 <registerSelect>:

static void registerSelect(lcdRegister selectedRegister)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b082      	sub	sp, #8
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	4603      	mov	r3, r0
 8007b98:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, (GPIO_PinState) selectedRegister);
 8007b9a:	79fb      	ldrb	r3, [r7, #7]
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007ba2:	4803      	ldr	r0, [pc, #12]	@ (8007bb0 <registerSelect+0x20>)
 8007ba4:	f7fc f942 	bl	8003e2c <HAL_GPIO_WritePin>
}
 8007ba8:	bf00      	nop
 8007baa:	3708      	adds	r7, #8
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}
 8007bb0:	40020000 	.word	0x40020000

08007bb4 <displayReset>:

static void displayReset(void)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	af00      	add	r7, sp, #0
    chipSelect(INSTRUCTION_REGISTER);
 8007bb8:	2000      	movs	r0, #0
 8007bba:	f7ff ffd5 	bl	8007b68 <chipSelect>
    HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	2140      	movs	r1, #64	@ 0x40
 8007bc2:	4808      	ldr	r0, [pc, #32]	@ (8007be4 <displayReset+0x30>)
 8007bc4:	f7fc f932 	bl	8003e2c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8007bc8:	2001      	movs	r0, #1
 8007bca:	f7fb fa3d 	bl	8003048 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 8007bce:	2201      	movs	r2, #1
 8007bd0:	2140      	movs	r1, #64	@ 0x40
 8007bd2:	4804      	ldr	r0, [pc, #16]	@ (8007be4 <displayReset+0x30>)
 8007bd4:	f7fc f92a 	bl	8003e2c <HAL_GPIO_WritePin>
    chipSelect(DATA_REGISTER);
 8007bd8:	2001      	movs	r0, #1
 8007bda:	f7ff ffc5 	bl	8007b68 <chipSelect>
}
 8007bde:	bf00      	nop
 8007be0:	bd80      	pop	{r7, pc}
 8007be2:	bf00      	nop
 8007be4:	40020000 	.word	0x40020000

08007be8 <sendInstruction>:

static void sendInstruction(instruction command)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b082      	sub	sp, #8
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	4603      	mov	r3, r0
 8007bf0:	71fb      	strb	r3, [r7, #7]
    registerSelect(INSTRUCTION_REGISTER);
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	f7ff ffcc 	bl	8007b90 <registerSelect>
    chipSelect(true);
 8007bf8:	2001      	movs	r0, #1
 8007bfa:	f7ff ffb5 	bl	8007b68 <chipSelect>
	  //$dnd (uint8_t) added
    HAL_SPI_Transmit(&hspi1, (uint8_t *) &command, 1, 1);
 8007bfe:	1df9      	adds	r1, r7, #7
 8007c00:	2301      	movs	r3, #1
 8007c02:	2201      	movs	r2, #1
 8007c04:	4804      	ldr	r0, [pc, #16]	@ (8007c18 <sendInstruction+0x30>)
 8007c06:	f7fe fc68 	bl	80064da <HAL_SPI_Transmit>
    chipSelect(false);
 8007c0a:	2000      	movs	r0, #0
 8007c0c:	f7ff ffac 	bl	8007b68 <chipSelect>
}
 8007c10:	bf00      	nop
 8007c12:	3708      	adds	r7, #8
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}
 8007c18:	20004204 	.word	0x20004204

08007c1c <sendData>:


/*static*/ void sendData(uint8_t data)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b082      	sub	sp, #8
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	4603      	mov	r3, r0
 8007c24:	71fb      	strb	r3, [r7, #7]
    registerSelect(DATA_REGISTER);
 8007c26:	2001      	movs	r0, #1
 8007c28:	f7ff ffb2 	bl	8007b90 <registerSelect>
    chipSelect(true);
 8007c2c:	2001      	movs	r0, #1
 8007c2e:	f7ff ff9b 	bl	8007b68 <chipSelect>
    HAL_SPI_Transmit(&hspi1, &data, 1, 1);
 8007c32:	1df9      	adds	r1, r7, #7
 8007c34:	2301      	movs	r3, #1
 8007c36:	2201      	movs	r2, #1
 8007c38:	4804      	ldr	r0, [pc, #16]	@ (8007c4c <sendData+0x30>)
 8007c3a:	f7fe fc4e 	bl	80064da <HAL_SPI_Transmit>
    chipSelect(false);
 8007c3e:	2000      	movs	r0, #0
 8007c40:	f7ff ff92 	bl	8007b68 <chipSelect>
}
 8007c44:	bf00      	nop
 8007c46:	3708      	adds	r7, #8
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}
 8007c4c:	20004204 	.word	0x20004204

08007c50 <lcd_setContrast>:

void lcd_setContrast(uint8_t electronicVolume)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b082      	sub	sp, #8
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	4603      	mov	r3, r0
 8007c58:	71fb      	strb	r3, [r7, #7]
#define ELECTRONIC_VOLUME_MAXIMUM_RAITING ((uint8_t) 63)

    if (electronicVolume <= ELECTRONIC_VOLUME_MAXIMUM_RAITING) {
 8007c5a:	79fb      	ldrb	r3, [r7, #7]
 8007c5c:	2b3f      	cmp	r3, #63	@ 0x3f
 8007c5e:	d806      	bhi.n	8007c6e <lcd_setContrast+0x1e>
        sendInstruction(ELECTRONIC_VOLUME_MODE_SET);
 8007c60:	2081      	movs	r0, #129	@ 0x81
 8007c62:	f7ff ffc1 	bl	8007be8 <sendInstruction>
			//$dnd1 added (instruction)
        sendInstruction((instruction) electronicVolume);
 8007c66:	79fb      	ldrb	r3, [r7, #7]
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f7ff ffbd 	bl	8007be8 <sendInstruction>
    }
}
 8007c6e:	bf00      	nop
 8007c70:	3708      	adds	r7, #8
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}

08007c76 <lcd_init>:

void lcd_init(void)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	af00      	add	r7, sp, #0
    lcd_clear();
 8007c7a:	f000 f857 	bl	8007d2c <lcd_clear>
    displayReset();
 8007c7e:	f7ff ff99 	bl	8007bb4 <displayReset>

    sendInstruction(ADC_NORMAL);
 8007c82:	20a0      	movs	r0, #160	@ 0xa0
 8007c84:	f7ff ffb0 	bl	8007be8 <sendInstruction>
    sendInstruction(DISPLAY_OFF);
 8007c88:	20ae      	movs	r0, #174	@ 0xae
 8007c8a:	f7ff ffad 	bl	8007be8 <sendInstruction>
    sendInstruction(COMMON_OUTPUT_MODE_REVERSE);
 8007c8e:	20c8      	movs	r0, #200	@ 0xc8
 8007c90:	f7ff ffaa 	bl	8007be8 <sendInstruction>
    sendInstruction(BIAS_ONE_NINTH);
 8007c94:	20a2      	movs	r0, #162	@ 0xa2
 8007c96:	f7ff ffa7 	bl	8007be8 <sendInstruction>
    sendInstruction(POWER_CONTROL_SET_7);
 8007c9a:	202f      	movs	r0, #47	@ 0x2f
 8007c9c:	f7ff ffa4 	bl	8007be8 <sendInstruction>
    sendInstruction(INTERNAL_RESISTOR_RATIO_1);
 8007ca0:	2021      	movs	r0, #33	@ 0x21
 8007ca2:	f7ff ffa1 	bl	8007be8 <sendInstruction>
    lcd_setContrast(40);
 8007ca6:	2028      	movs	r0, #40	@ 0x28
 8007ca8:	f7ff ffd2 	bl	8007c50 <lcd_setContrast>
    sendInstruction(DISPLAY_ON);
 8007cac:	20af      	movs	r0, #175	@ 0xaf
 8007cae:	f7ff ff9b 	bl	8007be8 <sendInstruction>
}
 8007cb2:	bf00      	nop
 8007cb4:	bd80      	pop	{r7, pc}
	...

08007cb8 <lcd_setPixel>:

void lcd_setPixel(uint8_t xPosition, uint8_t yPosition, bool pixelIsSet)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	71fb      	strb	r3, [r7, #7]
 8007cc2:	460b      	mov	r3, r1
 8007cc4:	71bb      	strb	r3, [r7, #6]
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	717b      	strb	r3, [r7, #5]
    if ((xPosition < NUMBER_OF_ROWS) && (yPosition < NUMBER_OF_COLUMNS)) {
 8007cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	db23      	blt.n	8007d1a <lcd_setPixel+0x62>
 8007cd2:	79bb      	ldrb	r3, [r7, #6]
 8007cd4:	2b1f      	cmp	r3, #31
 8007cd6:	d820      	bhi.n	8007d1a <lcd_setPixel+0x62>
        if (pixelIsSet)
 8007cd8:	797b      	ldrb	r3, [r7, #5]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00e      	beq.n	8007cfc <lcd_setPixel+0x44>
            displayBuffer[xPosition].rawData |= (1 << yPosition);
 8007cde:	79fb      	ldrb	r3, [r7, #7]
 8007ce0:	4a11      	ldr	r2, [pc, #68]	@ (8007d28 <lcd_setPixel+0x70>)
 8007ce2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007ce6:	79bb      	ldrb	r3, [r7, #6]
 8007ce8:	2101      	movs	r1, #1
 8007cea:	fa01 f303 	lsl.w	r3, r1, r3
 8007cee:	4619      	mov	r1, r3
 8007cf0:	79fb      	ldrb	r3, [r7, #7]
 8007cf2:	430a      	orrs	r2, r1
 8007cf4:	490c      	ldr	r1, [pc, #48]	@ (8007d28 <lcd_setPixel+0x70>)
 8007cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        else
            displayBuffer[xPosition].rawData &= ~(1 << yPosition);
    }
}
 8007cfa:	e00e      	b.n	8007d1a <lcd_setPixel+0x62>
            displayBuffer[xPosition].rawData &= ~(1 << yPosition);
 8007cfc:	79fb      	ldrb	r3, [r7, #7]
 8007cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8007d28 <lcd_setPixel+0x70>)
 8007d00:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007d04:	79bb      	ldrb	r3, [r7, #6]
 8007d06:	2101      	movs	r1, #1
 8007d08:	fa01 f303 	lsl.w	r3, r1, r3
 8007d0c:	43db      	mvns	r3, r3
 8007d0e:	4619      	mov	r1, r3
 8007d10:	79fb      	ldrb	r3, [r7, #7]
 8007d12:	400a      	ands	r2, r1
 8007d14:	4904      	ldr	r1, [pc, #16]	@ (8007d28 <lcd_setPixel+0x70>)
 8007d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007d1a:	bf00      	nop
 8007d1c:	370c      	adds	r7, #12
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop
 8007d28:	200042f8 	.word	0x200042f8

08007d2c <lcd_clear>:

void lcd_clear(void)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
    for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++) {
 8007d32:	2300      	movs	r3, #0
 8007d34:	71fb      	strb	r3, [r7, #7]
 8007d36:	e007      	b.n	8007d48 <lcd_clear+0x1c>
        displayBuffer[rowIndex].rawData = false;
 8007d38:	79fb      	ldrb	r3, [r7, #7]
 8007d3a:	4a09      	ldr	r2, [pc, #36]	@ (8007d60 <lcd_clear+0x34>)
 8007d3c:	2100      	movs	r1, #0
 8007d3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++) {
 8007d42:	79fb      	ldrb	r3, [r7, #7]
 8007d44:	3301      	adds	r3, #1
 8007d46:	71fb      	strb	r3, [r7, #7]
 8007d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	daf3      	bge.n	8007d38 <lcd_clear+0xc>
    }
}
 8007d50:	bf00      	nop
 8007d52:	bf00      	nop
 8007d54:	370c      	adds	r7, #12
 8007d56:	46bd      	mov	sp, r7
 8007d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5c:	4770      	bx	lr
 8007d5e:	bf00      	nop
 8007d60:	200042f8 	.word	0x200042f8

08007d64 <lcd_setChar>:


void lcd_setChar(uint8_t xPosition, uint8_t yPosition, unsigned char charToSet, lcd_fontSize size, bool contrastIsInverted)
{
 8007d64:	b590      	push	{r4, r7, lr}
 8007d66:	b085      	sub	sp, #20
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	4604      	mov	r4, r0
 8007d6c:	4608      	mov	r0, r1
 8007d6e:	4611      	mov	r1, r2
 8007d70:	461a      	mov	r2, r3
 8007d72:	4623      	mov	r3, r4
 8007d74:	71fb      	strb	r3, [r7, #7]
 8007d76:	4603      	mov	r3, r0
 8007d78:	71bb      	strb	r3, [r7, #6]
 8007d7a:	460b      	mov	r3, r1
 8007d7c:	717b      	strb	r3, [r7, #5]
 8007d7e:	4613      	mov	r3, r2
 8007d80:	713b      	strb	r3, [r7, #4]
#define ASCII_TABLE_OFFSET ((uint8_t) 32)

    charToSet -= ASCII_TABLE_OFFSET;
 8007d82:	797b      	ldrb	r3, [r7, #5]
 8007d84:	3b20      	subs	r3, #32
 8007d86:	717b      	strb	r3, [r7, #5]

    for (uint8_t columnCounter = 0; columnCounter < fontSizes[size].height; columnCounter++)
 8007d88:	2300      	movs	r3, #0
 8007d8a:	73fb      	strb	r3, [r7, #15]
 8007d8c:	e049      	b.n	8007e22 <lcd_setChar+0xbe>
        for (uint8_t rowCounter = 0; rowCounter < fontSizes[size].width; rowCounter++){
 8007d8e:	2300      	movs	r3, #0
 8007d90:	73bb      	strb	r3, [r7, #14]
 8007d92:	e03b      	b.n	8007e0c <lcd_setChar+0xa8>
            if (Font_6x8_h[charToSet * fontSizes[size].height + columnCounter] & (1 << rowCounter))
 8007d94:	797b      	ldrb	r3, [r7, #5]
 8007d96:	793a      	ldrb	r2, [r7, #4]
 8007d98:	4928      	ldr	r1, [pc, #160]	@ (8007e3c <lcd_setChar+0xd8>)
 8007d9a:	f811 2012 	ldrb.w	r2, [r1, r2, lsl #1]
 8007d9e:	fb03 f202 	mul.w	r2, r3, r2
 8007da2:	7bfb      	ldrb	r3, [r7, #15]
 8007da4:	4413      	add	r3, r2
 8007da6:	4a26      	ldr	r2, [pc, #152]	@ (8007e40 <lcd_setChar+0xdc>)
 8007da8:	5cd3      	ldrb	r3, [r2, r3]
 8007daa:	461a      	mov	r2, r3
 8007dac:	7bbb      	ldrb	r3, [r7, #14]
 8007dae:	fa42 f303 	asr.w	r3, r2, r3
 8007db2:	f003 0301 	and.w	r3, r3, #1
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d018      	beq.n	8007dec <lcd_setChar+0x88>
                lcd_setPixel(xPosition + rowCounter, yPosition + columnCounter, !contrastIsInverted);
 8007dba:	79fa      	ldrb	r2, [r7, #7]
 8007dbc:	7bbb      	ldrb	r3, [r7, #14]
 8007dbe:	4413      	add	r3, r2
 8007dc0:	b2d8      	uxtb	r0, r3
 8007dc2:	79ba      	ldrb	r2, [r7, #6]
 8007dc4:	7bfb      	ldrb	r3, [r7, #15]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	b2d9      	uxtb	r1, r3
 8007dca:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	bf14      	ite	ne
 8007dd2:	2301      	movne	r3, #1
 8007dd4:	2300      	moveq	r3, #0
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	f083 0301 	eor.w	r3, r3, #1
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	f003 0301 	and.w	r3, r3, #1
 8007de2:	b2db      	uxtb	r3, r3
 8007de4:	461a      	mov	r2, r3
 8007de6:	f7ff ff67 	bl	8007cb8 <lcd_setPixel>
 8007dea:	e00c      	b.n	8007e06 <lcd_setChar+0xa2>
            else
                lcd_setPixel(xPosition + rowCounter, yPosition + columnCounter, contrastIsInverted);
 8007dec:	79fa      	ldrb	r2, [r7, #7]
 8007dee:	7bbb      	ldrb	r3, [r7, #14]
 8007df0:	4413      	add	r3, r2
 8007df2:	b2d8      	uxtb	r0, r3
 8007df4:	79ba      	ldrb	r2, [r7, #6]
 8007df6:	7bfb      	ldrb	r3, [r7, #15]
 8007df8:	4413      	add	r3, r2
 8007dfa:	b2db      	uxtb	r3, r3
 8007dfc:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007e00:	4619      	mov	r1, r3
 8007e02:	f7ff ff59 	bl	8007cb8 <lcd_setPixel>
        for (uint8_t rowCounter = 0; rowCounter < fontSizes[size].width; rowCounter++){
 8007e06:	7bbb      	ldrb	r3, [r7, #14]
 8007e08:	3301      	adds	r3, #1
 8007e0a:	73bb      	strb	r3, [r7, #14]
 8007e0c:	793b      	ldrb	r3, [r7, #4]
 8007e0e:	4a0b      	ldr	r2, [pc, #44]	@ (8007e3c <lcd_setChar+0xd8>)
 8007e10:	005b      	lsls	r3, r3, #1
 8007e12:	4413      	add	r3, r2
 8007e14:	785b      	ldrb	r3, [r3, #1]
 8007e16:	7bba      	ldrb	r2, [r7, #14]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d3bb      	bcc.n	8007d94 <lcd_setChar+0x30>
    for (uint8_t columnCounter = 0; columnCounter < fontSizes[size].height; columnCounter++)
 8007e1c:	7bfb      	ldrb	r3, [r7, #15]
 8007e1e:	3301      	adds	r3, #1
 8007e20:	73fb      	strb	r3, [r7, #15]
 8007e22:	793b      	ldrb	r3, [r7, #4]
 8007e24:	4a05      	ldr	r2, [pc, #20]	@ (8007e3c <lcd_setChar+0xd8>)
 8007e26:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8007e2a:	7bfa      	ldrb	r2, [r7, #15]
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d3ae      	bcc.n	8007d8e <lcd_setChar+0x2a>
        }
}
 8007e30:	bf00      	nop
 8007e32:	bf00      	nop
 8007e34:	3714      	adds	r7, #20
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd90      	pop	{r4, r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	0800b544 	.word	0x0800b544
 8007e40:	0800b1c4 	.word	0x0800b1c4

08007e44 <lcd_setString>:




void lcd_setString(uint8_t xPosition, uint8_t yPosition, char const * string, lcd_fontSize size, bool contrastIsInverted )
{
 8007e44:	b590      	push	{r4, r7, lr}
 8007e46:	b085      	sub	sp, #20
 8007e48:	af02      	add	r7, sp, #8
 8007e4a:	603a      	str	r2, [r7, #0]
 8007e4c:	461a      	mov	r2, r3
 8007e4e:	4603      	mov	r3, r0
 8007e50:	71fb      	strb	r3, [r7, #7]
 8007e52:	460b      	mov	r3, r1
 8007e54:	71bb      	strb	r3, [r7, #6]
 8007e56:	4613      	mov	r3, r2
 8007e58:	717b      	strb	r3, [r7, #5]
 if ((size <= LCD_FONT_8) && (size < LCD_NUMBER_OF_FONTS))
 8007e5a:	797b      	ldrb	r3, [r7, #5]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d11c      	bne.n	8007e9a <lcd_setString+0x56>
 8007e60:	797b      	ldrb	r3, [r7, #5]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d819      	bhi.n	8007e9a <lcd_setString+0x56>
 //$dnd1 bug this works only for font enum = 0. No large fonts!
        for(; *string != '\0'; string++){
 8007e66:	e014      	b.n	8007e92 <lcd_setString+0x4e>
            lcd_setChar(xPosition, yPosition, *string, size, contrastIsInverted);
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	781a      	ldrb	r2, [r3, #0]
 8007e6c:	797c      	ldrb	r4, [r7, #5]
 8007e6e:	79b9      	ldrb	r1, [r7, #6]
 8007e70:	79f8      	ldrb	r0, [r7, #7]
 8007e72:	7e3b      	ldrb	r3, [r7, #24]
 8007e74:	9300      	str	r3, [sp, #0]
 8007e76:	4623      	mov	r3, r4
 8007e78:	f7ff ff74 	bl	8007d64 <lcd_setChar>
            xPosition += fontSizes[size].width;
 8007e7c:	797b      	ldrb	r3, [r7, #5]
 8007e7e:	4a09      	ldr	r2, [pc, #36]	@ (8007ea4 <lcd_setString+0x60>)
 8007e80:	005b      	lsls	r3, r3, #1
 8007e82:	4413      	add	r3, r2
 8007e84:	785a      	ldrb	r2, [r3, #1]
 8007e86:	79fb      	ldrb	r3, [r7, #7]
 8007e88:	4413      	add	r3, r2
 8007e8a:	71fb      	strb	r3, [r7, #7]
        for(; *string != '\0'; string++){
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	3301      	adds	r3, #1
 8007e90:	603b      	str	r3, [r7, #0]
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1e6      	bne.n	8007e68 <lcd_setString+0x24>
        }
}
 8007e9a:	bf00      	nop
 8007e9c:	370c      	adds	r7, #12
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd90      	pop	{r4, r7, pc}
 8007ea2:	bf00      	nop
 8007ea4:	0800b544 	.word	0x0800b544

08007ea8 <lcd_show>:
			yF += y[1];
		}
	}
}

void lcd_show(void){
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b082      	sub	sp, #8
 8007eac:	af00      	add	r7, sp, #0
    for (pages pageIndex = PAGE_0; pageIndex < NUMBER_OF_PAGES; pageIndex++){
 8007eae:	2300      	movs	r3, #0
 8007eb0:	71fb      	strb	r3, [r7, #7]
 8007eb2:	e022      	b.n	8007efa <lcd_show+0x52>
			  //$dnd added (instruction)
        sendInstruction((instruction) (PAGE_ADDRESS_SET_0 + pageIndex));
 8007eb4:	79fb      	ldrb	r3, [r7, #7]
 8007eb6:	3b50      	subs	r3, #80	@ 0x50
 8007eb8:	b2db      	uxtb	r3, r3
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f7ff fe94 	bl	8007be8 <sendInstruction>
        sendInstruction(COLUMN_ADDRESS_SET_BIT);
 8007ec0:	2010      	movs	r0, #16
 8007ec2:	f7ff fe91 	bl	8007be8 <sendInstruction>
        sendInstruction(BOOSTER_RATIO_SET);
 8007ec6:	2000      	movs	r0, #0
 8007ec8:	f7ff fe8e 	bl	8007be8 <sendInstruction>
        for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++)
 8007ecc:	2300      	movs	r3, #0
 8007ece:	71bb      	strb	r3, [r7, #6]
 8007ed0:	e00c      	b.n	8007eec <lcd_show+0x44>
            sendData(displayBuffer[rowIndex].pageSet[pageIndex]);
 8007ed2:	79ba      	ldrb	r2, [r7, #6]
 8007ed4:	79fb      	ldrb	r3, [r7, #7]
 8007ed6:	490d      	ldr	r1, [pc, #52]	@ (8007f0c <lcd_show+0x64>)
 8007ed8:	0092      	lsls	r2, r2, #2
 8007eda:	440a      	add	r2, r1
 8007edc:	4413      	add	r3, r2
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f7ff fe9b 	bl	8007c1c <sendData>
        for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++)
 8007ee6:	79bb      	ldrb	r3, [r7, #6]
 8007ee8:	3301      	adds	r3, #1
 8007eea:	71bb      	strb	r3, [r7, #6]
 8007eec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	daee      	bge.n	8007ed2 <lcd_show+0x2a>
    for (pages pageIndex = PAGE_0; pageIndex < NUMBER_OF_PAGES; pageIndex++){
 8007ef4:	79fb      	ldrb	r3, [r7, #7]
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	71fb      	strb	r3, [r7, #7]
 8007efa:	79fb      	ldrb	r3, [r7, #7]
 8007efc:	2b03      	cmp	r3, #3
 8007efe:	d9d9      	bls.n	8007eb4 <lcd_show+0xc>
    }
}
 8007f00:	bf00      	nop
 8007f02:	bf00      	nop
 8007f04:	3708      	adds	r7, #8
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}
 8007f0a:	bf00      	nop
 8007f0c:	200042f8 	.word	0x200042f8

08007f10 <readTemp>:
// assume LM75B_7BIT = 0b1001ABC  (A,B,C = your A2..A0 pin levels)
// For STM32 HAL, pass 8-bit address: (LM75B_7BIT << 1)
#define LM75B_I2C_ADDR   0x90
#define LM75B_PTR_TEMP   0x00

float readTemp(void) {
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af04      	add	r7, sp, #16

	uint8_t tBuf[2];
//	if (HAL_I2C_Master_Receive(&hi2c1, LM75B_ADR, tBuf, sizeof(tBuf),
//			HAL_MAX_DELAY) == HAL_OK) {
	if (HAL_I2C_Mem_Read(&hi2c1, LM75B_I2C_ADDR,
 8007f16:	f04f 33ff 	mov.w	r3, #4294967295
 8007f1a:	9302      	str	r3, [sp, #8]
 8007f1c:	2302      	movs	r3, #2
 8007f1e:	9301      	str	r3, [sp, #4]
 8007f20:	1d3b      	adds	r3, r7, #4
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	2301      	movs	r3, #1
 8007f26:	2200      	movs	r2, #0
 8007f28:	2190      	movs	r1, #144	@ 0x90
 8007f2a:	4822      	ldr	r0, [pc, #136]	@ (8007fb4 <readTemp+0xa4>)
 8007f2c:	f7fc f90e 	bl	800414c <HAL_I2C_Mem_Read>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d005      	beq.n	8007f42 <readTemp+0x32>
	LM75B_PTR_TEMP, I2C_MEMADD_SIZE_8BIT, tBuf, 2, HAL_MAX_DELAY) != HAL_OK) {
		puts("LM75B: I2C read failed");
 8007f36:	4820      	ldr	r0, [pc, #128]	@ (8007fb8 <readTemp+0xa8>)
 8007f38:	f000 fdc0 	bl	8008abc <puts>
		return -1;
 8007f3c:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8007f40:	e032      	b.n	8007fa8 <readTemp+0x98>
	}
	int16_t rawTemp = (int16_t) ((tBuf[0] << 8) | tBuf[1]); // D10 ends up in bit15
 8007f42:	793b      	ldrb	r3, [r7, #4]
 8007f44:	b21b      	sxth	r3, r3
 8007f46:	021b      	lsls	r3, r3, #8
 8007f48:	b21a      	sxth	r2, r3
 8007f4a:	797b      	ldrb	r3, [r7, #5]
 8007f4c:	b21b      	sxth	r3, r3
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	80fb      	strh	r3, [r7, #6]

	if ((rawTemp & 0b1000000000000000) == 0b1000000000000000) {/* if D10==1 on bit 15, then Negative Temperature*/
 8007f52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	da18      	bge.n	8007f8c <readTemp+0x7c>
		rawTemp = (rawTemp >> 5) & (0b0000011111111111);
 8007f5a:	88fb      	ldrh	r3, [r7, #6]
 8007f5c:	095b      	lsrs	r3, r3, #5
 8007f5e:	b29b      	uxth	r3, r3
 8007f60:	80fb      	strh	r3, [r7, #6]
		/*Twos Complement*/
//		rawTemp = (~rawTemp)+1;
		rawTemp = (~rawTemp & 0x03FF) + 1;
 8007f62:	88fb      	ldrh	r3, [r7, #6]
 8007f64:	43db      	mvns	r3, r3
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f6c:	b29b      	uxth	r3, r3
 8007f6e:	3301      	adds	r3, #1
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	80fb      	strh	r3, [r7, #6]
		return (float) -rawTemp * 0.125f;
 8007f74:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007f78:	425b      	negs	r3, r3
 8007f7a:	ee07 3a90 	vmov	s15, r3
 8007f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f82:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8007f86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007f8a:	e00d      	b.n	8007fa8 <readTemp+0x98>
	} else { /*Positive Temperature*/
		//int16_t rawTemp = (int16_t) ((tBuf[0] << 8) | tBuf[1]); // D10 ends up in bit15
		//rawTemp >>= 5;
		rawTemp = (rawTemp >> 5) & (0b0000011111111111);
 8007f8c:	88fb      	ldrh	r3, [r7, #6]
 8007f8e:	095b      	lsrs	r3, r3, #5
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	80fb      	strh	r3, [r7, #6]
		return (float) rawTemp * 0.125f;
 8007f94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007f98:	ee07 3a90 	vmov	s15, r3
 8007f9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007fa0:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8007fa4:	ee67 7a87 	vmul.f32	s15, s15, s14
	 NEG:
	 If the Temp data MSByte bit D10=1, then the temperature is negative and
	 Tempvalue(C)=-(twos complement of Temp data)*0.125C.
	 */

}
 8007fa8:	eeb0 0a67 	vmov.f32	s0, s15
 8007fac:	3708      	adds	r7, #8
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	bf00      	nop
 8007fb4:	2000024c 	.word	0x2000024c
 8007fb8:	0800b194 	.word	0x0800b194

08007fbc <__cvt>:
 8007fbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fc0:	ec57 6b10 	vmov	r6, r7, d0
 8007fc4:	2f00      	cmp	r7, #0
 8007fc6:	460c      	mov	r4, r1
 8007fc8:	4619      	mov	r1, r3
 8007fca:	463b      	mov	r3, r7
 8007fcc:	bfbb      	ittet	lt
 8007fce:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007fd2:	461f      	movlt	r7, r3
 8007fd4:	2300      	movge	r3, #0
 8007fd6:	232d      	movlt	r3, #45	@ 0x2d
 8007fd8:	700b      	strb	r3, [r1, #0]
 8007fda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fdc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007fe0:	4691      	mov	r9, r2
 8007fe2:	f023 0820 	bic.w	r8, r3, #32
 8007fe6:	bfbc      	itt	lt
 8007fe8:	4632      	movlt	r2, r6
 8007fea:	4616      	movlt	r6, r2
 8007fec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007ff0:	d005      	beq.n	8007ffe <__cvt+0x42>
 8007ff2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007ff6:	d100      	bne.n	8007ffa <__cvt+0x3e>
 8007ff8:	3401      	adds	r4, #1
 8007ffa:	2102      	movs	r1, #2
 8007ffc:	e000      	b.n	8008000 <__cvt+0x44>
 8007ffe:	2103      	movs	r1, #3
 8008000:	ab03      	add	r3, sp, #12
 8008002:	9301      	str	r3, [sp, #4]
 8008004:	ab02      	add	r3, sp, #8
 8008006:	9300      	str	r3, [sp, #0]
 8008008:	ec47 6b10 	vmov	d0, r6, r7
 800800c:	4653      	mov	r3, sl
 800800e:	4622      	mov	r2, r4
 8008010:	f000 ff72 	bl	8008ef8 <_dtoa_r>
 8008014:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008018:	4605      	mov	r5, r0
 800801a:	d119      	bne.n	8008050 <__cvt+0x94>
 800801c:	f019 0f01 	tst.w	r9, #1
 8008020:	d00e      	beq.n	8008040 <__cvt+0x84>
 8008022:	eb00 0904 	add.w	r9, r0, r4
 8008026:	2200      	movs	r2, #0
 8008028:	2300      	movs	r3, #0
 800802a:	4630      	mov	r0, r6
 800802c:	4639      	mov	r1, r7
 800802e:	f7f8 fd6b 	bl	8000b08 <__aeabi_dcmpeq>
 8008032:	b108      	cbz	r0, 8008038 <__cvt+0x7c>
 8008034:	f8cd 900c 	str.w	r9, [sp, #12]
 8008038:	2230      	movs	r2, #48	@ 0x30
 800803a:	9b03      	ldr	r3, [sp, #12]
 800803c:	454b      	cmp	r3, r9
 800803e:	d31e      	bcc.n	800807e <__cvt+0xc2>
 8008040:	9b03      	ldr	r3, [sp, #12]
 8008042:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008044:	1b5b      	subs	r3, r3, r5
 8008046:	4628      	mov	r0, r5
 8008048:	6013      	str	r3, [r2, #0]
 800804a:	b004      	add	sp, #16
 800804c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008050:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008054:	eb00 0904 	add.w	r9, r0, r4
 8008058:	d1e5      	bne.n	8008026 <__cvt+0x6a>
 800805a:	7803      	ldrb	r3, [r0, #0]
 800805c:	2b30      	cmp	r3, #48	@ 0x30
 800805e:	d10a      	bne.n	8008076 <__cvt+0xba>
 8008060:	2200      	movs	r2, #0
 8008062:	2300      	movs	r3, #0
 8008064:	4630      	mov	r0, r6
 8008066:	4639      	mov	r1, r7
 8008068:	f7f8 fd4e 	bl	8000b08 <__aeabi_dcmpeq>
 800806c:	b918      	cbnz	r0, 8008076 <__cvt+0xba>
 800806e:	f1c4 0401 	rsb	r4, r4, #1
 8008072:	f8ca 4000 	str.w	r4, [sl]
 8008076:	f8da 3000 	ldr.w	r3, [sl]
 800807a:	4499      	add	r9, r3
 800807c:	e7d3      	b.n	8008026 <__cvt+0x6a>
 800807e:	1c59      	adds	r1, r3, #1
 8008080:	9103      	str	r1, [sp, #12]
 8008082:	701a      	strb	r2, [r3, #0]
 8008084:	e7d9      	b.n	800803a <__cvt+0x7e>

08008086 <__exponent>:
 8008086:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008088:	2900      	cmp	r1, #0
 800808a:	bfba      	itte	lt
 800808c:	4249      	neglt	r1, r1
 800808e:	232d      	movlt	r3, #45	@ 0x2d
 8008090:	232b      	movge	r3, #43	@ 0x2b
 8008092:	2909      	cmp	r1, #9
 8008094:	7002      	strb	r2, [r0, #0]
 8008096:	7043      	strb	r3, [r0, #1]
 8008098:	dd29      	ble.n	80080ee <__exponent+0x68>
 800809a:	f10d 0307 	add.w	r3, sp, #7
 800809e:	461d      	mov	r5, r3
 80080a0:	270a      	movs	r7, #10
 80080a2:	461a      	mov	r2, r3
 80080a4:	fbb1 f6f7 	udiv	r6, r1, r7
 80080a8:	fb07 1416 	mls	r4, r7, r6, r1
 80080ac:	3430      	adds	r4, #48	@ 0x30
 80080ae:	f802 4c01 	strb.w	r4, [r2, #-1]
 80080b2:	460c      	mov	r4, r1
 80080b4:	2c63      	cmp	r4, #99	@ 0x63
 80080b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80080ba:	4631      	mov	r1, r6
 80080bc:	dcf1      	bgt.n	80080a2 <__exponent+0x1c>
 80080be:	3130      	adds	r1, #48	@ 0x30
 80080c0:	1e94      	subs	r4, r2, #2
 80080c2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80080c6:	1c41      	adds	r1, r0, #1
 80080c8:	4623      	mov	r3, r4
 80080ca:	42ab      	cmp	r3, r5
 80080cc:	d30a      	bcc.n	80080e4 <__exponent+0x5e>
 80080ce:	f10d 0309 	add.w	r3, sp, #9
 80080d2:	1a9b      	subs	r3, r3, r2
 80080d4:	42ac      	cmp	r4, r5
 80080d6:	bf88      	it	hi
 80080d8:	2300      	movhi	r3, #0
 80080da:	3302      	adds	r3, #2
 80080dc:	4403      	add	r3, r0
 80080de:	1a18      	subs	r0, r3, r0
 80080e0:	b003      	add	sp, #12
 80080e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080e4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80080e8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80080ec:	e7ed      	b.n	80080ca <__exponent+0x44>
 80080ee:	2330      	movs	r3, #48	@ 0x30
 80080f0:	3130      	adds	r1, #48	@ 0x30
 80080f2:	7083      	strb	r3, [r0, #2]
 80080f4:	70c1      	strb	r1, [r0, #3]
 80080f6:	1d03      	adds	r3, r0, #4
 80080f8:	e7f1      	b.n	80080de <__exponent+0x58>
	...

080080fc <_printf_float>:
 80080fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008100:	b08d      	sub	sp, #52	@ 0x34
 8008102:	460c      	mov	r4, r1
 8008104:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008108:	4616      	mov	r6, r2
 800810a:	461f      	mov	r7, r3
 800810c:	4605      	mov	r5, r0
 800810e:	f000 fdf3 	bl	8008cf8 <_localeconv_r>
 8008112:	6803      	ldr	r3, [r0, #0]
 8008114:	9304      	str	r3, [sp, #16]
 8008116:	4618      	mov	r0, r3
 8008118:	f7f8 f8ca 	bl	80002b0 <strlen>
 800811c:	2300      	movs	r3, #0
 800811e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008120:	f8d8 3000 	ldr.w	r3, [r8]
 8008124:	9005      	str	r0, [sp, #20]
 8008126:	3307      	adds	r3, #7
 8008128:	f023 0307 	bic.w	r3, r3, #7
 800812c:	f103 0208 	add.w	r2, r3, #8
 8008130:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008134:	f8d4 b000 	ldr.w	fp, [r4]
 8008138:	f8c8 2000 	str.w	r2, [r8]
 800813c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008140:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008144:	9307      	str	r3, [sp, #28]
 8008146:	f8cd 8018 	str.w	r8, [sp, #24]
 800814a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800814e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008152:	4b9c      	ldr	r3, [pc, #624]	@ (80083c4 <_printf_float+0x2c8>)
 8008154:	f04f 32ff 	mov.w	r2, #4294967295
 8008158:	f7f8 fd08 	bl	8000b6c <__aeabi_dcmpun>
 800815c:	bb70      	cbnz	r0, 80081bc <_printf_float+0xc0>
 800815e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008162:	4b98      	ldr	r3, [pc, #608]	@ (80083c4 <_printf_float+0x2c8>)
 8008164:	f04f 32ff 	mov.w	r2, #4294967295
 8008168:	f7f8 fce2 	bl	8000b30 <__aeabi_dcmple>
 800816c:	bb30      	cbnz	r0, 80081bc <_printf_float+0xc0>
 800816e:	2200      	movs	r2, #0
 8008170:	2300      	movs	r3, #0
 8008172:	4640      	mov	r0, r8
 8008174:	4649      	mov	r1, r9
 8008176:	f7f8 fcd1 	bl	8000b1c <__aeabi_dcmplt>
 800817a:	b110      	cbz	r0, 8008182 <_printf_float+0x86>
 800817c:	232d      	movs	r3, #45	@ 0x2d
 800817e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008182:	4a91      	ldr	r2, [pc, #580]	@ (80083c8 <_printf_float+0x2cc>)
 8008184:	4b91      	ldr	r3, [pc, #580]	@ (80083cc <_printf_float+0x2d0>)
 8008186:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800818a:	bf8c      	ite	hi
 800818c:	4690      	movhi	r8, r2
 800818e:	4698      	movls	r8, r3
 8008190:	2303      	movs	r3, #3
 8008192:	6123      	str	r3, [r4, #16]
 8008194:	f02b 0304 	bic.w	r3, fp, #4
 8008198:	6023      	str	r3, [r4, #0]
 800819a:	f04f 0900 	mov.w	r9, #0
 800819e:	9700      	str	r7, [sp, #0]
 80081a0:	4633      	mov	r3, r6
 80081a2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80081a4:	4621      	mov	r1, r4
 80081a6:	4628      	mov	r0, r5
 80081a8:	f000 f9d2 	bl	8008550 <_printf_common>
 80081ac:	3001      	adds	r0, #1
 80081ae:	f040 808d 	bne.w	80082cc <_printf_float+0x1d0>
 80081b2:	f04f 30ff 	mov.w	r0, #4294967295
 80081b6:	b00d      	add	sp, #52	@ 0x34
 80081b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081bc:	4642      	mov	r2, r8
 80081be:	464b      	mov	r3, r9
 80081c0:	4640      	mov	r0, r8
 80081c2:	4649      	mov	r1, r9
 80081c4:	f7f8 fcd2 	bl	8000b6c <__aeabi_dcmpun>
 80081c8:	b140      	cbz	r0, 80081dc <_printf_float+0xe0>
 80081ca:	464b      	mov	r3, r9
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	bfbc      	itt	lt
 80081d0:	232d      	movlt	r3, #45	@ 0x2d
 80081d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80081d6:	4a7e      	ldr	r2, [pc, #504]	@ (80083d0 <_printf_float+0x2d4>)
 80081d8:	4b7e      	ldr	r3, [pc, #504]	@ (80083d4 <_printf_float+0x2d8>)
 80081da:	e7d4      	b.n	8008186 <_printf_float+0x8a>
 80081dc:	6863      	ldr	r3, [r4, #4]
 80081de:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80081e2:	9206      	str	r2, [sp, #24]
 80081e4:	1c5a      	adds	r2, r3, #1
 80081e6:	d13b      	bne.n	8008260 <_printf_float+0x164>
 80081e8:	2306      	movs	r3, #6
 80081ea:	6063      	str	r3, [r4, #4]
 80081ec:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80081f0:	2300      	movs	r3, #0
 80081f2:	6022      	str	r2, [r4, #0]
 80081f4:	9303      	str	r3, [sp, #12]
 80081f6:	ab0a      	add	r3, sp, #40	@ 0x28
 80081f8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80081fc:	ab09      	add	r3, sp, #36	@ 0x24
 80081fe:	9300      	str	r3, [sp, #0]
 8008200:	6861      	ldr	r1, [r4, #4]
 8008202:	ec49 8b10 	vmov	d0, r8, r9
 8008206:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800820a:	4628      	mov	r0, r5
 800820c:	f7ff fed6 	bl	8007fbc <__cvt>
 8008210:	9b06      	ldr	r3, [sp, #24]
 8008212:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008214:	2b47      	cmp	r3, #71	@ 0x47
 8008216:	4680      	mov	r8, r0
 8008218:	d129      	bne.n	800826e <_printf_float+0x172>
 800821a:	1cc8      	adds	r0, r1, #3
 800821c:	db02      	blt.n	8008224 <_printf_float+0x128>
 800821e:	6863      	ldr	r3, [r4, #4]
 8008220:	4299      	cmp	r1, r3
 8008222:	dd41      	ble.n	80082a8 <_printf_float+0x1ac>
 8008224:	f1aa 0a02 	sub.w	sl, sl, #2
 8008228:	fa5f fa8a 	uxtb.w	sl, sl
 800822c:	3901      	subs	r1, #1
 800822e:	4652      	mov	r2, sl
 8008230:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008234:	9109      	str	r1, [sp, #36]	@ 0x24
 8008236:	f7ff ff26 	bl	8008086 <__exponent>
 800823a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800823c:	1813      	adds	r3, r2, r0
 800823e:	2a01      	cmp	r2, #1
 8008240:	4681      	mov	r9, r0
 8008242:	6123      	str	r3, [r4, #16]
 8008244:	dc02      	bgt.n	800824c <_printf_float+0x150>
 8008246:	6822      	ldr	r2, [r4, #0]
 8008248:	07d2      	lsls	r2, r2, #31
 800824a:	d501      	bpl.n	8008250 <_printf_float+0x154>
 800824c:	3301      	adds	r3, #1
 800824e:	6123      	str	r3, [r4, #16]
 8008250:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008254:	2b00      	cmp	r3, #0
 8008256:	d0a2      	beq.n	800819e <_printf_float+0xa2>
 8008258:	232d      	movs	r3, #45	@ 0x2d
 800825a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800825e:	e79e      	b.n	800819e <_printf_float+0xa2>
 8008260:	9a06      	ldr	r2, [sp, #24]
 8008262:	2a47      	cmp	r2, #71	@ 0x47
 8008264:	d1c2      	bne.n	80081ec <_printf_float+0xf0>
 8008266:	2b00      	cmp	r3, #0
 8008268:	d1c0      	bne.n	80081ec <_printf_float+0xf0>
 800826a:	2301      	movs	r3, #1
 800826c:	e7bd      	b.n	80081ea <_printf_float+0xee>
 800826e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008272:	d9db      	bls.n	800822c <_printf_float+0x130>
 8008274:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008278:	d118      	bne.n	80082ac <_printf_float+0x1b0>
 800827a:	2900      	cmp	r1, #0
 800827c:	6863      	ldr	r3, [r4, #4]
 800827e:	dd0b      	ble.n	8008298 <_printf_float+0x19c>
 8008280:	6121      	str	r1, [r4, #16]
 8008282:	b913      	cbnz	r3, 800828a <_printf_float+0x18e>
 8008284:	6822      	ldr	r2, [r4, #0]
 8008286:	07d0      	lsls	r0, r2, #31
 8008288:	d502      	bpl.n	8008290 <_printf_float+0x194>
 800828a:	3301      	adds	r3, #1
 800828c:	440b      	add	r3, r1
 800828e:	6123      	str	r3, [r4, #16]
 8008290:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008292:	f04f 0900 	mov.w	r9, #0
 8008296:	e7db      	b.n	8008250 <_printf_float+0x154>
 8008298:	b913      	cbnz	r3, 80082a0 <_printf_float+0x1a4>
 800829a:	6822      	ldr	r2, [r4, #0]
 800829c:	07d2      	lsls	r2, r2, #31
 800829e:	d501      	bpl.n	80082a4 <_printf_float+0x1a8>
 80082a0:	3302      	adds	r3, #2
 80082a2:	e7f4      	b.n	800828e <_printf_float+0x192>
 80082a4:	2301      	movs	r3, #1
 80082a6:	e7f2      	b.n	800828e <_printf_float+0x192>
 80082a8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80082ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082ae:	4299      	cmp	r1, r3
 80082b0:	db05      	blt.n	80082be <_printf_float+0x1c2>
 80082b2:	6823      	ldr	r3, [r4, #0]
 80082b4:	6121      	str	r1, [r4, #16]
 80082b6:	07d8      	lsls	r0, r3, #31
 80082b8:	d5ea      	bpl.n	8008290 <_printf_float+0x194>
 80082ba:	1c4b      	adds	r3, r1, #1
 80082bc:	e7e7      	b.n	800828e <_printf_float+0x192>
 80082be:	2900      	cmp	r1, #0
 80082c0:	bfd4      	ite	le
 80082c2:	f1c1 0202 	rsble	r2, r1, #2
 80082c6:	2201      	movgt	r2, #1
 80082c8:	4413      	add	r3, r2
 80082ca:	e7e0      	b.n	800828e <_printf_float+0x192>
 80082cc:	6823      	ldr	r3, [r4, #0]
 80082ce:	055a      	lsls	r2, r3, #21
 80082d0:	d407      	bmi.n	80082e2 <_printf_float+0x1e6>
 80082d2:	6923      	ldr	r3, [r4, #16]
 80082d4:	4642      	mov	r2, r8
 80082d6:	4631      	mov	r1, r6
 80082d8:	4628      	mov	r0, r5
 80082da:	47b8      	blx	r7
 80082dc:	3001      	adds	r0, #1
 80082de:	d12b      	bne.n	8008338 <_printf_float+0x23c>
 80082e0:	e767      	b.n	80081b2 <_printf_float+0xb6>
 80082e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80082e6:	f240 80dd 	bls.w	80084a4 <_printf_float+0x3a8>
 80082ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80082ee:	2200      	movs	r2, #0
 80082f0:	2300      	movs	r3, #0
 80082f2:	f7f8 fc09 	bl	8000b08 <__aeabi_dcmpeq>
 80082f6:	2800      	cmp	r0, #0
 80082f8:	d033      	beq.n	8008362 <_printf_float+0x266>
 80082fa:	4a37      	ldr	r2, [pc, #220]	@ (80083d8 <_printf_float+0x2dc>)
 80082fc:	2301      	movs	r3, #1
 80082fe:	4631      	mov	r1, r6
 8008300:	4628      	mov	r0, r5
 8008302:	47b8      	blx	r7
 8008304:	3001      	adds	r0, #1
 8008306:	f43f af54 	beq.w	80081b2 <_printf_float+0xb6>
 800830a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800830e:	4543      	cmp	r3, r8
 8008310:	db02      	blt.n	8008318 <_printf_float+0x21c>
 8008312:	6823      	ldr	r3, [r4, #0]
 8008314:	07d8      	lsls	r0, r3, #31
 8008316:	d50f      	bpl.n	8008338 <_printf_float+0x23c>
 8008318:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800831c:	4631      	mov	r1, r6
 800831e:	4628      	mov	r0, r5
 8008320:	47b8      	blx	r7
 8008322:	3001      	adds	r0, #1
 8008324:	f43f af45 	beq.w	80081b2 <_printf_float+0xb6>
 8008328:	f04f 0900 	mov.w	r9, #0
 800832c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008330:	f104 0a1a 	add.w	sl, r4, #26
 8008334:	45c8      	cmp	r8, r9
 8008336:	dc09      	bgt.n	800834c <_printf_float+0x250>
 8008338:	6823      	ldr	r3, [r4, #0]
 800833a:	079b      	lsls	r3, r3, #30
 800833c:	f100 8103 	bmi.w	8008546 <_printf_float+0x44a>
 8008340:	68e0      	ldr	r0, [r4, #12]
 8008342:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008344:	4298      	cmp	r0, r3
 8008346:	bfb8      	it	lt
 8008348:	4618      	movlt	r0, r3
 800834a:	e734      	b.n	80081b6 <_printf_float+0xba>
 800834c:	2301      	movs	r3, #1
 800834e:	4652      	mov	r2, sl
 8008350:	4631      	mov	r1, r6
 8008352:	4628      	mov	r0, r5
 8008354:	47b8      	blx	r7
 8008356:	3001      	adds	r0, #1
 8008358:	f43f af2b 	beq.w	80081b2 <_printf_float+0xb6>
 800835c:	f109 0901 	add.w	r9, r9, #1
 8008360:	e7e8      	b.n	8008334 <_printf_float+0x238>
 8008362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008364:	2b00      	cmp	r3, #0
 8008366:	dc39      	bgt.n	80083dc <_printf_float+0x2e0>
 8008368:	4a1b      	ldr	r2, [pc, #108]	@ (80083d8 <_printf_float+0x2dc>)
 800836a:	2301      	movs	r3, #1
 800836c:	4631      	mov	r1, r6
 800836e:	4628      	mov	r0, r5
 8008370:	47b8      	blx	r7
 8008372:	3001      	adds	r0, #1
 8008374:	f43f af1d 	beq.w	80081b2 <_printf_float+0xb6>
 8008378:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800837c:	ea59 0303 	orrs.w	r3, r9, r3
 8008380:	d102      	bne.n	8008388 <_printf_float+0x28c>
 8008382:	6823      	ldr	r3, [r4, #0]
 8008384:	07d9      	lsls	r1, r3, #31
 8008386:	d5d7      	bpl.n	8008338 <_printf_float+0x23c>
 8008388:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800838c:	4631      	mov	r1, r6
 800838e:	4628      	mov	r0, r5
 8008390:	47b8      	blx	r7
 8008392:	3001      	adds	r0, #1
 8008394:	f43f af0d 	beq.w	80081b2 <_printf_float+0xb6>
 8008398:	f04f 0a00 	mov.w	sl, #0
 800839c:	f104 0b1a 	add.w	fp, r4, #26
 80083a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083a2:	425b      	negs	r3, r3
 80083a4:	4553      	cmp	r3, sl
 80083a6:	dc01      	bgt.n	80083ac <_printf_float+0x2b0>
 80083a8:	464b      	mov	r3, r9
 80083aa:	e793      	b.n	80082d4 <_printf_float+0x1d8>
 80083ac:	2301      	movs	r3, #1
 80083ae:	465a      	mov	r2, fp
 80083b0:	4631      	mov	r1, r6
 80083b2:	4628      	mov	r0, r5
 80083b4:	47b8      	blx	r7
 80083b6:	3001      	adds	r0, #1
 80083b8:	f43f aefb 	beq.w	80081b2 <_printf_float+0xb6>
 80083bc:	f10a 0a01 	add.w	sl, sl, #1
 80083c0:	e7ee      	b.n	80083a0 <_printf_float+0x2a4>
 80083c2:	bf00      	nop
 80083c4:	7fefffff 	.word	0x7fefffff
 80083c8:	0800b54c 	.word	0x0800b54c
 80083cc:	0800b548 	.word	0x0800b548
 80083d0:	0800b554 	.word	0x0800b554
 80083d4:	0800b550 	.word	0x0800b550
 80083d8:	0800b558 	.word	0x0800b558
 80083dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80083de:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80083e2:	4553      	cmp	r3, sl
 80083e4:	bfa8      	it	ge
 80083e6:	4653      	movge	r3, sl
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	4699      	mov	r9, r3
 80083ec:	dc36      	bgt.n	800845c <_printf_float+0x360>
 80083ee:	f04f 0b00 	mov.w	fp, #0
 80083f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083f6:	f104 021a 	add.w	r2, r4, #26
 80083fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80083fc:	9306      	str	r3, [sp, #24]
 80083fe:	eba3 0309 	sub.w	r3, r3, r9
 8008402:	455b      	cmp	r3, fp
 8008404:	dc31      	bgt.n	800846a <_printf_float+0x36e>
 8008406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008408:	459a      	cmp	sl, r3
 800840a:	dc3a      	bgt.n	8008482 <_printf_float+0x386>
 800840c:	6823      	ldr	r3, [r4, #0]
 800840e:	07da      	lsls	r2, r3, #31
 8008410:	d437      	bmi.n	8008482 <_printf_float+0x386>
 8008412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008414:	ebaa 0903 	sub.w	r9, sl, r3
 8008418:	9b06      	ldr	r3, [sp, #24]
 800841a:	ebaa 0303 	sub.w	r3, sl, r3
 800841e:	4599      	cmp	r9, r3
 8008420:	bfa8      	it	ge
 8008422:	4699      	movge	r9, r3
 8008424:	f1b9 0f00 	cmp.w	r9, #0
 8008428:	dc33      	bgt.n	8008492 <_printf_float+0x396>
 800842a:	f04f 0800 	mov.w	r8, #0
 800842e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008432:	f104 0b1a 	add.w	fp, r4, #26
 8008436:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008438:	ebaa 0303 	sub.w	r3, sl, r3
 800843c:	eba3 0309 	sub.w	r3, r3, r9
 8008440:	4543      	cmp	r3, r8
 8008442:	f77f af79 	ble.w	8008338 <_printf_float+0x23c>
 8008446:	2301      	movs	r3, #1
 8008448:	465a      	mov	r2, fp
 800844a:	4631      	mov	r1, r6
 800844c:	4628      	mov	r0, r5
 800844e:	47b8      	blx	r7
 8008450:	3001      	adds	r0, #1
 8008452:	f43f aeae 	beq.w	80081b2 <_printf_float+0xb6>
 8008456:	f108 0801 	add.w	r8, r8, #1
 800845a:	e7ec      	b.n	8008436 <_printf_float+0x33a>
 800845c:	4642      	mov	r2, r8
 800845e:	4631      	mov	r1, r6
 8008460:	4628      	mov	r0, r5
 8008462:	47b8      	blx	r7
 8008464:	3001      	adds	r0, #1
 8008466:	d1c2      	bne.n	80083ee <_printf_float+0x2f2>
 8008468:	e6a3      	b.n	80081b2 <_printf_float+0xb6>
 800846a:	2301      	movs	r3, #1
 800846c:	4631      	mov	r1, r6
 800846e:	4628      	mov	r0, r5
 8008470:	9206      	str	r2, [sp, #24]
 8008472:	47b8      	blx	r7
 8008474:	3001      	adds	r0, #1
 8008476:	f43f ae9c 	beq.w	80081b2 <_printf_float+0xb6>
 800847a:	9a06      	ldr	r2, [sp, #24]
 800847c:	f10b 0b01 	add.w	fp, fp, #1
 8008480:	e7bb      	b.n	80083fa <_printf_float+0x2fe>
 8008482:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008486:	4631      	mov	r1, r6
 8008488:	4628      	mov	r0, r5
 800848a:	47b8      	blx	r7
 800848c:	3001      	adds	r0, #1
 800848e:	d1c0      	bne.n	8008412 <_printf_float+0x316>
 8008490:	e68f      	b.n	80081b2 <_printf_float+0xb6>
 8008492:	9a06      	ldr	r2, [sp, #24]
 8008494:	464b      	mov	r3, r9
 8008496:	4442      	add	r2, r8
 8008498:	4631      	mov	r1, r6
 800849a:	4628      	mov	r0, r5
 800849c:	47b8      	blx	r7
 800849e:	3001      	adds	r0, #1
 80084a0:	d1c3      	bne.n	800842a <_printf_float+0x32e>
 80084a2:	e686      	b.n	80081b2 <_printf_float+0xb6>
 80084a4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80084a8:	f1ba 0f01 	cmp.w	sl, #1
 80084ac:	dc01      	bgt.n	80084b2 <_printf_float+0x3b6>
 80084ae:	07db      	lsls	r3, r3, #31
 80084b0:	d536      	bpl.n	8008520 <_printf_float+0x424>
 80084b2:	2301      	movs	r3, #1
 80084b4:	4642      	mov	r2, r8
 80084b6:	4631      	mov	r1, r6
 80084b8:	4628      	mov	r0, r5
 80084ba:	47b8      	blx	r7
 80084bc:	3001      	adds	r0, #1
 80084be:	f43f ae78 	beq.w	80081b2 <_printf_float+0xb6>
 80084c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084c6:	4631      	mov	r1, r6
 80084c8:	4628      	mov	r0, r5
 80084ca:	47b8      	blx	r7
 80084cc:	3001      	adds	r0, #1
 80084ce:	f43f ae70 	beq.w	80081b2 <_printf_float+0xb6>
 80084d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80084d6:	2200      	movs	r2, #0
 80084d8:	2300      	movs	r3, #0
 80084da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084de:	f7f8 fb13 	bl	8000b08 <__aeabi_dcmpeq>
 80084e2:	b9c0      	cbnz	r0, 8008516 <_printf_float+0x41a>
 80084e4:	4653      	mov	r3, sl
 80084e6:	f108 0201 	add.w	r2, r8, #1
 80084ea:	4631      	mov	r1, r6
 80084ec:	4628      	mov	r0, r5
 80084ee:	47b8      	blx	r7
 80084f0:	3001      	adds	r0, #1
 80084f2:	d10c      	bne.n	800850e <_printf_float+0x412>
 80084f4:	e65d      	b.n	80081b2 <_printf_float+0xb6>
 80084f6:	2301      	movs	r3, #1
 80084f8:	465a      	mov	r2, fp
 80084fa:	4631      	mov	r1, r6
 80084fc:	4628      	mov	r0, r5
 80084fe:	47b8      	blx	r7
 8008500:	3001      	adds	r0, #1
 8008502:	f43f ae56 	beq.w	80081b2 <_printf_float+0xb6>
 8008506:	f108 0801 	add.w	r8, r8, #1
 800850a:	45d0      	cmp	r8, sl
 800850c:	dbf3      	blt.n	80084f6 <_printf_float+0x3fa>
 800850e:	464b      	mov	r3, r9
 8008510:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008514:	e6df      	b.n	80082d6 <_printf_float+0x1da>
 8008516:	f04f 0800 	mov.w	r8, #0
 800851a:	f104 0b1a 	add.w	fp, r4, #26
 800851e:	e7f4      	b.n	800850a <_printf_float+0x40e>
 8008520:	2301      	movs	r3, #1
 8008522:	4642      	mov	r2, r8
 8008524:	e7e1      	b.n	80084ea <_printf_float+0x3ee>
 8008526:	2301      	movs	r3, #1
 8008528:	464a      	mov	r2, r9
 800852a:	4631      	mov	r1, r6
 800852c:	4628      	mov	r0, r5
 800852e:	47b8      	blx	r7
 8008530:	3001      	adds	r0, #1
 8008532:	f43f ae3e 	beq.w	80081b2 <_printf_float+0xb6>
 8008536:	f108 0801 	add.w	r8, r8, #1
 800853a:	68e3      	ldr	r3, [r4, #12]
 800853c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800853e:	1a5b      	subs	r3, r3, r1
 8008540:	4543      	cmp	r3, r8
 8008542:	dcf0      	bgt.n	8008526 <_printf_float+0x42a>
 8008544:	e6fc      	b.n	8008340 <_printf_float+0x244>
 8008546:	f04f 0800 	mov.w	r8, #0
 800854a:	f104 0919 	add.w	r9, r4, #25
 800854e:	e7f4      	b.n	800853a <_printf_float+0x43e>

08008550 <_printf_common>:
 8008550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008554:	4616      	mov	r6, r2
 8008556:	4698      	mov	r8, r3
 8008558:	688a      	ldr	r2, [r1, #8]
 800855a:	690b      	ldr	r3, [r1, #16]
 800855c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008560:	4293      	cmp	r3, r2
 8008562:	bfb8      	it	lt
 8008564:	4613      	movlt	r3, r2
 8008566:	6033      	str	r3, [r6, #0]
 8008568:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800856c:	4607      	mov	r7, r0
 800856e:	460c      	mov	r4, r1
 8008570:	b10a      	cbz	r2, 8008576 <_printf_common+0x26>
 8008572:	3301      	adds	r3, #1
 8008574:	6033      	str	r3, [r6, #0]
 8008576:	6823      	ldr	r3, [r4, #0]
 8008578:	0699      	lsls	r1, r3, #26
 800857a:	bf42      	ittt	mi
 800857c:	6833      	ldrmi	r3, [r6, #0]
 800857e:	3302      	addmi	r3, #2
 8008580:	6033      	strmi	r3, [r6, #0]
 8008582:	6825      	ldr	r5, [r4, #0]
 8008584:	f015 0506 	ands.w	r5, r5, #6
 8008588:	d106      	bne.n	8008598 <_printf_common+0x48>
 800858a:	f104 0a19 	add.w	sl, r4, #25
 800858e:	68e3      	ldr	r3, [r4, #12]
 8008590:	6832      	ldr	r2, [r6, #0]
 8008592:	1a9b      	subs	r3, r3, r2
 8008594:	42ab      	cmp	r3, r5
 8008596:	dc26      	bgt.n	80085e6 <_printf_common+0x96>
 8008598:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800859c:	6822      	ldr	r2, [r4, #0]
 800859e:	3b00      	subs	r3, #0
 80085a0:	bf18      	it	ne
 80085a2:	2301      	movne	r3, #1
 80085a4:	0692      	lsls	r2, r2, #26
 80085a6:	d42b      	bmi.n	8008600 <_printf_common+0xb0>
 80085a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80085ac:	4641      	mov	r1, r8
 80085ae:	4638      	mov	r0, r7
 80085b0:	47c8      	blx	r9
 80085b2:	3001      	adds	r0, #1
 80085b4:	d01e      	beq.n	80085f4 <_printf_common+0xa4>
 80085b6:	6823      	ldr	r3, [r4, #0]
 80085b8:	6922      	ldr	r2, [r4, #16]
 80085ba:	f003 0306 	and.w	r3, r3, #6
 80085be:	2b04      	cmp	r3, #4
 80085c0:	bf02      	ittt	eq
 80085c2:	68e5      	ldreq	r5, [r4, #12]
 80085c4:	6833      	ldreq	r3, [r6, #0]
 80085c6:	1aed      	subeq	r5, r5, r3
 80085c8:	68a3      	ldr	r3, [r4, #8]
 80085ca:	bf0c      	ite	eq
 80085cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085d0:	2500      	movne	r5, #0
 80085d2:	4293      	cmp	r3, r2
 80085d4:	bfc4      	itt	gt
 80085d6:	1a9b      	subgt	r3, r3, r2
 80085d8:	18ed      	addgt	r5, r5, r3
 80085da:	2600      	movs	r6, #0
 80085dc:	341a      	adds	r4, #26
 80085de:	42b5      	cmp	r5, r6
 80085e0:	d11a      	bne.n	8008618 <_printf_common+0xc8>
 80085e2:	2000      	movs	r0, #0
 80085e4:	e008      	b.n	80085f8 <_printf_common+0xa8>
 80085e6:	2301      	movs	r3, #1
 80085e8:	4652      	mov	r2, sl
 80085ea:	4641      	mov	r1, r8
 80085ec:	4638      	mov	r0, r7
 80085ee:	47c8      	blx	r9
 80085f0:	3001      	adds	r0, #1
 80085f2:	d103      	bne.n	80085fc <_printf_common+0xac>
 80085f4:	f04f 30ff 	mov.w	r0, #4294967295
 80085f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085fc:	3501      	adds	r5, #1
 80085fe:	e7c6      	b.n	800858e <_printf_common+0x3e>
 8008600:	18e1      	adds	r1, r4, r3
 8008602:	1c5a      	adds	r2, r3, #1
 8008604:	2030      	movs	r0, #48	@ 0x30
 8008606:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800860a:	4422      	add	r2, r4
 800860c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008610:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008614:	3302      	adds	r3, #2
 8008616:	e7c7      	b.n	80085a8 <_printf_common+0x58>
 8008618:	2301      	movs	r3, #1
 800861a:	4622      	mov	r2, r4
 800861c:	4641      	mov	r1, r8
 800861e:	4638      	mov	r0, r7
 8008620:	47c8      	blx	r9
 8008622:	3001      	adds	r0, #1
 8008624:	d0e6      	beq.n	80085f4 <_printf_common+0xa4>
 8008626:	3601      	adds	r6, #1
 8008628:	e7d9      	b.n	80085de <_printf_common+0x8e>
	...

0800862c <_printf_i>:
 800862c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008630:	7e0f      	ldrb	r7, [r1, #24]
 8008632:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008634:	2f78      	cmp	r7, #120	@ 0x78
 8008636:	4691      	mov	r9, r2
 8008638:	4680      	mov	r8, r0
 800863a:	460c      	mov	r4, r1
 800863c:	469a      	mov	sl, r3
 800863e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008642:	d807      	bhi.n	8008654 <_printf_i+0x28>
 8008644:	2f62      	cmp	r7, #98	@ 0x62
 8008646:	d80a      	bhi.n	800865e <_printf_i+0x32>
 8008648:	2f00      	cmp	r7, #0
 800864a:	f000 80d1 	beq.w	80087f0 <_printf_i+0x1c4>
 800864e:	2f58      	cmp	r7, #88	@ 0x58
 8008650:	f000 80b8 	beq.w	80087c4 <_printf_i+0x198>
 8008654:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008658:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800865c:	e03a      	b.n	80086d4 <_printf_i+0xa8>
 800865e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008662:	2b15      	cmp	r3, #21
 8008664:	d8f6      	bhi.n	8008654 <_printf_i+0x28>
 8008666:	a101      	add	r1, pc, #4	@ (adr r1, 800866c <_printf_i+0x40>)
 8008668:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800866c:	080086c5 	.word	0x080086c5
 8008670:	080086d9 	.word	0x080086d9
 8008674:	08008655 	.word	0x08008655
 8008678:	08008655 	.word	0x08008655
 800867c:	08008655 	.word	0x08008655
 8008680:	08008655 	.word	0x08008655
 8008684:	080086d9 	.word	0x080086d9
 8008688:	08008655 	.word	0x08008655
 800868c:	08008655 	.word	0x08008655
 8008690:	08008655 	.word	0x08008655
 8008694:	08008655 	.word	0x08008655
 8008698:	080087d7 	.word	0x080087d7
 800869c:	08008703 	.word	0x08008703
 80086a0:	08008791 	.word	0x08008791
 80086a4:	08008655 	.word	0x08008655
 80086a8:	08008655 	.word	0x08008655
 80086ac:	080087f9 	.word	0x080087f9
 80086b0:	08008655 	.word	0x08008655
 80086b4:	08008703 	.word	0x08008703
 80086b8:	08008655 	.word	0x08008655
 80086bc:	08008655 	.word	0x08008655
 80086c0:	08008799 	.word	0x08008799
 80086c4:	6833      	ldr	r3, [r6, #0]
 80086c6:	1d1a      	adds	r2, r3, #4
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	6032      	str	r2, [r6, #0]
 80086cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80086d4:	2301      	movs	r3, #1
 80086d6:	e09c      	b.n	8008812 <_printf_i+0x1e6>
 80086d8:	6833      	ldr	r3, [r6, #0]
 80086da:	6820      	ldr	r0, [r4, #0]
 80086dc:	1d19      	adds	r1, r3, #4
 80086de:	6031      	str	r1, [r6, #0]
 80086e0:	0606      	lsls	r6, r0, #24
 80086e2:	d501      	bpl.n	80086e8 <_printf_i+0xbc>
 80086e4:	681d      	ldr	r5, [r3, #0]
 80086e6:	e003      	b.n	80086f0 <_printf_i+0xc4>
 80086e8:	0645      	lsls	r5, r0, #25
 80086ea:	d5fb      	bpl.n	80086e4 <_printf_i+0xb8>
 80086ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80086f0:	2d00      	cmp	r5, #0
 80086f2:	da03      	bge.n	80086fc <_printf_i+0xd0>
 80086f4:	232d      	movs	r3, #45	@ 0x2d
 80086f6:	426d      	negs	r5, r5
 80086f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086fc:	4858      	ldr	r0, [pc, #352]	@ (8008860 <_printf_i+0x234>)
 80086fe:	230a      	movs	r3, #10
 8008700:	e011      	b.n	8008726 <_printf_i+0xfa>
 8008702:	6821      	ldr	r1, [r4, #0]
 8008704:	6833      	ldr	r3, [r6, #0]
 8008706:	0608      	lsls	r0, r1, #24
 8008708:	f853 5b04 	ldr.w	r5, [r3], #4
 800870c:	d402      	bmi.n	8008714 <_printf_i+0xe8>
 800870e:	0649      	lsls	r1, r1, #25
 8008710:	bf48      	it	mi
 8008712:	b2ad      	uxthmi	r5, r5
 8008714:	2f6f      	cmp	r7, #111	@ 0x6f
 8008716:	4852      	ldr	r0, [pc, #328]	@ (8008860 <_printf_i+0x234>)
 8008718:	6033      	str	r3, [r6, #0]
 800871a:	bf14      	ite	ne
 800871c:	230a      	movne	r3, #10
 800871e:	2308      	moveq	r3, #8
 8008720:	2100      	movs	r1, #0
 8008722:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008726:	6866      	ldr	r6, [r4, #4]
 8008728:	60a6      	str	r6, [r4, #8]
 800872a:	2e00      	cmp	r6, #0
 800872c:	db05      	blt.n	800873a <_printf_i+0x10e>
 800872e:	6821      	ldr	r1, [r4, #0]
 8008730:	432e      	orrs	r6, r5
 8008732:	f021 0104 	bic.w	r1, r1, #4
 8008736:	6021      	str	r1, [r4, #0]
 8008738:	d04b      	beq.n	80087d2 <_printf_i+0x1a6>
 800873a:	4616      	mov	r6, r2
 800873c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008740:	fb03 5711 	mls	r7, r3, r1, r5
 8008744:	5dc7      	ldrb	r7, [r0, r7]
 8008746:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800874a:	462f      	mov	r7, r5
 800874c:	42bb      	cmp	r3, r7
 800874e:	460d      	mov	r5, r1
 8008750:	d9f4      	bls.n	800873c <_printf_i+0x110>
 8008752:	2b08      	cmp	r3, #8
 8008754:	d10b      	bne.n	800876e <_printf_i+0x142>
 8008756:	6823      	ldr	r3, [r4, #0]
 8008758:	07df      	lsls	r7, r3, #31
 800875a:	d508      	bpl.n	800876e <_printf_i+0x142>
 800875c:	6923      	ldr	r3, [r4, #16]
 800875e:	6861      	ldr	r1, [r4, #4]
 8008760:	4299      	cmp	r1, r3
 8008762:	bfde      	ittt	le
 8008764:	2330      	movle	r3, #48	@ 0x30
 8008766:	f806 3c01 	strble.w	r3, [r6, #-1]
 800876a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800876e:	1b92      	subs	r2, r2, r6
 8008770:	6122      	str	r2, [r4, #16]
 8008772:	f8cd a000 	str.w	sl, [sp]
 8008776:	464b      	mov	r3, r9
 8008778:	aa03      	add	r2, sp, #12
 800877a:	4621      	mov	r1, r4
 800877c:	4640      	mov	r0, r8
 800877e:	f7ff fee7 	bl	8008550 <_printf_common>
 8008782:	3001      	adds	r0, #1
 8008784:	d14a      	bne.n	800881c <_printf_i+0x1f0>
 8008786:	f04f 30ff 	mov.w	r0, #4294967295
 800878a:	b004      	add	sp, #16
 800878c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008790:	6823      	ldr	r3, [r4, #0]
 8008792:	f043 0320 	orr.w	r3, r3, #32
 8008796:	6023      	str	r3, [r4, #0]
 8008798:	4832      	ldr	r0, [pc, #200]	@ (8008864 <_printf_i+0x238>)
 800879a:	2778      	movs	r7, #120	@ 0x78
 800879c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80087a0:	6823      	ldr	r3, [r4, #0]
 80087a2:	6831      	ldr	r1, [r6, #0]
 80087a4:	061f      	lsls	r7, r3, #24
 80087a6:	f851 5b04 	ldr.w	r5, [r1], #4
 80087aa:	d402      	bmi.n	80087b2 <_printf_i+0x186>
 80087ac:	065f      	lsls	r7, r3, #25
 80087ae:	bf48      	it	mi
 80087b0:	b2ad      	uxthmi	r5, r5
 80087b2:	6031      	str	r1, [r6, #0]
 80087b4:	07d9      	lsls	r1, r3, #31
 80087b6:	bf44      	itt	mi
 80087b8:	f043 0320 	orrmi.w	r3, r3, #32
 80087bc:	6023      	strmi	r3, [r4, #0]
 80087be:	b11d      	cbz	r5, 80087c8 <_printf_i+0x19c>
 80087c0:	2310      	movs	r3, #16
 80087c2:	e7ad      	b.n	8008720 <_printf_i+0xf4>
 80087c4:	4826      	ldr	r0, [pc, #152]	@ (8008860 <_printf_i+0x234>)
 80087c6:	e7e9      	b.n	800879c <_printf_i+0x170>
 80087c8:	6823      	ldr	r3, [r4, #0]
 80087ca:	f023 0320 	bic.w	r3, r3, #32
 80087ce:	6023      	str	r3, [r4, #0]
 80087d0:	e7f6      	b.n	80087c0 <_printf_i+0x194>
 80087d2:	4616      	mov	r6, r2
 80087d4:	e7bd      	b.n	8008752 <_printf_i+0x126>
 80087d6:	6833      	ldr	r3, [r6, #0]
 80087d8:	6825      	ldr	r5, [r4, #0]
 80087da:	6961      	ldr	r1, [r4, #20]
 80087dc:	1d18      	adds	r0, r3, #4
 80087de:	6030      	str	r0, [r6, #0]
 80087e0:	062e      	lsls	r6, r5, #24
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	d501      	bpl.n	80087ea <_printf_i+0x1be>
 80087e6:	6019      	str	r1, [r3, #0]
 80087e8:	e002      	b.n	80087f0 <_printf_i+0x1c4>
 80087ea:	0668      	lsls	r0, r5, #25
 80087ec:	d5fb      	bpl.n	80087e6 <_printf_i+0x1ba>
 80087ee:	8019      	strh	r1, [r3, #0]
 80087f0:	2300      	movs	r3, #0
 80087f2:	6123      	str	r3, [r4, #16]
 80087f4:	4616      	mov	r6, r2
 80087f6:	e7bc      	b.n	8008772 <_printf_i+0x146>
 80087f8:	6833      	ldr	r3, [r6, #0]
 80087fa:	1d1a      	adds	r2, r3, #4
 80087fc:	6032      	str	r2, [r6, #0]
 80087fe:	681e      	ldr	r6, [r3, #0]
 8008800:	6862      	ldr	r2, [r4, #4]
 8008802:	2100      	movs	r1, #0
 8008804:	4630      	mov	r0, r6
 8008806:	f7f7 fd03 	bl	8000210 <memchr>
 800880a:	b108      	cbz	r0, 8008810 <_printf_i+0x1e4>
 800880c:	1b80      	subs	r0, r0, r6
 800880e:	6060      	str	r0, [r4, #4]
 8008810:	6863      	ldr	r3, [r4, #4]
 8008812:	6123      	str	r3, [r4, #16]
 8008814:	2300      	movs	r3, #0
 8008816:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800881a:	e7aa      	b.n	8008772 <_printf_i+0x146>
 800881c:	6923      	ldr	r3, [r4, #16]
 800881e:	4632      	mov	r2, r6
 8008820:	4649      	mov	r1, r9
 8008822:	4640      	mov	r0, r8
 8008824:	47d0      	blx	sl
 8008826:	3001      	adds	r0, #1
 8008828:	d0ad      	beq.n	8008786 <_printf_i+0x15a>
 800882a:	6823      	ldr	r3, [r4, #0]
 800882c:	079b      	lsls	r3, r3, #30
 800882e:	d413      	bmi.n	8008858 <_printf_i+0x22c>
 8008830:	68e0      	ldr	r0, [r4, #12]
 8008832:	9b03      	ldr	r3, [sp, #12]
 8008834:	4298      	cmp	r0, r3
 8008836:	bfb8      	it	lt
 8008838:	4618      	movlt	r0, r3
 800883a:	e7a6      	b.n	800878a <_printf_i+0x15e>
 800883c:	2301      	movs	r3, #1
 800883e:	4632      	mov	r2, r6
 8008840:	4649      	mov	r1, r9
 8008842:	4640      	mov	r0, r8
 8008844:	47d0      	blx	sl
 8008846:	3001      	adds	r0, #1
 8008848:	d09d      	beq.n	8008786 <_printf_i+0x15a>
 800884a:	3501      	adds	r5, #1
 800884c:	68e3      	ldr	r3, [r4, #12]
 800884e:	9903      	ldr	r1, [sp, #12]
 8008850:	1a5b      	subs	r3, r3, r1
 8008852:	42ab      	cmp	r3, r5
 8008854:	dcf2      	bgt.n	800883c <_printf_i+0x210>
 8008856:	e7eb      	b.n	8008830 <_printf_i+0x204>
 8008858:	2500      	movs	r5, #0
 800885a:	f104 0619 	add.w	r6, r4, #25
 800885e:	e7f5      	b.n	800884c <_printf_i+0x220>
 8008860:	0800b55a 	.word	0x0800b55a
 8008864:	0800b56b 	.word	0x0800b56b

08008868 <std>:
 8008868:	2300      	movs	r3, #0
 800886a:	b510      	push	{r4, lr}
 800886c:	4604      	mov	r4, r0
 800886e:	e9c0 3300 	strd	r3, r3, [r0]
 8008872:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008876:	6083      	str	r3, [r0, #8]
 8008878:	8181      	strh	r1, [r0, #12]
 800887a:	6643      	str	r3, [r0, #100]	@ 0x64
 800887c:	81c2      	strh	r2, [r0, #14]
 800887e:	6183      	str	r3, [r0, #24]
 8008880:	4619      	mov	r1, r3
 8008882:	2208      	movs	r2, #8
 8008884:	305c      	adds	r0, #92	@ 0x5c
 8008886:	f000 fa2f 	bl	8008ce8 <memset>
 800888a:	4b0d      	ldr	r3, [pc, #52]	@ (80088c0 <std+0x58>)
 800888c:	6263      	str	r3, [r4, #36]	@ 0x24
 800888e:	4b0d      	ldr	r3, [pc, #52]	@ (80088c4 <std+0x5c>)
 8008890:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008892:	4b0d      	ldr	r3, [pc, #52]	@ (80088c8 <std+0x60>)
 8008894:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008896:	4b0d      	ldr	r3, [pc, #52]	@ (80088cc <std+0x64>)
 8008898:	6323      	str	r3, [r4, #48]	@ 0x30
 800889a:	4b0d      	ldr	r3, [pc, #52]	@ (80088d0 <std+0x68>)
 800889c:	6224      	str	r4, [r4, #32]
 800889e:	429c      	cmp	r4, r3
 80088a0:	d006      	beq.n	80088b0 <std+0x48>
 80088a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80088a6:	4294      	cmp	r4, r2
 80088a8:	d002      	beq.n	80088b0 <std+0x48>
 80088aa:	33d0      	adds	r3, #208	@ 0xd0
 80088ac:	429c      	cmp	r4, r3
 80088ae:	d105      	bne.n	80088bc <std+0x54>
 80088b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80088b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088b8:	f000 ba92 	b.w	8008de0 <__retarget_lock_init_recursive>
 80088bc:	bd10      	pop	{r4, pc}
 80088be:	bf00      	nop
 80088c0:	08008b39 	.word	0x08008b39
 80088c4:	08008b5b 	.word	0x08008b5b
 80088c8:	08008b93 	.word	0x08008b93
 80088cc:	08008bb7 	.word	0x08008bb7
 80088d0:	200044f8 	.word	0x200044f8

080088d4 <stdio_exit_handler>:
 80088d4:	4a02      	ldr	r2, [pc, #8]	@ (80088e0 <stdio_exit_handler+0xc>)
 80088d6:	4903      	ldr	r1, [pc, #12]	@ (80088e4 <stdio_exit_handler+0x10>)
 80088d8:	4803      	ldr	r0, [pc, #12]	@ (80088e8 <stdio_exit_handler+0x14>)
 80088da:	f000 b869 	b.w	80089b0 <_fwalk_sglue>
 80088de:	bf00      	nop
 80088e0:	20000020 	.word	0x20000020
 80088e4:	0800a9c9 	.word	0x0800a9c9
 80088e8:	20000030 	.word	0x20000030

080088ec <cleanup_stdio>:
 80088ec:	6841      	ldr	r1, [r0, #4]
 80088ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008920 <cleanup_stdio+0x34>)
 80088f0:	4299      	cmp	r1, r3
 80088f2:	b510      	push	{r4, lr}
 80088f4:	4604      	mov	r4, r0
 80088f6:	d001      	beq.n	80088fc <cleanup_stdio+0x10>
 80088f8:	f002 f866 	bl	800a9c8 <_fflush_r>
 80088fc:	68a1      	ldr	r1, [r4, #8]
 80088fe:	4b09      	ldr	r3, [pc, #36]	@ (8008924 <cleanup_stdio+0x38>)
 8008900:	4299      	cmp	r1, r3
 8008902:	d002      	beq.n	800890a <cleanup_stdio+0x1e>
 8008904:	4620      	mov	r0, r4
 8008906:	f002 f85f 	bl	800a9c8 <_fflush_r>
 800890a:	68e1      	ldr	r1, [r4, #12]
 800890c:	4b06      	ldr	r3, [pc, #24]	@ (8008928 <cleanup_stdio+0x3c>)
 800890e:	4299      	cmp	r1, r3
 8008910:	d004      	beq.n	800891c <cleanup_stdio+0x30>
 8008912:	4620      	mov	r0, r4
 8008914:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008918:	f002 b856 	b.w	800a9c8 <_fflush_r>
 800891c:	bd10      	pop	{r4, pc}
 800891e:	bf00      	nop
 8008920:	200044f8 	.word	0x200044f8
 8008924:	20004560 	.word	0x20004560
 8008928:	200045c8 	.word	0x200045c8

0800892c <global_stdio_init.part.0>:
 800892c:	b510      	push	{r4, lr}
 800892e:	4b0b      	ldr	r3, [pc, #44]	@ (800895c <global_stdio_init.part.0+0x30>)
 8008930:	4c0b      	ldr	r4, [pc, #44]	@ (8008960 <global_stdio_init.part.0+0x34>)
 8008932:	4a0c      	ldr	r2, [pc, #48]	@ (8008964 <global_stdio_init.part.0+0x38>)
 8008934:	601a      	str	r2, [r3, #0]
 8008936:	4620      	mov	r0, r4
 8008938:	2200      	movs	r2, #0
 800893a:	2104      	movs	r1, #4
 800893c:	f7ff ff94 	bl	8008868 <std>
 8008940:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008944:	2201      	movs	r2, #1
 8008946:	2109      	movs	r1, #9
 8008948:	f7ff ff8e 	bl	8008868 <std>
 800894c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008950:	2202      	movs	r2, #2
 8008952:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008956:	2112      	movs	r1, #18
 8008958:	f7ff bf86 	b.w	8008868 <std>
 800895c:	20004630 	.word	0x20004630
 8008960:	200044f8 	.word	0x200044f8
 8008964:	080088d5 	.word	0x080088d5

08008968 <__sfp_lock_acquire>:
 8008968:	4801      	ldr	r0, [pc, #4]	@ (8008970 <__sfp_lock_acquire+0x8>)
 800896a:	f000 ba3a 	b.w	8008de2 <__retarget_lock_acquire_recursive>
 800896e:	bf00      	nop
 8008970:	20004639 	.word	0x20004639

08008974 <__sfp_lock_release>:
 8008974:	4801      	ldr	r0, [pc, #4]	@ (800897c <__sfp_lock_release+0x8>)
 8008976:	f000 ba35 	b.w	8008de4 <__retarget_lock_release_recursive>
 800897a:	bf00      	nop
 800897c:	20004639 	.word	0x20004639

08008980 <__sinit>:
 8008980:	b510      	push	{r4, lr}
 8008982:	4604      	mov	r4, r0
 8008984:	f7ff fff0 	bl	8008968 <__sfp_lock_acquire>
 8008988:	6a23      	ldr	r3, [r4, #32]
 800898a:	b11b      	cbz	r3, 8008994 <__sinit+0x14>
 800898c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008990:	f7ff bff0 	b.w	8008974 <__sfp_lock_release>
 8008994:	4b04      	ldr	r3, [pc, #16]	@ (80089a8 <__sinit+0x28>)
 8008996:	6223      	str	r3, [r4, #32]
 8008998:	4b04      	ldr	r3, [pc, #16]	@ (80089ac <__sinit+0x2c>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d1f5      	bne.n	800898c <__sinit+0xc>
 80089a0:	f7ff ffc4 	bl	800892c <global_stdio_init.part.0>
 80089a4:	e7f2      	b.n	800898c <__sinit+0xc>
 80089a6:	bf00      	nop
 80089a8:	080088ed 	.word	0x080088ed
 80089ac:	20004630 	.word	0x20004630

080089b0 <_fwalk_sglue>:
 80089b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089b4:	4607      	mov	r7, r0
 80089b6:	4688      	mov	r8, r1
 80089b8:	4614      	mov	r4, r2
 80089ba:	2600      	movs	r6, #0
 80089bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089c0:	f1b9 0901 	subs.w	r9, r9, #1
 80089c4:	d505      	bpl.n	80089d2 <_fwalk_sglue+0x22>
 80089c6:	6824      	ldr	r4, [r4, #0]
 80089c8:	2c00      	cmp	r4, #0
 80089ca:	d1f7      	bne.n	80089bc <_fwalk_sglue+0xc>
 80089cc:	4630      	mov	r0, r6
 80089ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089d2:	89ab      	ldrh	r3, [r5, #12]
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d907      	bls.n	80089e8 <_fwalk_sglue+0x38>
 80089d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80089dc:	3301      	adds	r3, #1
 80089de:	d003      	beq.n	80089e8 <_fwalk_sglue+0x38>
 80089e0:	4629      	mov	r1, r5
 80089e2:	4638      	mov	r0, r7
 80089e4:	47c0      	blx	r8
 80089e6:	4306      	orrs	r6, r0
 80089e8:	3568      	adds	r5, #104	@ 0x68
 80089ea:	e7e9      	b.n	80089c0 <_fwalk_sglue+0x10>

080089ec <iprintf>:
 80089ec:	b40f      	push	{r0, r1, r2, r3}
 80089ee:	b507      	push	{r0, r1, r2, lr}
 80089f0:	4906      	ldr	r1, [pc, #24]	@ (8008a0c <iprintf+0x20>)
 80089f2:	ab04      	add	r3, sp, #16
 80089f4:	6808      	ldr	r0, [r1, #0]
 80089f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80089fa:	6881      	ldr	r1, [r0, #8]
 80089fc:	9301      	str	r3, [sp, #4]
 80089fe:	f001 fe47 	bl	800a690 <_vfiprintf_r>
 8008a02:	b003      	add	sp, #12
 8008a04:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a08:	b004      	add	sp, #16
 8008a0a:	4770      	bx	lr
 8008a0c:	2000002c 	.word	0x2000002c

08008a10 <_puts_r>:
 8008a10:	6a03      	ldr	r3, [r0, #32]
 8008a12:	b570      	push	{r4, r5, r6, lr}
 8008a14:	6884      	ldr	r4, [r0, #8]
 8008a16:	4605      	mov	r5, r0
 8008a18:	460e      	mov	r6, r1
 8008a1a:	b90b      	cbnz	r3, 8008a20 <_puts_r+0x10>
 8008a1c:	f7ff ffb0 	bl	8008980 <__sinit>
 8008a20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a22:	07db      	lsls	r3, r3, #31
 8008a24:	d405      	bmi.n	8008a32 <_puts_r+0x22>
 8008a26:	89a3      	ldrh	r3, [r4, #12]
 8008a28:	0598      	lsls	r0, r3, #22
 8008a2a:	d402      	bmi.n	8008a32 <_puts_r+0x22>
 8008a2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a2e:	f000 f9d8 	bl	8008de2 <__retarget_lock_acquire_recursive>
 8008a32:	89a3      	ldrh	r3, [r4, #12]
 8008a34:	0719      	lsls	r1, r3, #28
 8008a36:	d502      	bpl.n	8008a3e <_puts_r+0x2e>
 8008a38:	6923      	ldr	r3, [r4, #16]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d135      	bne.n	8008aaa <_puts_r+0x9a>
 8008a3e:	4621      	mov	r1, r4
 8008a40:	4628      	mov	r0, r5
 8008a42:	f000 f8fb 	bl	8008c3c <__swsetup_r>
 8008a46:	b380      	cbz	r0, 8008aaa <_puts_r+0x9a>
 8008a48:	f04f 35ff 	mov.w	r5, #4294967295
 8008a4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a4e:	07da      	lsls	r2, r3, #31
 8008a50:	d405      	bmi.n	8008a5e <_puts_r+0x4e>
 8008a52:	89a3      	ldrh	r3, [r4, #12]
 8008a54:	059b      	lsls	r3, r3, #22
 8008a56:	d402      	bmi.n	8008a5e <_puts_r+0x4e>
 8008a58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a5a:	f000 f9c3 	bl	8008de4 <__retarget_lock_release_recursive>
 8008a5e:	4628      	mov	r0, r5
 8008a60:	bd70      	pop	{r4, r5, r6, pc}
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	da04      	bge.n	8008a70 <_puts_r+0x60>
 8008a66:	69a2      	ldr	r2, [r4, #24]
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	dc17      	bgt.n	8008a9c <_puts_r+0x8c>
 8008a6c:	290a      	cmp	r1, #10
 8008a6e:	d015      	beq.n	8008a9c <_puts_r+0x8c>
 8008a70:	6823      	ldr	r3, [r4, #0]
 8008a72:	1c5a      	adds	r2, r3, #1
 8008a74:	6022      	str	r2, [r4, #0]
 8008a76:	7019      	strb	r1, [r3, #0]
 8008a78:	68a3      	ldr	r3, [r4, #8]
 8008a7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008a7e:	3b01      	subs	r3, #1
 8008a80:	60a3      	str	r3, [r4, #8]
 8008a82:	2900      	cmp	r1, #0
 8008a84:	d1ed      	bne.n	8008a62 <_puts_r+0x52>
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	da11      	bge.n	8008aae <_puts_r+0x9e>
 8008a8a:	4622      	mov	r2, r4
 8008a8c:	210a      	movs	r1, #10
 8008a8e:	4628      	mov	r0, r5
 8008a90:	f000 f895 	bl	8008bbe <__swbuf_r>
 8008a94:	3001      	adds	r0, #1
 8008a96:	d0d7      	beq.n	8008a48 <_puts_r+0x38>
 8008a98:	250a      	movs	r5, #10
 8008a9a:	e7d7      	b.n	8008a4c <_puts_r+0x3c>
 8008a9c:	4622      	mov	r2, r4
 8008a9e:	4628      	mov	r0, r5
 8008aa0:	f000 f88d 	bl	8008bbe <__swbuf_r>
 8008aa4:	3001      	adds	r0, #1
 8008aa6:	d1e7      	bne.n	8008a78 <_puts_r+0x68>
 8008aa8:	e7ce      	b.n	8008a48 <_puts_r+0x38>
 8008aaa:	3e01      	subs	r6, #1
 8008aac:	e7e4      	b.n	8008a78 <_puts_r+0x68>
 8008aae:	6823      	ldr	r3, [r4, #0]
 8008ab0:	1c5a      	adds	r2, r3, #1
 8008ab2:	6022      	str	r2, [r4, #0]
 8008ab4:	220a      	movs	r2, #10
 8008ab6:	701a      	strb	r2, [r3, #0]
 8008ab8:	e7ee      	b.n	8008a98 <_puts_r+0x88>
	...

08008abc <puts>:
 8008abc:	4b02      	ldr	r3, [pc, #8]	@ (8008ac8 <puts+0xc>)
 8008abe:	4601      	mov	r1, r0
 8008ac0:	6818      	ldr	r0, [r3, #0]
 8008ac2:	f7ff bfa5 	b.w	8008a10 <_puts_r>
 8008ac6:	bf00      	nop
 8008ac8:	2000002c 	.word	0x2000002c

08008acc <sniprintf>:
 8008acc:	b40c      	push	{r2, r3}
 8008ace:	b530      	push	{r4, r5, lr}
 8008ad0:	4b18      	ldr	r3, [pc, #96]	@ (8008b34 <sniprintf+0x68>)
 8008ad2:	1e0c      	subs	r4, r1, #0
 8008ad4:	681d      	ldr	r5, [r3, #0]
 8008ad6:	b09d      	sub	sp, #116	@ 0x74
 8008ad8:	da08      	bge.n	8008aec <sniprintf+0x20>
 8008ada:	238b      	movs	r3, #139	@ 0x8b
 8008adc:	602b      	str	r3, [r5, #0]
 8008ade:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae2:	b01d      	add	sp, #116	@ 0x74
 8008ae4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008ae8:	b002      	add	sp, #8
 8008aea:	4770      	bx	lr
 8008aec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008af0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008af4:	f04f 0300 	mov.w	r3, #0
 8008af8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008afa:	bf14      	ite	ne
 8008afc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008b00:	4623      	moveq	r3, r4
 8008b02:	9304      	str	r3, [sp, #16]
 8008b04:	9307      	str	r3, [sp, #28]
 8008b06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008b0a:	9002      	str	r0, [sp, #8]
 8008b0c:	9006      	str	r0, [sp, #24]
 8008b0e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008b12:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008b14:	ab21      	add	r3, sp, #132	@ 0x84
 8008b16:	a902      	add	r1, sp, #8
 8008b18:	4628      	mov	r0, r5
 8008b1a:	9301      	str	r3, [sp, #4]
 8008b1c:	f001 fc92 	bl	800a444 <_svfiprintf_r>
 8008b20:	1c43      	adds	r3, r0, #1
 8008b22:	bfbc      	itt	lt
 8008b24:	238b      	movlt	r3, #139	@ 0x8b
 8008b26:	602b      	strlt	r3, [r5, #0]
 8008b28:	2c00      	cmp	r4, #0
 8008b2a:	d0da      	beq.n	8008ae2 <sniprintf+0x16>
 8008b2c:	9b02      	ldr	r3, [sp, #8]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	701a      	strb	r2, [r3, #0]
 8008b32:	e7d6      	b.n	8008ae2 <sniprintf+0x16>
 8008b34:	2000002c 	.word	0x2000002c

08008b38 <__sread>:
 8008b38:	b510      	push	{r4, lr}
 8008b3a:	460c      	mov	r4, r1
 8008b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b40:	f000 f900 	bl	8008d44 <_read_r>
 8008b44:	2800      	cmp	r0, #0
 8008b46:	bfab      	itete	ge
 8008b48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008b4a:	89a3      	ldrhlt	r3, [r4, #12]
 8008b4c:	181b      	addge	r3, r3, r0
 8008b4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008b52:	bfac      	ite	ge
 8008b54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008b56:	81a3      	strhlt	r3, [r4, #12]
 8008b58:	bd10      	pop	{r4, pc}

08008b5a <__swrite>:
 8008b5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b5e:	461f      	mov	r7, r3
 8008b60:	898b      	ldrh	r3, [r1, #12]
 8008b62:	05db      	lsls	r3, r3, #23
 8008b64:	4605      	mov	r5, r0
 8008b66:	460c      	mov	r4, r1
 8008b68:	4616      	mov	r6, r2
 8008b6a:	d505      	bpl.n	8008b78 <__swrite+0x1e>
 8008b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b70:	2302      	movs	r3, #2
 8008b72:	2200      	movs	r2, #0
 8008b74:	f000 f8d4 	bl	8008d20 <_lseek_r>
 8008b78:	89a3      	ldrh	r3, [r4, #12]
 8008b7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b82:	81a3      	strh	r3, [r4, #12]
 8008b84:	4632      	mov	r2, r6
 8008b86:	463b      	mov	r3, r7
 8008b88:	4628      	mov	r0, r5
 8008b8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b8e:	f000 b8eb 	b.w	8008d68 <_write_r>

08008b92 <__sseek>:
 8008b92:	b510      	push	{r4, lr}
 8008b94:	460c      	mov	r4, r1
 8008b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b9a:	f000 f8c1 	bl	8008d20 <_lseek_r>
 8008b9e:	1c43      	adds	r3, r0, #1
 8008ba0:	89a3      	ldrh	r3, [r4, #12]
 8008ba2:	bf15      	itete	ne
 8008ba4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008ba6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008baa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008bae:	81a3      	strheq	r3, [r4, #12]
 8008bb0:	bf18      	it	ne
 8008bb2:	81a3      	strhne	r3, [r4, #12]
 8008bb4:	bd10      	pop	{r4, pc}

08008bb6 <__sclose>:
 8008bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bba:	f000 b8a1 	b.w	8008d00 <_close_r>

08008bbe <__swbuf_r>:
 8008bbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bc0:	460e      	mov	r6, r1
 8008bc2:	4614      	mov	r4, r2
 8008bc4:	4605      	mov	r5, r0
 8008bc6:	b118      	cbz	r0, 8008bd0 <__swbuf_r+0x12>
 8008bc8:	6a03      	ldr	r3, [r0, #32]
 8008bca:	b90b      	cbnz	r3, 8008bd0 <__swbuf_r+0x12>
 8008bcc:	f7ff fed8 	bl	8008980 <__sinit>
 8008bd0:	69a3      	ldr	r3, [r4, #24]
 8008bd2:	60a3      	str	r3, [r4, #8]
 8008bd4:	89a3      	ldrh	r3, [r4, #12]
 8008bd6:	071a      	lsls	r2, r3, #28
 8008bd8:	d501      	bpl.n	8008bde <__swbuf_r+0x20>
 8008bda:	6923      	ldr	r3, [r4, #16]
 8008bdc:	b943      	cbnz	r3, 8008bf0 <__swbuf_r+0x32>
 8008bde:	4621      	mov	r1, r4
 8008be0:	4628      	mov	r0, r5
 8008be2:	f000 f82b 	bl	8008c3c <__swsetup_r>
 8008be6:	b118      	cbz	r0, 8008bf0 <__swbuf_r+0x32>
 8008be8:	f04f 37ff 	mov.w	r7, #4294967295
 8008bec:	4638      	mov	r0, r7
 8008bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bf0:	6823      	ldr	r3, [r4, #0]
 8008bf2:	6922      	ldr	r2, [r4, #16]
 8008bf4:	1a98      	subs	r0, r3, r2
 8008bf6:	6963      	ldr	r3, [r4, #20]
 8008bf8:	b2f6      	uxtb	r6, r6
 8008bfa:	4283      	cmp	r3, r0
 8008bfc:	4637      	mov	r7, r6
 8008bfe:	dc05      	bgt.n	8008c0c <__swbuf_r+0x4e>
 8008c00:	4621      	mov	r1, r4
 8008c02:	4628      	mov	r0, r5
 8008c04:	f001 fee0 	bl	800a9c8 <_fflush_r>
 8008c08:	2800      	cmp	r0, #0
 8008c0a:	d1ed      	bne.n	8008be8 <__swbuf_r+0x2a>
 8008c0c:	68a3      	ldr	r3, [r4, #8]
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	60a3      	str	r3, [r4, #8]
 8008c12:	6823      	ldr	r3, [r4, #0]
 8008c14:	1c5a      	adds	r2, r3, #1
 8008c16:	6022      	str	r2, [r4, #0]
 8008c18:	701e      	strb	r6, [r3, #0]
 8008c1a:	6962      	ldr	r2, [r4, #20]
 8008c1c:	1c43      	adds	r3, r0, #1
 8008c1e:	429a      	cmp	r2, r3
 8008c20:	d004      	beq.n	8008c2c <__swbuf_r+0x6e>
 8008c22:	89a3      	ldrh	r3, [r4, #12]
 8008c24:	07db      	lsls	r3, r3, #31
 8008c26:	d5e1      	bpl.n	8008bec <__swbuf_r+0x2e>
 8008c28:	2e0a      	cmp	r6, #10
 8008c2a:	d1df      	bne.n	8008bec <__swbuf_r+0x2e>
 8008c2c:	4621      	mov	r1, r4
 8008c2e:	4628      	mov	r0, r5
 8008c30:	f001 feca 	bl	800a9c8 <_fflush_r>
 8008c34:	2800      	cmp	r0, #0
 8008c36:	d0d9      	beq.n	8008bec <__swbuf_r+0x2e>
 8008c38:	e7d6      	b.n	8008be8 <__swbuf_r+0x2a>
	...

08008c3c <__swsetup_r>:
 8008c3c:	b538      	push	{r3, r4, r5, lr}
 8008c3e:	4b29      	ldr	r3, [pc, #164]	@ (8008ce4 <__swsetup_r+0xa8>)
 8008c40:	4605      	mov	r5, r0
 8008c42:	6818      	ldr	r0, [r3, #0]
 8008c44:	460c      	mov	r4, r1
 8008c46:	b118      	cbz	r0, 8008c50 <__swsetup_r+0x14>
 8008c48:	6a03      	ldr	r3, [r0, #32]
 8008c4a:	b90b      	cbnz	r3, 8008c50 <__swsetup_r+0x14>
 8008c4c:	f7ff fe98 	bl	8008980 <__sinit>
 8008c50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c54:	0719      	lsls	r1, r3, #28
 8008c56:	d422      	bmi.n	8008c9e <__swsetup_r+0x62>
 8008c58:	06da      	lsls	r2, r3, #27
 8008c5a:	d407      	bmi.n	8008c6c <__swsetup_r+0x30>
 8008c5c:	2209      	movs	r2, #9
 8008c5e:	602a      	str	r2, [r5, #0]
 8008c60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c64:	81a3      	strh	r3, [r4, #12]
 8008c66:	f04f 30ff 	mov.w	r0, #4294967295
 8008c6a:	e033      	b.n	8008cd4 <__swsetup_r+0x98>
 8008c6c:	0758      	lsls	r0, r3, #29
 8008c6e:	d512      	bpl.n	8008c96 <__swsetup_r+0x5a>
 8008c70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c72:	b141      	cbz	r1, 8008c86 <__swsetup_r+0x4a>
 8008c74:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c78:	4299      	cmp	r1, r3
 8008c7a:	d002      	beq.n	8008c82 <__swsetup_r+0x46>
 8008c7c:	4628      	mov	r0, r5
 8008c7e:	f000 ff0b 	bl	8009a98 <_free_r>
 8008c82:	2300      	movs	r3, #0
 8008c84:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c86:	89a3      	ldrh	r3, [r4, #12]
 8008c88:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008c8c:	81a3      	strh	r3, [r4, #12]
 8008c8e:	2300      	movs	r3, #0
 8008c90:	6063      	str	r3, [r4, #4]
 8008c92:	6923      	ldr	r3, [r4, #16]
 8008c94:	6023      	str	r3, [r4, #0]
 8008c96:	89a3      	ldrh	r3, [r4, #12]
 8008c98:	f043 0308 	orr.w	r3, r3, #8
 8008c9c:	81a3      	strh	r3, [r4, #12]
 8008c9e:	6923      	ldr	r3, [r4, #16]
 8008ca0:	b94b      	cbnz	r3, 8008cb6 <__swsetup_r+0x7a>
 8008ca2:	89a3      	ldrh	r3, [r4, #12]
 8008ca4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cac:	d003      	beq.n	8008cb6 <__swsetup_r+0x7a>
 8008cae:	4621      	mov	r1, r4
 8008cb0:	4628      	mov	r0, r5
 8008cb2:	f001 fed7 	bl	800aa64 <__smakebuf_r>
 8008cb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cba:	f013 0201 	ands.w	r2, r3, #1
 8008cbe:	d00a      	beq.n	8008cd6 <__swsetup_r+0x9a>
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	60a2      	str	r2, [r4, #8]
 8008cc4:	6962      	ldr	r2, [r4, #20]
 8008cc6:	4252      	negs	r2, r2
 8008cc8:	61a2      	str	r2, [r4, #24]
 8008cca:	6922      	ldr	r2, [r4, #16]
 8008ccc:	b942      	cbnz	r2, 8008ce0 <__swsetup_r+0xa4>
 8008cce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008cd2:	d1c5      	bne.n	8008c60 <__swsetup_r+0x24>
 8008cd4:	bd38      	pop	{r3, r4, r5, pc}
 8008cd6:	0799      	lsls	r1, r3, #30
 8008cd8:	bf58      	it	pl
 8008cda:	6962      	ldrpl	r2, [r4, #20]
 8008cdc:	60a2      	str	r2, [r4, #8]
 8008cde:	e7f4      	b.n	8008cca <__swsetup_r+0x8e>
 8008ce0:	2000      	movs	r0, #0
 8008ce2:	e7f7      	b.n	8008cd4 <__swsetup_r+0x98>
 8008ce4:	2000002c 	.word	0x2000002c

08008ce8 <memset>:
 8008ce8:	4402      	add	r2, r0
 8008cea:	4603      	mov	r3, r0
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d100      	bne.n	8008cf2 <memset+0xa>
 8008cf0:	4770      	bx	lr
 8008cf2:	f803 1b01 	strb.w	r1, [r3], #1
 8008cf6:	e7f9      	b.n	8008cec <memset+0x4>

08008cf8 <_localeconv_r>:
 8008cf8:	4800      	ldr	r0, [pc, #0]	@ (8008cfc <_localeconv_r+0x4>)
 8008cfa:	4770      	bx	lr
 8008cfc:	2000016c 	.word	0x2000016c

08008d00 <_close_r>:
 8008d00:	b538      	push	{r3, r4, r5, lr}
 8008d02:	4d06      	ldr	r5, [pc, #24]	@ (8008d1c <_close_r+0x1c>)
 8008d04:	2300      	movs	r3, #0
 8008d06:	4604      	mov	r4, r0
 8008d08:	4608      	mov	r0, r1
 8008d0a:	602b      	str	r3, [r5, #0]
 8008d0c:	f7f9 ff46 	bl	8002b9c <_close>
 8008d10:	1c43      	adds	r3, r0, #1
 8008d12:	d102      	bne.n	8008d1a <_close_r+0x1a>
 8008d14:	682b      	ldr	r3, [r5, #0]
 8008d16:	b103      	cbz	r3, 8008d1a <_close_r+0x1a>
 8008d18:	6023      	str	r3, [r4, #0]
 8008d1a:	bd38      	pop	{r3, r4, r5, pc}
 8008d1c:	20004634 	.word	0x20004634

08008d20 <_lseek_r>:
 8008d20:	b538      	push	{r3, r4, r5, lr}
 8008d22:	4d07      	ldr	r5, [pc, #28]	@ (8008d40 <_lseek_r+0x20>)
 8008d24:	4604      	mov	r4, r0
 8008d26:	4608      	mov	r0, r1
 8008d28:	4611      	mov	r1, r2
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	602a      	str	r2, [r5, #0]
 8008d2e:	461a      	mov	r2, r3
 8008d30:	f7f9 ff5b 	bl	8002bea <_lseek>
 8008d34:	1c43      	adds	r3, r0, #1
 8008d36:	d102      	bne.n	8008d3e <_lseek_r+0x1e>
 8008d38:	682b      	ldr	r3, [r5, #0]
 8008d3a:	b103      	cbz	r3, 8008d3e <_lseek_r+0x1e>
 8008d3c:	6023      	str	r3, [r4, #0]
 8008d3e:	bd38      	pop	{r3, r4, r5, pc}
 8008d40:	20004634 	.word	0x20004634

08008d44 <_read_r>:
 8008d44:	b538      	push	{r3, r4, r5, lr}
 8008d46:	4d07      	ldr	r5, [pc, #28]	@ (8008d64 <_read_r+0x20>)
 8008d48:	4604      	mov	r4, r0
 8008d4a:	4608      	mov	r0, r1
 8008d4c:	4611      	mov	r1, r2
 8008d4e:	2200      	movs	r2, #0
 8008d50:	602a      	str	r2, [r5, #0]
 8008d52:	461a      	mov	r2, r3
 8008d54:	f7f9 ff05 	bl	8002b62 <_read>
 8008d58:	1c43      	adds	r3, r0, #1
 8008d5a:	d102      	bne.n	8008d62 <_read_r+0x1e>
 8008d5c:	682b      	ldr	r3, [r5, #0]
 8008d5e:	b103      	cbz	r3, 8008d62 <_read_r+0x1e>
 8008d60:	6023      	str	r3, [r4, #0]
 8008d62:	bd38      	pop	{r3, r4, r5, pc}
 8008d64:	20004634 	.word	0x20004634

08008d68 <_write_r>:
 8008d68:	b538      	push	{r3, r4, r5, lr}
 8008d6a:	4d07      	ldr	r5, [pc, #28]	@ (8008d88 <_write_r+0x20>)
 8008d6c:	4604      	mov	r4, r0
 8008d6e:	4608      	mov	r0, r1
 8008d70:	4611      	mov	r1, r2
 8008d72:	2200      	movs	r2, #0
 8008d74:	602a      	str	r2, [r5, #0]
 8008d76:	461a      	mov	r2, r3
 8008d78:	f7f9 f8bc 	bl	8001ef4 <_write>
 8008d7c:	1c43      	adds	r3, r0, #1
 8008d7e:	d102      	bne.n	8008d86 <_write_r+0x1e>
 8008d80:	682b      	ldr	r3, [r5, #0]
 8008d82:	b103      	cbz	r3, 8008d86 <_write_r+0x1e>
 8008d84:	6023      	str	r3, [r4, #0]
 8008d86:	bd38      	pop	{r3, r4, r5, pc}
 8008d88:	20004634 	.word	0x20004634

08008d8c <__errno>:
 8008d8c:	4b01      	ldr	r3, [pc, #4]	@ (8008d94 <__errno+0x8>)
 8008d8e:	6818      	ldr	r0, [r3, #0]
 8008d90:	4770      	bx	lr
 8008d92:	bf00      	nop
 8008d94:	2000002c 	.word	0x2000002c

08008d98 <__libc_init_array>:
 8008d98:	b570      	push	{r4, r5, r6, lr}
 8008d9a:	4d0d      	ldr	r5, [pc, #52]	@ (8008dd0 <__libc_init_array+0x38>)
 8008d9c:	4c0d      	ldr	r4, [pc, #52]	@ (8008dd4 <__libc_init_array+0x3c>)
 8008d9e:	1b64      	subs	r4, r4, r5
 8008da0:	10a4      	asrs	r4, r4, #2
 8008da2:	2600      	movs	r6, #0
 8008da4:	42a6      	cmp	r6, r4
 8008da6:	d109      	bne.n	8008dbc <__libc_init_array+0x24>
 8008da8:	4d0b      	ldr	r5, [pc, #44]	@ (8008dd8 <__libc_init_array+0x40>)
 8008daa:	4c0c      	ldr	r4, [pc, #48]	@ (8008ddc <__libc_init_array+0x44>)
 8008dac:	f001 ffd6 	bl	800ad5c <_init>
 8008db0:	1b64      	subs	r4, r4, r5
 8008db2:	10a4      	asrs	r4, r4, #2
 8008db4:	2600      	movs	r6, #0
 8008db6:	42a6      	cmp	r6, r4
 8008db8:	d105      	bne.n	8008dc6 <__libc_init_array+0x2e>
 8008dba:	bd70      	pop	{r4, r5, r6, pc}
 8008dbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008dc0:	4798      	blx	r3
 8008dc2:	3601      	adds	r6, #1
 8008dc4:	e7ee      	b.n	8008da4 <__libc_init_array+0xc>
 8008dc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008dca:	4798      	blx	r3
 8008dcc:	3601      	adds	r6, #1
 8008dce:	e7f2      	b.n	8008db6 <__libc_init_array+0x1e>
 8008dd0:	0800b8c4 	.word	0x0800b8c4
 8008dd4:	0800b8c4 	.word	0x0800b8c4
 8008dd8:	0800b8c4 	.word	0x0800b8c4
 8008ddc:	0800b8c8 	.word	0x0800b8c8

08008de0 <__retarget_lock_init_recursive>:
 8008de0:	4770      	bx	lr

08008de2 <__retarget_lock_acquire_recursive>:
 8008de2:	4770      	bx	lr

08008de4 <__retarget_lock_release_recursive>:
 8008de4:	4770      	bx	lr

08008de6 <quorem>:
 8008de6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dea:	6903      	ldr	r3, [r0, #16]
 8008dec:	690c      	ldr	r4, [r1, #16]
 8008dee:	42a3      	cmp	r3, r4
 8008df0:	4607      	mov	r7, r0
 8008df2:	db7e      	blt.n	8008ef2 <quorem+0x10c>
 8008df4:	3c01      	subs	r4, #1
 8008df6:	f101 0814 	add.w	r8, r1, #20
 8008dfa:	00a3      	lsls	r3, r4, #2
 8008dfc:	f100 0514 	add.w	r5, r0, #20
 8008e00:	9300      	str	r3, [sp, #0]
 8008e02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e06:	9301      	str	r3, [sp, #4]
 8008e08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008e0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e10:	3301      	adds	r3, #1
 8008e12:	429a      	cmp	r2, r3
 8008e14:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008e18:	fbb2 f6f3 	udiv	r6, r2, r3
 8008e1c:	d32e      	bcc.n	8008e7c <quorem+0x96>
 8008e1e:	f04f 0a00 	mov.w	sl, #0
 8008e22:	46c4      	mov	ip, r8
 8008e24:	46ae      	mov	lr, r5
 8008e26:	46d3      	mov	fp, sl
 8008e28:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008e2c:	b298      	uxth	r0, r3
 8008e2e:	fb06 a000 	mla	r0, r6, r0, sl
 8008e32:	0c02      	lsrs	r2, r0, #16
 8008e34:	0c1b      	lsrs	r3, r3, #16
 8008e36:	fb06 2303 	mla	r3, r6, r3, r2
 8008e3a:	f8de 2000 	ldr.w	r2, [lr]
 8008e3e:	b280      	uxth	r0, r0
 8008e40:	b292      	uxth	r2, r2
 8008e42:	1a12      	subs	r2, r2, r0
 8008e44:	445a      	add	r2, fp
 8008e46:	f8de 0000 	ldr.w	r0, [lr]
 8008e4a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008e54:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008e58:	b292      	uxth	r2, r2
 8008e5a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008e5e:	45e1      	cmp	r9, ip
 8008e60:	f84e 2b04 	str.w	r2, [lr], #4
 8008e64:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008e68:	d2de      	bcs.n	8008e28 <quorem+0x42>
 8008e6a:	9b00      	ldr	r3, [sp, #0]
 8008e6c:	58eb      	ldr	r3, [r5, r3]
 8008e6e:	b92b      	cbnz	r3, 8008e7c <quorem+0x96>
 8008e70:	9b01      	ldr	r3, [sp, #4]
 8008e72:	3b04      	subs	r3, #4
 8008e74:	429d      	cmp	r5, r3
 8008e76:	461a      	mov	r2, r3
 8008e78:	d32f      	bcc.n	8008eda <quorem+0xf4>
 8008e7a:	613c      	str	r4, [r7, #16]
 8008e7c:	4638      	mov	r0, r7
 8008e7e:	f001 f97d 	bl	800a17c <__mcmp>
 8008e82:	2800      	cmp	r0, #0
 8008e84:	db25      	blt.n	8008ed2 <quorem+0xec>
 8008e86:	4629      	mov	r1, r5
 8008e88:	2000      	movs	r0, #0
 8008e8a:	f858 2b04 	ldr.w	r2, [r8], #4
 8008e8e:	f8d1 c000 	ldr.w	ip, [r1]
 8008e92:	fa1f fe82 	uxth.w	lr, r2
 8008e96:	fa1f f38c 	uxth.w	r3, ip
 8008e9a:	eba3 030e 	sub.w	r3, r3, lr
 8008e9e:	4403      	add	r3, r0
 8008ea0:	0c12      	lsrs	r2, r2, #16
 8008ea2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008ea6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008eb0:	45c1      	cmp	r9, r8
 8008eb2:	f841 3b04 	str.w	r3, [r1], #4
 8008eb6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008eba:	d2e6      	bcs.n	8008e8a <quorem+0xa4>
 8008ebc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ec0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ec4:	b922      	cbnz	r2, 8008ed0 <quorem+0xea>
 8008ec6:	3b04      	subs	r3, #4
 8008ec8:	429d      	cmp	r5, r3
 8008eca:	461a      	mov	r2, r3
 8008ecc:	d30b      	bcc.n	8008ee6 <quorem+0x100>
 8008ece:	613c      	str	r4, [r7, #16]
 8008ed0:	3601      	adds	r6, #1
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	b003      	add	sp, #12
 8008ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eda:	6812      	ldr	r2, [r2, #0]
 8008edc:	3b04      	subs	r3, #4
 8008ede:	2a00      	cmp	r2, #0
 8008ee0:	d1cb      	bne.n	8008e7a <quorem+0x94>
 8008ee2:	3c01      	subs	r4, #1
 8008ee4:	e7c6      	b.n	8008e74 <quorem+0x8e>
 8008ee6:	6812      	ldr	r2, [r2, #0]
 8008ee8:	3b04      	subs	r3, #4
 8008eea:	2a00      	cmp	r2, #0
 8008eec:	d1ef      	bne.n	8008ece <quorem+0xe8>
 8008eee:	3c01      	subs	r4, #1
 8008ef0:	e7ea      	b.n	8008ec8 <quorem+0xe2>
 8008ef2:	2000      	movs	r0, #0
 8008ef4:	e7ee      	b.n	8008ed4 <quorem+0xee>
	...

08008ef8 <_dtoa_r>:
 8008ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008efc:	69c7      	ldr	r7, [r0, #28]
 8008efe:	b097      	sub	sp, #92	@ 0x5c
 8008f00:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008f04:	ec55 4b10 	vmov	r4, r5, d0
 8008f08:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008f0a:	9107      	str	r1, [sp, #28]
 8008f0c:	4681      	mov	r9, r0
 8008f0e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008f10:	9311      	str	r3, [sp, #68]	@ 0x44
 8008f12:	b97f      	cbnz	r7, 8008f34 <_dtoa_r+0x3c>
 8008f14:	2010      	movs	r0, #16
 8008f16:	f000 fe09 	bl	8009b2c <malloc>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008f20:	b920      	cbnz	r0, 8008f2c <_dtoa_r+0x34>
 8008f22:	4ba9      	ldr	r3, [pc, #676]	@ (80091c8 <_dtoa_r+0x2d0>)
 8008f24:	21ef      	movs	r1, #239	@ 0xef
 8008f26:	48a9      	ldr	r0, [pc, #676]	@ (80091cc <_dtoa_r+0x2d4>)
 8008f28:	f001 fe32 	bl	800ab90 <__assert_func>
 8008f2c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008f30:	6007      	str	r7, [r0, #0]
 8008f32:	60c7      	str	r7, [r0, #12]
 8008f34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008f38:	6819      	ldr	r1, [r3, #0]
 8008f3a:	b159      	cbz	r1, 8008f54 <_dtoa_r+0x5c>
 8008f3c:	685a      	ldr	r2, [r3, #4]
 8008f3e:	604a      	str	r2, [r1, #4]
 8008f40:	2301      	movs	r3, #1
 8008f42:	4093      	lsls	r3, r2
 8008f44:	608b      	str	r3, [r1, #8]
 8008f46:	4648      	mov	r0, r9
 8008f48:	f000 fee6 	bl	8009d18 <_Bfree>
 8008f4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008f50:	2200      	movs	r2, #0
 8008f52:	601a      	str	r2, [r3, #0]
 8008f54:	1e2b      	subs	r3, r5, #0
 8008f56:	bfb9      	ittee	lt
 8008f58:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008f5c:	9305      	strlt	r3, [sp, #20]
 8008f5e:	2300      	movge	r3, #0
 8008f60:	6033      	strge	r3, [r6, #0]
 8008f62:	9f05      	ldr	r7, [sp, #20]
 8008f64:	4b9a      	ldr	r3, [pc, #616]	@ (80091d0 <_dtoa_r+0x2d8>)
 8008f66:	bfbc      	itt	lt
 8008f68:	2201      	movlt	r2, #1
 8008f6a:	6032      	strlt	r2, [r6, #0]
 8008f6c:	43bb      	bics	r3, r7
 8008f6e:	d112      	bne.n	8008f96 <_dtoa_r+0x9e>
 8008f70:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008f72:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008f76:	6013      	str	r3, [r2, #0]
 8008f78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008f7c:	4323      	orrs	r3, r4
 8008f7e:	f000 855a 	beq.w	8009a36 <_dtoa_r+0xb3e>
 8008f82:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f84:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80091e4 <_dtoa_r+0x2ec>
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	f000 855c 	beq.w	8009a46 <_dtoa_r+0xb4e>
 8008f8e:	f10a 0303 	add.w	r3, sl, #3
 8008f92:	f000 bd56 	b.w	8009a42 <_dtoa_r+0xb4a>
 8008f96:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	ec51 0b17 	vmov	r0, r1, d7
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008fa6:	f7f7 fdaf 	bl	8000b08 <__aeabi_dcmpeq>
 8008faa:	4680      	mov	r8, r0
 8008fac:	b158      	cbz	r0, 8008fc6 <_dtoa_r+0xce>
 8008fae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	6013      	str	r3, [r2, #0]
 8008fb4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008fb6:	b113      	cbz	r3, 8008fbe <_dtoa_r+0xc6>
 8008fb8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008fba:	4b86      	ldr	r3, [pc, #536]	@ (80091d4 <_dtoa_r+0x2dc>)
 8008fbc:	6013      	str	r3, [r2, #0]
 8008fbe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80091e8 <_dtoa_r+0x2f0>
 8008fc2:	f000 bd40 	b.w	8009a46 <_dtoa_r+0xb4e>
 8008fc6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008fca:	aa14      	add	r2, sp, #80	@ 0x50
 8008fcc:	a915      	add	r1, sp, #84	@ 0x54
 8008fce:	4648      	mov	r0, r9
 8008fd0:	f001 f984 	bl	800a2dc <__d2b>
 8008fd4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008fd8:	9002      	str	r0, [sp, #8]
 8008fda:	2e00      	cmp	r6, #0
 8008fdc:	d078      	beq.n	80090d0 <_dtoa_r+0x1d8>
 8008fde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fe0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008fe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008fe8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008fec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008ff0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008ff4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	4b76      	ldr	r3, [pc, #472]	@ (80091d8 <_dtoa_r+0x2e0>)
 8008ffe:	f7f7 f963 	bl	80002c8 <__aeabi_dsub>
 8009002:	a36b      	add	r3, pc, #428	@ (adr r3, 80091b0 <_dtoa_r+0x2b8>)
 8009004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009008:	f7f7 fb16 	bl	8000638 <__aeabi_dmul>
 800900c:	a36a      	add	r3, pc, #424	@ (adr r3, 80091b8 <_dtoa_r+0x2c0>)
 800900e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009012:	f7f7 f95b 	bl	80002cc <__adddf3>
 8009016:	4604      	mov	r4, r0
 8009018:	4630      	mov	r0, r6
 800901a:	460d      	mov	r5, r1
 800901c:	f7f7 faa2 	bl	8000564 <__aeabi_i2d>
 8009020:	a367      	add	r3, pc, #412	@ (adr r3, 80091c0 <_dtoa_r+0x2c8>)
 8009022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009026:	f7f7 fb07 	bl	8000638 <__aeabi_dmul>
 800902a:	4602      	mov	r2, r0
 800902c:	460b      	mov	r3, r1
 800902e:	4620      	mov	r0, r4
 8009030:	4629      	mov	r1, r5
 8009032:	f7f7 f94b 	bl	80002cc <__adddf3>
 8009036:	4604      	mov	r4, r0
 8009038:	460d      	mov	r5, r1
 800903a:	f7f7 fdad 	bl	8000b98 <__aeabi_d2iz>
 800903e:	2200      	movs	r2, #0
 8009040:	4607      	mov	r7, r0
 8009042:	2300      	movs	r3, #0
 8009044:	4620      	mov	r0, r4
 8009046:	4629      	mov	r1, r5
 8009048:	f7f7 fd68 	bl	8000b1c <__aeabi_dcmplt>
 800904c:	b140      	cbz	r0, 8009060 <_dtoa_r+0x168>
 800904e:	4638      	mov	r0, r7
 8009050:	f7f7 fa88 	bl	8000564 <__aeabi_i2d>
 8009054:	4622      	mov	r2, r4
 8009056:	462b      	mov	r3, r5
 8009058:	f7f7 fd56 	bl	8000b08 <__aeabi_dcmpeq>
 800905c:	b900      	cbnz	r0, 8009060 <_dtoa_r+0x168>
 800905e:	3f01      	subs	r7, #1
 8009060:	2f16      	cmp	r7, #22
 8009062:	d852      	bhi.n	800910a <_dtoa_r+0x212>
 8009064:	4b5d      	ldr	r3, [pc, #372]	@ (80091dc <_dtoa_r+0x2e4>)
 8009066:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800906a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009072:	f7f7 fd53 	bl	8000b1c <__aeabi_dcmplt>
 8009076:	2800      	cmp	r0, #0
 8009078:	d049      	beq.n	800910e <_dtoa_r+0x216>
 800907a:	3f01      	subs	r7, #1
 800907c:	2300      	movs	r3, #0
 800907e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009080:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009082:	1b9b      	subs	r3, r3, r6
 8009084:	1e5a      	subs	r2, r3, #1
 8009086:	bf45      	ittet	mi
 8009088:	f1c3 0301 	rsbmi	r3, r3, #1
 800908c:	9300      	strmi	r3, [sp, #0]
 800908e:	2300      	movpl	r3, #0
 8009090:	2300      	movmi	r3, #0
 8009092:	9206      	str	r2, [sp, #24]
 8009094:	bf54      	ite	pl
 8009096:	9300      	strpl	r3, [sp, #0]
 8009098:	9306      	strmi	r3, [sp, #24]
 800909a:	2f00      	cmp	r7, #0
 800909c:	db39      	blt.n	8009112 <_dtoa_r+0x21a>
 800909e:	9b06      	ldr	r3, [sp, #24]
 80090a0:	970d      	str	r7, [sp, #52]	@ 0x34
 80090a2:	443b      	add	r3, r7
 80090a4:	9306      	str	r3, [sp, #24]
 80090a6:	2300      	movs	r3, #0
 80090a8:	9308      	str	r3, [sp, #32]
 80090aa:	9b07      	ldr	r3, [sp, #28]
 80090ac:	2b09      	cmp	r3, #9
 80090ae:	d863      	bhi.n	8009178 <_dtoa_r+0x280>
 80090b0:	2b05      	cmp	r3, #5
 80090b2:	bfc4      	itt	gt
 80090b4:	3b04      	subgt	r3, #4
 80090b6:	9307      	strgt	r3, [sp, #28]
 80090b8:	9b07      	ldr	r3, [sp, #28]
 80090ba:	f1a3 0302 	sub.w	r3, r3, #2
 80090be:	bfcc      	ite	gt
 80090c0:	2400      	movgt	r4, #0
 80090c2:	2401      	movle	r4, #1
 80090c4:	2b03      	cmp	r3, #3
 80090c6:	d863      	bhi.n	8009190 <_dtoa_r+0x298>
 80090c8:	e8df f003 	tbb	[pc, r3]
 80090cc:	2b375452 	.word	0x2b375452
 80090d0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80090d4:	441e      	add	r6, r3
 80090d6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80090da:	2b20      	cmp	r3, #32
 80090dc:	bfc1      	itttt	gt
 80090de:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80090e2:	409f      	lslgt	r7, r3
 80090e4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80090e8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80090ec:	bfd6      	itet	le
 80090ee:	f1c3 0320 	rsble	r3, r3, #32
 80090f2:	ea47 0003 	orrgt.w	r0, r7, r3
 80090f6:	fa04 f003 	lslle.w	r0, r4, r3
 80090fa:	f7f7 fa23 	bl	8000544 <__aeabi_ui2d>
 80090fe:	2201      	movs	r2, #1
 8009100:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009104:	3e01      	subs	r6, #1
 8009106:	9212      	str	r2, [sp, #72]	@ 0x48
 8009108:	e776      	b.n	8008ff8 <_dtoa_r+0x100>
 800910a:	2301      	movs	r3, #1
 800910c:	e7b7      	b.n	800907e <_dtoa_r+0x186>
 800910e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009110:	e7b6      	b.n	8009080 <_dtoa_r+0x188>
 8009112:	9b00      	ldr	r3, [sp, #0]
 8009114:	1bdb      	subs	r3, r3, r7
 8009116:	9300      	str	r3, [sp, #0]
 8009118:	427b      	negs	r3, r7
 800911a:	9308      	str	r3, [sp, #32]
 800911c:	2300      	movs	r3, #0
 800911e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009120:	e7c3      	b.n	80090aa <_dtoa_r+0x1b2>
 8009122:	2301      	movs	r3, #1
 8009124:	9309      	str	r3, [sp, #36]	@ 0x24
 8009126:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009128:	eb07 0b03 	add.w	fp, r7, r3
 800912c:	f10b 0301 	add.w	r3, fp, #1
 8009130:	2b01      	cmp	r3, #1
 8009132:	9303      	str	r3, [sp, #12]
 8009134:	bfb8      	it	lt
 8009136:	2301      	movlt	r3, #1
 8009138:	e006      	b.n	8009148 <_dtoa_r+0x250>
 800913a:	2301      	movs	r3, #1
 800913c:	9309      	str	r3, [sp, #36]	@ 0x24
 800913e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009140:	2b00      	cmp	r3, #0
 8009142:	dd28      	ble.n	8009196 <_dtoa_r+0x29e>
 8009144:	469b      	mov	fp, r3
 8009146:	9303      	str	r3, [sp, #12]
 8009148:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800914c:	2100      	movs	r1, #0
 800914e:	2204      	movs	r2, #4
 8009150:	f102 0514 	add.w	r5, r2, #20
 8009154:	429d      	cmp	r5, r3
 8009156:	d926      	bls.n	80091a6 <_dtoa_r+0x2ae>
 8009158:	6041      	str	r1, [r0, #4]
 800915a:	4648      	mov	r0, r9
 800915c:	f000 fd9c 	bl	8009c98 <_Balloc>
 8009160:	4682      	mov	sl, r0
 8009162:	2800      	cmp	r0, #0
 8009164:	d142      	bne.n	80091ec <_dtoa_r+0x2f4>
 8009166:	4b1e      	ldr	r3, [pc, #120]	@ (80091e0 <_dtoa_r+0x2e8>)
 8009168:	4602      	mov	r2, r0
 800916a:	f240 11af 	movw	r1, #431	@ 0x1af
 800916e:	e6da      	b.n	8008f26 <_dtoa_r+0x2e>
 8009170:	2300      	movs	r3, #0
 8009172:	e7e3      	b.n	800913c <_dtoa_r+0x244>
 8009174:	2300      	movs	r3, #0
 8009176:	e7d5      	b.n	8009124 <_dtoa_r+0x22c>
 8009178:	2401      	movs	r4, #1
 800917a:	2300      	movs	r3, #0
 800917c:	9307      	str	r3, [sp, #28]
 800917e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009180:	f04f 3bff 	mov.w	fp, #4294967295
 8009184:	2200      	movs	r2, #0
 8009186:	f8cd b00c 	str.w	fp, [sp, #12]
 800918a:	2312      	movs	r3, #18
 800918c:	920c      	str	r2, [sp, #48]	@ 0x30
 800918e:	e7db      	b.n	8009148 <_dtoa_r+0x250>
 8009190:	2301      	movs	r3, #1
 8009192:	9309      	str	r3, [sp, #36]	@ 0x24
 8009194:	e7f4      	b.n	8009180 <_dtoa_r+0x288>
 8009196:	f04f 0b01 	mov.w	fp, #1
 800919a:	f8cd b00c 	str.w	fp, [sp, #12]
 800919e:	465b      	mov	r3, fp
 80091a0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80091a4:	e7d0      	b.n	8009148 <_dtoa_r+0x250>
 80091a6:	3101      	adds	r1, #1
 80091a8:	0052      	lsls	r2, r2, #1
 80091aa:	e7d1      	b.n	8009150 <_dtoa_r+0x258>
 80091ac:	f3af 8000 	nop.w
 80091b0:	636f4361 	.word	0x636f4361
 80091b4:	3fd287a7 	.word	0x3fd287a7
 80091b8:	8b60c8b3 	.word	0x8b60c8b3
 80091bc:	3fc68a28 	.word	0x3fc68a28
 80091c0:	509f79fb 	.word	0x509f79fb
 80091c4:	3fd34413 	.word	0x3fd34413
 80091c8:	0800b589 	.word	0x0800b589
 80091cc:	0800b5a0 	.word	0x0800b5a0
 80091d0:	7ff00000 	.word	0x7ff00000
 80091d4:	0800b559 	.word	0x0800b559
 80091d8:	3ff80000 	.word	0x3ff80000
 80091dc:	0800b6f0 	.word	0x0800b6f0
 80091e0:	0800b5f8 	.word	0x0800b5f8
 80091e4:	0800b585 	.word	0x0800b585
 80091e8:	0800b558 	.word	0x0800b558
 80091ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80091f0:	6018      	str	r0, [r3, #0]
 80091f2:	9b03      	ldr	r3, [sp, #12]
 80091f4:	2b0e      	cmp	r3, #14
 80091f6:	f200 80a1 	bhi.w	800933c <_dtoa_r+0x444>
 80091fa:	2c00      	cmp	r4, #0
 80091fc:	f000 809e 	beq.w	800933c <_dtoa_r+0x444>
 8009200:	2f00      	cmp	r7, #0
 8009202:	dd33      	ble.n	800926c <_dtoa_r+0x374>
 8009204:	4b9c      	ldr	r3, [pc, #624]	@ (8009478 <_dtoa_r+0x580>)
 8009206:	f007 020f 	and.w	r2, r7, #15
 800920a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800920e:	ed93 7b00 	vldr	d7, [r3]
 8009212:	05f8      	lsls	r0, r7, #23
 8009214:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009218:	ea4f 1427 	mov.w	r4, r7, asr #4
 800921c:	d516      	bpl.n	800924c <_dtoa_r+0x354>
 800921e:	4b97      	ldr	r3, [pc, #604]	@ (800947c <_dtoa_r+0x584>)
 8009220:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009224:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009228:	f7f7 fb30 	bl	800088c <__aeabi_ddiv>
 800922c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009230:	f004 040f 	and.w	r4, r4, #15
 8009234:	2603      	movs	r6, #3
 8009236:	4d91      	ldr	r5, [pc, #580]	@ (800947c <_dtoa_r+0x584>)
 8009238:	b954      	cbnz	r4, 8009250 <_dtoa_r+0x358>
 800923a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800923e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009242:	f7f7 fb23 	bl	800088c <__aeabi_ddiv>
 8009246:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800924a:	e028      	b.n	800929e <_dtoa_r+0x3a6>
 800924c:	2602      	movs	r6, #2
 800924e:	e7f2      	b.n	8009236 <_dtoa_r+0x33e>
 8009250:	07e1      	lsls	r1, r4, #31
 8009252:	d508      	bpl.n	8009266 <_dtoa_r+0x36e>
 8009254:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009258:	e9d5 2300 	ldrd	r2, r3, [r5]
 800925c:	f7f7 f9ec 	bl	8000638 <__aeabi_dmul>
 8009260:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009264:	3601      	adds	r6, #1
 8009266:	1064      	asrs	r4, r4, #1
 8009268:	3508      	adds	r5, #8
 800926a:	e7e5      	b.n	8009238 <_dtoa_r+0x340>
 800926c:	f000 80af 	beq.w	80093ce <_dtoa_r+0x4d6>
 8009270:	427c      	negs	r4, r7
 8009272:	4b81      	ldr	r3, [pc, #516]	@ (8009478 <_dtoa_r+0x580>)
 8009274:	4d81      	ldr	r5, [pc, #516]	@ (800947c <_dtoa_r+0x584>)
 8009276:	f004 020f 	and.w	r2, r4, #15
 800927a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800927e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009282:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009286:	f7f7 f9d7 	bl	8000638 <__aeabi_dmul>
 800928a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800928e:	1124      	asrs	r4, r4, #4
 8009290:	2300      	movs	r3, #0
 8009292:	2602      	movs	r6, #2
 8009294:	2c00      	cmp	r4, #0
 8009296:	f040 808f 	bne.w	80093b8 <_dtoa_r+0x4c0>
 800929a:	2b00      	cmp	r3, #0
 800929c:	d1d3      	bne.n	8009246 <_dtoa_r+0x34e>
 800929e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80092a0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	f000 8094 	beq.w	80093d2 <_dtoa_r+0x4da>
 80092aa:	4b75      	ldr	r3, [pc, #468]	@ (8009480 <_dtoa_r+0x588>)
 80092ac:	2200      	movs	r2, #0
 80092ae:	4620      	mov	r0, r4
 80092b0:	4629      	mov	r1, r5
 80092b2:	f7f7 fc33 	bl	8000b1c <__aeabi_dcmplt>
 80092b6:	2800      	cmp	r0, #0
 80092b8:	f000 808b 	beq.w	80093d2 <_dtoa_r+0x4da>
 80092bc:	9b03      	ldr	r3, [sp, #12]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	f000 8087 	beq.w	80093d2 <_dtoa_r+0x4da>
 80092c4:	f1bb 0f00 	cmp.w	fp, #0
 80092c8:	dd34      	ble.n	8009334 <_dtoa_r+0x43c>
 80092ca:	4620      	mov	r0, r4
 80092cc:	4b6d      	ldr	r3, [pc, #436]	@ (8009484 <_dtoa_r+0x58c>)
 80092ce:	2200      	movs	r2, #0
 80092d0:	4629      	mov	r1, r5
 80092d2:	f7f7 f9b1 	bl	8000638 <__aeabi_dmul>
 80092d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092da:	f107 38ff 	add.w	r8, r7, #4294967295
 80092de:	3601      	adds	r6, #1
 80092e0:	465c      	mov	r4, fp
 80092e2:	4630      	mov	r0, r6
 80092e4:	f7f7 f93e 	bl	8000564 <__aeabi_i2d>
 80092e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092ec:	f7f7 f9a4 	bl	8000638 <__aeabi_dmul>
 80092f0:	4b65      	ldr	r3, [pc, #404]	@ (8009488 <_dtoa_r+0x590>)
 80092f2:	2200      	movs	r2, #0
 80092f4:	f7f6 ffea 	bl	80002cc <__adddf3>
 80092f8:	4605      	mov	r5, r0
 80092fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80092fe:	2c00      	cmp	r4, #0
 8009300:	d16a      	bne.n	80093d8 <_dtoa_r+0x4e0>
 8009302:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009306:	4b61      	ldr	r3, [pc, #388]	@ (800948c <_dtoa_r+0x594>)
 8009308:	2200      	movs	r2, #0
 800930a:	f7f6 ffdd 	bl	80002c8 <__aeabi_dsub>
 800930e:	4602      	mov	r2, r0
 8009310:	460b      	mov	r3, r1
 8009312:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009316:	462a      	mov	r2, r5
 8009318:	4633      	mov	r3, r6
 800931a:	f7f7 fc1d 	bl	8000b58 <__aeabi_dcmpgt>
 800931e:	2800      	cmp	r0, #0
 8009320:	f040 8298 	bne.w	8009854 <_dtoa_r+0x95c>
 8009324:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009328:	462a      	mov	r2, r5
 800932a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800932e:	f7f7 fbf5 	bl	8000b1c <__aeabi_dcmplt>
 8009332:	bb38      	cbnz	r0, 8009384 <_dtoa_r+0x48c>
 8009334:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009338:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800933c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800933e:	2b00      	cmp	r3, #0
 8009340:	f2c0 8157 	blt.w	80095f2 <_dtoa_r+0x6fa>
 8009344:	2f0e      	cmp	r7, #14
 8009346:	f300 8154 	bgt.w	80095f2 <_dtoa_r+0x6fa>
 800934a:	4b4b      	ldr	r3, [pc, #300]	@ (8009478 <_dtoa_r+0x580>)
 800934c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009350:	ed93 7b00 	vldr	d7, [r3]
 8009354:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009356:	2b00      	cmp	r3, #0
 8009358:	ed8d 7b00 	vstr	d7, [sp]
 800935c:	f280 80e5 	bge.w	800952a <_dtoa_r+0x632>
 8009360:	9b03      	ldr	r3, [sp, #12]
 8009362:	2b00      	cmp	r3, #0
 8009364:	f300 80e1 	bgt.w	800952a <_dtoa_r+0x632>
 8009368:	d10c      	bne.n	8009384 <_dtoa_r+0x48c>
 800936a:	4b48      	ldr	r3, [pc, #288]	@ (800948c <_dtoa_r+0x594>)
 800936c:	2200      	movs	r2, #0
 800936e:	ec51 0b17 	vmov	r0, r1, d7
 8009372:	f7f7 f961 	bl	8000638 <__aeabi_dmul>
 8009376:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800937a:	f7f7 fbe3 	bl	8000b44 <__aeabi_dcmpge>
 800937e:	2800      	cmp	r0, #0
 8009380:	f000 8266 	beq.w	8009850 <_dtoa_r+0x958>
 8009384:	2400      	movs	r4, #0
 8009386:	4625      	mov	r5, r4
 8009388:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800938a:	4656      	mov	r6, sl
 800938c:	ea6f 0803 	mvn.w	r8, r3
 8009390:	2700      	movs	r7, #0
 8009392:	4621      	mov	r1, r4
 8009394:	4648      	mov	r0, r9
 8009396:	f000 fcbf 	bl	8009d18 <_Bfree>
 800939a:	2d00      	cmp	r5, #0
 800939c:	f000 80bd 	beq.w	800951a <_dtoa_r+0x622>
 80093a0:	b12f      	cbz	r7, 80093ae <_dtoa_r+0x4b6>
 80093a2:	42af      	cmp	r7, r5
 80093a4:	d003      	beq.n	80093ae <_dtoa_r+0x4b6>
 80093a6:	4639      	mov	r1, r7
 80093a8:	4648      	mov	r0, r9
 80093aa:	f000 fcb5 	bl	8009d18 <_Bfree>
 80093ae:	4629      	mov	r1, r5
 80093b0:	4648      	mov	r0, r9
 80093b2:	f000 fcb1 	bl	8009d18 <_Bfree>
 80093b6:	e0b0      	b.n	800951a <_dtoa_r+0x622>
 80093b8:	07e2      	lsls	r2, r4, #31
 80093ba:	d505      	bpl.n	80093c8 <_dtoa_r+0x4d0>
 80093bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80093c0:	f7f7 f93a 	bl	8000638 <__aeabi_dmul>
 80093c4:	3601      	adds	r6, #1
 80093c6:	2301      	movs	r3, #1
 80093c8:	1064      	asrs	r4, r4, #1
 80093ca:	3508      	adds	r5, #8
 80093cc:	e762      	b.n	8009294 <_dtoa_r+0x39c>
 80093ce:	2602      	movs	r6, #2
 80093d0:	e765      	b.n	800929e <_dtoa_r+0x3a6>
 80093d2:	9c03      	ldr	r4, [sp, #12]
 80093d4:	46b8      	mov	r8, r7
 80093d6:	e784      	b.n	80092e2 <_dtoa_r+0x3ea>
 80093d8:	4b27      	ldr	r3, [pc, #156]	@ (8009478 <_dtoa_r+0x580>)
 80093da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80093dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80093e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80093e4:	4454      	add	r4, sl
 80093e6:	2900      	cmp	r1, #0
 80093e8:	d054      	beq.n	8009494 <_dtoa_r+0x59c>
 80093ea:	4929      	ldr	r1, [pc, #164]	@ (8009490 <_dtoa_r+0x598>)
 80093ec:	2000      	movs	r0, #0
 80093ee:	f7f7 fa4d 	bl	800088c <__aeabi_ddiv>
 80093f2:	4633      	mov	r3, r6
 80093f4:	462a      	mov	r2, r5
 80093f6:	f7f6 ff67 	bl	80002c8 <__aeabi_dsub>
 80093fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80093fe:	4656      	mov	r6, sl
 8009400:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009404:	f7f7 fbc8 	bl	8000b98 <__aeabi_d2iz>
 8009408:	4605      	mov	r5, r0
 800940a:	f7f7 f8ab 	bl	8000564 <__aeabi_i2d>
 800940e:	4602      	mov	r2, r0
 8009410:	460b      	mov	r3, r1
 8009412:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009416:	f7f6 ff57 	bl	80002c8 <__aeabi_dsub>
 800941a:	3530      	adds	r5, #48	@ 0x30
 800941c:	4602      	mov	r2, r0
 800941e:	460b      	mov	r3, r1
 8009420:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009424:	f806 5b01 	strb.w	r5, [r6], #1
 8009428:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800942c:	f7f7 fb76 	bl	8000b1c <__aeabi_dcmplt>
 8009430:	2800      	cmp	r0, #0
 8009432:	d172      	bne.n	800951a <_dtoa_r+0x622>
 8009434:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009438:	4911      	ldr	r1, [pc, #68]	@ (8009480 <_dtoa_r+0x588>)
 800943a:	2000      	movs	r0, #0
 800943c:	f7f6 ff44 	bl	80002c8 <__aeabi_dsub>
 8009440:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009444:	f7f7 fb6a 	bl	8000b1c <__aeabi_dcmplt>
 8009448:	2800      	cmp	r0, #0
 800944a:	f040 80b4 	bne.w	80095b6 <_dtoa_r+0x6be>
 800944e:	42a6      	cmp	r6, r4
 8009450:	f43f af70 	beq.w	8009334 <_dtoa_r+0x43c>
 8009454:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009458:	4b0a      	ldr	r3, [pc, #40]	@ (8009484 <_dtoa_r+0x58c>)
 800945a:	2200      	movs	r2, #0
 800945c:	f7f7 f8ec 	bl	8000638 <__aeabi_dmul>
 8009460:	4b08      	ldr	r3, [pc, #32]	@ (8009484 <_dtoa_r+0x58c>)
 8009462:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009466:	2200      	movs	r2, #0
 8009468:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800946c:	f7f7 f8e4 	bl	8000638 <__aeabi_dmul>
 8009470:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009474:	e7c4      	b.n	8009400 <_dtoa_r+0x508>
 8009476:	bf00      	nop
 8009478:	0800b6f0 	.word	0x0800b6f0
 800947c:	0800b6c8 	.word	0x0800b6c8
 8009480:	3ff00000 	.word	0x3ff00000
 8009484:	40240000 	.word	0x40240000
 8009488:	401c0000 	.word	0x401c0000
 800948c:	40140000 	.word	0x40140000
 8009490:	3fe00000 	.word	0x3fe00000
 8009494:	4631      	mov	r1, r6
 8009496:	4628      	mov	r0, r5
 8009498:	f7f7 f8ce 	bl	8000638 <__aeabi_dmul>
 800949c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80094a0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80094a2:	4656      	mov	r6, sl
 80094a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094a8:	f7f7 fb76 	bl	8000b98 <__aeabi_d2iz>
 80094ac:	4605      	mov	r5, r0
 80094ae:	f7f7 f859 	bl	8000564 <__aeabi_i2d>
 80094b2:	4602      	mov	r2, r0
 80094b4:	460b      	mov	r3, r1
 80094b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094ba:	f7f6 ff05 	bl	80002c8 <__aeabi_dsub>
 80094be:	3530      	adds	r5, #48	@ 0x30
 80094c0:	f806 5b01 	strb.w	r5, [r6], #1
 80094c4:	4602      	mov	r2, r0
 80094c6:	460b      	mov	r3, r1
 80094c8:	42a6      	cmp	r6, r4
 80094ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094ce:	f04f 0200 	mov.w	r2, #0
 80094d2:	d124      	bne.n	800951e <_dtoa_r+0x626>
 80094d4:	4baf      	ldr	r3, [pc, #700]	@ (8009794 <_dtoa_r+0x89c>)
 80094d6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80094da:	f7f6 fef7 	bl	80002cc <__adddf3>
 80094de:	4602      	mov	r2, r0
 80094e0:	460b      	mov	r3, r1
 80094e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094e6:	f7f7 fb37 	bl	8000b58 <__aeabi_dcmpgt>
 80094ea:	2800      	cmp	r0, #0
 80094ec:	d163      	bne.n	80095b6 <_dtoa_r+0x6be>
 80094ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80094f2:	49a8      	ldr	r1, [pc, #672]	@ (8009794 <_dtoa_r+0x89c>)
 80094f4:	2000      	movs	r0, #0
 80094f6:	f7f6 fee7 	bl	80002c8 <__aeabi_dsub>
 80094fa:	4602      	mov	r2, r0
 80094fc:	460b      	mov	r3, r1
 80094fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009502:	f7f7 fb0b 	bl	8000b1c <__aeabi_dcmplt>
 8009506:	2800      	cmp	r0, #0
 8009508:	f43f af14 	beq.w	8009334 <_dtoa_r+0x43c>
 800950c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800950e:	1e73      	subs	r3, r6, #1
 8009510:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009512:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009516:	2b30      	cmp	r3, #48	@ 0x30
 8009518:	d0f8      	beq.n	800950c <_dtoa_r+0x614>
 800951a:	4647      	mov	r7, r8
 800951c:	e03b      	b.n	8009596 <_dtoa_r+0x69e>
 800951e:	4b9e      	ldr	r3, [pc, #632]	@ (8009798 <_dtoa_r+0x8a0>)
 8009520:	f7f7 f88a 	bl	8000638 <__aeabi_dmul>
 8009524:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009528:	e7bc      	b.n	80094a4 <_dtoa_r+0x5ac>
 800952a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800952e:	4656      	mov	r6, sl
 8009530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009534:	4620      	mov	r0, r4
 8009536:	4629      	mov	r1, r5
 8009538:	f7f7 f9a8 	bl	800088c <__aeabi_ddiv>
 800953c:	f7f7 fb2c 	bl	8000b98 <__aeabi_d2iz>
 8009540:	4680      	mov	r8, r0
 8009542:	f7f7 f80f 	bl	8000564 <__aeabi_i2d>
 8009546:	e9dd 2300 	ldrd	r2, r3, [sp]
 800954a:	f7f7 f875 	bl	8000638 <__aeabi_dmul>
 800954e:	4602      	mov	r2, r0
 8009550:	460b      	mov	r3, r1
 8009552:	4620      	mov	r0, r4
 8009554:	4629      	mov	r1, r5
 8009556:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800955a:	f7f6 feb5 	bl	80002c8 <__aeabi_dsub>
 800955e:	f806 4b01 	strb.w	r4, [r6], #1
 8009562:	9d03      	ldr	r5, [sp, #12]
 8009564:	eba6 040a 	sub.w	r4, r6, sl
 8009568:	42a5      	cmp	r5, r4
 800956a:	4602      	mov	r2, r0
 800956c:	460b      	mov	r3, r1
 800956e:	d133      	bne.n	80095d8 <_dtoa_r+0x6e0>
 8009570:	f7f6 feac 	bl	80002cc <__adddf3>
 8009574:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009578:	4604      	mov	r4, r0
 800957a:	460d      	mov	r5, r1
 800957c:	f7f7 faec 	bl	8000b58 <__aeabi_dcmpgt>
 8009580:	b9c0      	cbnz	r0, 80095b4 <_dtoa_r+0x6bc>
 8009582:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009586:	4620      	mov	r0, r4
 8009588:	4629      	mov	r1, r5
 800958a:	f7f7 fabd 	bl	8000b08 <__aeabi_dcmpeq>
 800958e:	b110      	cbz	r0, 8009596 <_dtoa_r+0x69e>
 8009590:	f018 0f01 	tst.w	r8, #1
 8009594:	d10e      	bne.n	80095b4 <_dtoa_r+0x6bc>
 8009596:	9902      	ldr	r1, [sp, #8]
 8009598:	4648      	mov	r0, r9
 800959a:	f000 fbbd 	bl	8009d18 <_Bfree>
 800959e:	2300      	movs	r3, #0
 80095a0:	7033      	strb	r3, [r6, #0]
 80095a2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80095a4:	3701      	adds	r7, #1
 80095a6:	601f      	str	r7, [r3, #0]
 80095a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	f000 824b 	beq.w	8009a46 <_dtoa_r+0xb4e>
 80095b0:	601e      	str	r6, [r3, #0]
 80095b2:	e248      	b.n	8009a46 <_dtoa_r+0xb4e>
 80095b4:	46b8      	mov	r8, r7
 80095b6:	4633      	mov	r3, r6
 80095b8:	461e      	mov	r6, r3
 80095ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80095be:	2a39      	cmp	r2, #57	@ 0x39
 80095c0:	d106      	bne.n	80095d0 <_dtoa_r+0x6d8>
 80095c2:	459a      	cmp	sl, r3
 80095c4:	d1f8      	bne.n	80095b8 <_dtoa_r+0x6c0>
 80095c6:	2230      	movs	r2, #48	@ 0x30
 80095c8:	f108 0801 	add.w	r8, r8, #1
 80095cc:	f88a 2000 	strb.w	r2, [sl]
 80095d0:	781a      	ldrb	r2, [r3, #0]
 80095d2:	3201      	adds	r2, #1
 80095d4:	701a      	strb	r2, [r3, #0]
 80095d6:	e7a0      	b.n	800951a <_dtoa_r+0x622>
 80095d8:	4b6f      	ldr	r3, [pc, #444]	@ (8009798 <_dtoa_r+0x8a0>)
 80095da:	2200      	movs	r2, #0
 80095dc:	f7f7 f82c 	bl	8000638 <__aeabi_dmul>
 80095e0:	2200      	movs	r2, #0
 80095e2:	2300      	movs	r3, #0
 80095e4:	4604      	mov	r4, r0
 80095e6:	460d      	mov	r5, r1
 80095e8:	f7f7 fa8e 	bl	8000b08 <__aeabi_dcmpeq>
 80095ec:	2800      	cmp	r0, #0
 80095ee:	d09f      	beq.n	8009530 <_dtoa_r+0x638>
 80095f0:	e7d1      	b.n	8009596 <_dtoa_r+0x69e>
 80095f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095f4:	2a00      	cmp	r2, #0
 80095f6:	f000 80ea 	beq.w	80097ce <_dtoa_r+0x8d6>
 80095fa:	9a07      	ldr	r2, [sp, #28]
 80095fc:	2a01      	cmp	r2, #1
 80095fe:	f300 80cd 	bgt.w	800979c <_dtoa_r+0x8a4>
 8009602:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009604:	2a00      	cmp	r2, #0
 8009606:	f000 80c1 	beq.w	800978c <_dtoa_r+0x894>
 800960a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800960e:	9c08      	ldr	r4, [sp, #32]
 8009610:	9e00      	ldr	r6, [sp, #0]
 8009612:	9a00      	ldr	r2, [sp, #0]
 8009614:	441a      	add	r2, r3
 8009616:	9200      	str	r2, [sp, #0]
 8009618:	9a06      	ldr	r2, [sp, #24]
 800961a:	2101      	movs	r1, #1
 800961c:	441a      	add	r2, r3
 800961e:	4648      	mov	r0, r9
 8009620:	9206      	str	r2, [sp, #24]
 8009622:	f000 fc2d 	bl	8009e80 <__i2b>
 8009626:	4605      	mov	r5, r0
 8009628:	b166      	cbz	r6, 8009644 <_dtoa_r+0x74c>
 800962a:	9b06      	ldr	r3, [sp, #24]
 800962c:	2b00      	cmp	r3, #0
 800962e:	dd09      	ble.n	8009644 <_dtoa_r+0x74c>
 8009630:	42b3      	cmp	r3, r6
 8009632:	9a00      	ldr	r2, [sp, #0]
 8009634:	bfa8      	it	ge
 8009636:	4633      	movge	r3, r6
 8009638:	1ad2      	subs	r2, r2, r3
 800963a:	9200      	str	r2, [sp, #0]
 800963c:	9a06      	ldr	r2, [sp, #24]
 800963e:	1af6      	subs	r6, r6, r3
 8009640:	1ad3      	subs	r3, r2, r3
 8009642:	9306      	str	r3, [sp, #24]
 8009644:	9b08      	ldr	r3, [sp, #32]
 8009646:	b30b      	cbz	r3, 800968c <_dtoa_r+0x794>
 8009648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800964a:	2b00      	cmp	r3, #0
 800964c:	f000 80c6 	beq.w	80097dc <_dtoa_r+0x8e4>
 8009650:	2c00      	cmp	r4, #0
 8009652:	f000 80c0 	beq.w	80097d6 <_dtoa_r+0x8de>
 8009656:	4629      	mov	r1, r5
 8009658:	4622      	mov	r2, r4
 800965a:	4648      	mov	r0, r9
 800965c:	f000 fcc8 	bl	8009ff0 <__pow5mult>
 8009660:	9a02      	ldr	r2, [sp, #8]
 8009662:	4601      	mov	r1, r0
 8009664:	4605      	mov	r5, r0
 8009666:	4648      	mov	r0, r9
 8009668:	f000 fc20 	bl	8009eac <__multiply>
 800966c:	9902      	ldr	r1, [sp, #8]
 800966e:	4680      	mov	r8, r0
 8009670:	4648      	mov	r0, r9
 8009672:	f000 fb51 	bl	8009d18 <_Bfree>
 8009676:	9b08      	ldr	r3, [sp, #32]
 8009678:	1b1b      	subs	r3, r3, r4
 800967a:	9308      	str	r3, [sp, #32]
 800967c:	f000 80b1 	beq.w	80097e2 <_dtoa_r+0x8ea>
 8009680:	9a08      	ldr	r2, [sp, #32]
 8009682:	4641      	mov	r1, r8
 8009684:	4648      	mov	r0, r9
 8009686:	f000 fcb3 	bl	8009ff0 <__pow5mult>
 800968a:	9002      	str	r0, [sp, #8]
 800968c:	2101      	movs	r1, #1
 800968e:	4648      	mov	r0, r9
 8009690:	f000 fbf6 	bl	8009e80 <__i2b>
 8009694:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009696:	4604      	mov	r4, r0
 8009698:	2b00      	cmp	r3, #0
 800969a:	f000 81d8 	beq.w	8009a4e <_dtoa_r+0xb56>
 800969e:	461a      	mov	r2, r3
 80096a0:	4601      	mov	r1, r0
 80096a2:	4648      	mov	r0, r9
 80096a4:	f000 fca4 	bl	8009ff0 <__pow5mult>
 80096a8:	9b07      	ldr	r3, [sp, #28]
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	4604      	mov	r4, r0
 80096ae:	f300 809f 	bgt.w	80097f0 <_dtoa_r+0x8f8>
 80096b2:	9b04      	ldr	r3, [sp, #16]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	f040 8097 	bne.w	80097e8 <_dtoa_r+0x8f0>
 80096ba:	9b05      	ldr	r3, [sp, #20]
 80096bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	f040 8093 	bne.w	80097ec <_dtoa_r+0x8f4>
 80096c6:	9b05      	ldr	r3, [sp, #20]
 80096c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80096cc:	0d1b      	lsrs	r3, r3, #20
 80096ce:	051b      	lsls	r3, r3, #20
 80096d0:	b133      	cbz	r3, 80096e0 <_dtoa_r+0x7e8>
 80096d2:	9b00      	ldr	r3, [sp, #0]
 80096d4:	3301      	adds	r3, #1
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	9b06      	ldr	r3, [sp, #24]
 80096da:	3301      	adds	r3, #1
 80096dc:	9306      	str	r3, [sp, #24]
 80096de:	2301      	movs	r3, #1
 80096e0:	9308      	str	r3, [sp, #32]
 80096e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	f000 81b8 	beq.w	8009a5a <_dtoa_r+0xb62>
 80096ea:	6923      	ldr	r3, [r4, #16]
 80096ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80096f0:	6918      	ldr	r0, [r3, #16]
 80096f2:	f000 fb79 	bl	8009de8 <__hi0bits>
 80096f6:	f1c0 0020 	rsb	r0, r0, #32
 80096fa:	9b06      	ldr	r3, [sp, #24]
 80096fc:	4418      	add	r0, r3
 80096fe:	f010 001f 	ands.w	r0, r0, #31
 8009702:	f000 8082 	beq.w	800980a <_dtoa_r+0x912>
 8009706:	f1c0 0320 	rsb	r3, r0, #32
 800970a:	2b04      	cmp	r3, #4
 800970c:	dd73      	ble.n	80097f6 <_dtoa_r+0x8fe>
 800970e:	9b00      	ldr	r3, [sp, #0]
 8009710:	f1c0 001c 	rsb	r0, r0, #28
 8009714:	4403      	add	r3, r0
 8009716:	9300      	str	r3, [sp, #0]
 8009718:	9b06      	ldr	r3, [sp, #24]
 800971a:	4403      	add	r3, r0
 800971c:	4406      	add	r6, r0
 800971e:	9306      	str	r3, [sp, #24]
 8009720:	9b00      	ldr	r3, [sp, #0]
 8009722:	2b00      	cmp	r3, #0
 8009724:	dd05      	ble.n	8009732 <_dtoa_r+0x83a>
 8009726:	9902      	ldr	r1, [sp, #8]
 8009728:	461a      	mov	r2, r3
 800972a:	4648      	mov	r0, r9
 800972c:	f000 fcba 	bl	800a0a4 <__lshift>
 8009730:	9002      	str	r0, [sp, #8]
 8009732:	9b06      	ldr	r3, [sp, #24]
 8009734:	2b00      	cmp	r3, #0
 8009736:	dd05      	ble.n	8009744 <_dtoa_r+0x84c>
 8009738:	4621      	mov	r1, r4
 800973a:	461a      	mov	r2, r3
 800973c:	4648      	mov	r0, r9
 800973e:	f000 fcb1 	bl	800a0a4 <__lshift>
 8009742:	4604      	mov	r4, r0
 8009744:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009746:	2b00      	cmp	r3, #0
 8009748:	d061      	beq.n	800980e <_dtoa_r+0x916>
 800974a:	9802      	ldr	r0, [sp, #8]
 800974c:	4621      	mov	r1, r4
 800974e:	f000 fd15 	bl	800a17c <__mcmp>
 8009752:	2800      	cmp	r0, #0
 8009754:	da5b      	bge.n	800980e <_dtoa_r+0x916>
 8009756:	2300      	movs	r3, #0
 8009758:	9902      	ldr	r1, [sp, #8]
 800975a:	220a      	movs	r2, #10
 800975c:	4648      	mov	r0, r9
 800975e:	f000 fafd 	bl	8009d5c <__multadd>
 8009762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009764:	9002      	str	r0, [sp, #8]
 8009766:	f107 38ff 	add.w	r8, r7, #4294967295
 800976a:	2b00      	cmp	r3, #0
 800976c:	f000 8177 	beq.w	8009a5e <_dtoa_r+0xb66>
 8009770:	4629      	mov	r1, r5
 8009772:	2300      	movs	r3, #0
 8009774:	220a      	movs	r2, #10
 8009776:	4648      	mov	r0, r9
 8009778:	f000 faf0 	bl	8009d5c <__multadd>
 800977c:	f1bb 0f00 	cmp.w	fp, #0
 8009780:	4605      	mov	r5, r0
 8009782:	dc6f      	bgt.n	8009864 <_dtoa_r+0x96c>
 8009784:	9b07      	ldr	r3, [sp, #28]
 8009786:	2b02      	cmp	r3, #2
 8009788:	dc49      	bgt.n	800981e <_dtoa_r+0x926>
 800978a:	e06b      	b.n	8009864 <_dtoa_r+0x96c>
 800978c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800978e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009792:	e73c      	b.n	800960e <_dtoa_r+0x716>
 8009794:	3fe00000 	.word	0x3fe00000
 8009798:	40240000 	.word	0x40240000
 800979c:	9b03      	ldr	r3, [sp, #12]
 800979e:	1e5c      	subs	r4, r3, #1
 80097a0:	9b08      	ldr	r3, [sp, #32]
 80097a2:	42a3      	cmp	r3, r4
 80097a4:	db09      	blt.n	80097ba <_dtoa_r+0x8c2>
 80097a6:	1b1c      	subs	r4, r3, r4
 80097a8:	9b03      	ldr	r3, [sp, #12]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	f6bf af30 	bge.w	8009610 <_dtoa_r+0x718>
 80097b0:	9b00      	ldr	r3, [sp, #0]
 80097b2:	9a03      	ldr	r2, [sp, #12]
 80097b4:	1a9e      	subs	r6, r3, r2
 80097b6:	2300      	movs	r3, #0
 80097b8:	e72b      	b.n	8009612 <_dtoa_r+0x71a>
 80097ba:	9b08      	ldr	r3, [sp, #32]
 80097bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80097be:	9408      	str	r4, [sp, #32]
 80097c0:	1ae3      	subs	r3, r4, r3
 80097c2:	441a      	add	r2, r3
 80097c4:	9e00      	ldr	r6, [sp, #0]
 80097c6:	9b03      	ldr	r3, [sp, #12]
 80097c8:	920d      	str	r2, [sp, #52]	@ 0x34
 80097ca:	2400      	movs	r4, #0
 80097cc:	e721      	b.n	8009612 <_dtoa_r+0x71a>
 80097ce:	9c08      	ldr	r4, [sp, #32]
 80097d0:	9e00      	ldr	r6, [sp, #0]
 80097d2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80097d4:	e728      	b.n	8009628 <_dtoa_r+0x730>
 80097d6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80097da:	e751      	b.n	8009680 <_dtoa_r+0x788>
 80097dc:	9a08      	ldr	r2, [sp, #32]
 80097de:	9902      	ldr	r1, [sp, #8]
 80097e0:	e750      	b.n	8009684 <_dtoa_r+0x78c>
 80097e2:	f8cd 8008 	str.w	r8, [sp, #8]
 80097e6:	e751      	b.n	800968c <_dtoa_r+0x794>
 80097e8:	2300      	movs	r3, #0
 80097ea:	e779      	b.n	80096e0 <_dtoa_r+0x7e8>
 80097ec:	9b04      	ldr	r3, [sp, #16]
 80097ee:	e777      	b.n	80096e0 <_dtoa_r+0x7e8>
 80097f0:	2300      	movs	r3, #0
 80097f2:	9308      	str	r3, [sp, #32]
 80097f4:	e779      	b.n	80096ea <_dtoa_r+0x7f2>
 80097f6:	d093      	beq.n	8009720 <_dtoa_r+0x828>
 80097f8:	9a00      	ldr	r2, [sp, #0]
 80097fa:	331c      	adds	r3, #28
 80097fc:	441a      	add	r2, r3
 80097fe:	9200      	str	r2, [sp, #0]
 8009800:	9a06      	ldr	r2, [sp, #24]
 8009802:	441a      	add	r2, r3
 8009804:	441e      	add	r6, r3
 8009806:	9206      	str	r2, [sp, #24]
 8009808:	e78a      	b.n	8009720 <_dtoa_r+0x828>
 800980a:	4603      	mov	r3, r0
 800980c:	e7f4      	b.n	80097f8 <_dtoa_r+0x900>
 800980e:	9b03      	ldr	r3, [sp, #12]
 8009810:	2b00      	cmp	r3, #0
 8009812:	46b8      	mov	r8, r7
 8009814:	dc20      	bgt.n	8009858 <_dtoa_r+0x960>
 8009816:	469b      	mov	fp, r3
 8009818:	9b07      	ldr	r3, [sp, #28]
 800981a:	2b02      	cmp	r3, #2
 800981c:	dd1e      	ble.n	800985c <_dtoa_r+0x964>
 800981e:	f1bb 0f00 	cmp.w	fp, #0
 8009822:	f47f adb1 	bne.w	8009388 <_dtoa_r+0x490>
 8009826:	4621      	mov	r1, r4
 8009828:	465b      	mov	r3, fp
 800982a:	2205      	movs	r2, #5
 800982c:	4648      	mov	r0, r9
 800982e:	f000 fa95 	bl	8009d5c <__multadd>
 8009832:	4601      	mov	r1, r0
 8009834:	4604      	mov	r4, r0
 8009836:	9802      	ldr	r0, [sp, #8]
 8009838:	f000 fca0 	bl	800a17c <__mcmp>
 800983c:	2800      	cmp	r0, #0
 800983e:	f77f ada3 	ble.w	8009388 <_dtoa_r+0x490>
 8009842:	4656      	mov	r6, sl
 8009844:	2331      	movs	r3, #49	@ 0x31
 8009846:	f806 3b01 	strb.w	r3, [r6], #1
 800984a:	f108 0801 	add.w	r8, r8, #1
 800984e:	e59f      	b.n	8009390 <_dtoa_r+0x498>
 8009850:	9c03      	ldr	r4, [sp, #12]
 8009852:	46b8      	mov	r8, r7
 8009854:	4625      	mov	r5, r4
 8009856:	e7f4      	b.n	8009842 <_dtoa_r+0x94a>
 8009858:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800985c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800985e:	2b00      	cmp	r3, #0
 8009860:	f000 8101 	beq.w	8009a66 <_dtoa_r+0xb6e>
 8009864:	2e00      	cmp	r6, #0
 8009866:	dd05      	ble.n	8009874 <_dtoa_r+0x97c>
 8009868:	4629      	mov	r1, r5
 800986a:	4632      	mov	r2, r6
 800986c:	4648      	mov	r0, r9
 800986e:	f000 fc19 	bl	800a0a4 <__lshift>
 8009872:	4605      	mov	r5, r0
 8009874:	9b08      	ldr	r3, [sp, #32]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d05c      	beq.n	8009934 <_dtoa_r+0xa3c>
 800987a:	6869      	ldr	r1, [r5, #4]
 800987c:	4648      	mov	r0, r9
 800987e:	f000 fa0b 	bl	8009c98 <_Balloc>
 8009882:	4606      	mov	r6, r0
 8009884:	b928      	cbnz	r0, 8009892 <_dtoa_r+0x99a>
 8009886:	4b82      	ldr	r3, [pc, #520]	@ (8009a90 <_dtoa_r+0xb98>)
 8009888:	4602      	mov	r2, r0
 800988a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800988e:	f7ff bb4a 	b.w	8008f26 <_dtoa_r+0x2e>
 8009892:	692a      	ldr	r2, [r5, #16]
 8009894:	3202      	adds	r2, #2
 8009896:	0092      	lsls	r2, r2, #2
 8009898:	f105 010c 	add.w	r1, r5, #12
 800989c:	300c      	adds	r0, #12
 800989e:	f001 f969 	bl	800ab74 <memcpy>
 80098a2:	2201      	movs	r2, #1
 80098a4:	4631      	mov	r1, r6
 80098a6:	4648      	mov	r0, r9
 80098a8:	f000 fbfc 	bl	800a0a4 <__lshift>
 80098ac:	f10a 0301 	add.w	r3, sl, #1
 80098b0:	9300      	str	r3, [sp, #0]
 80098b2:	eb0a 030b 	add.w	r3, sl, fp
 80098b6:	9308      	str	r3, [sp, #32]
 80098b8:	9b04      	ldr	r3, [sp, #16]
 80098ba:	f003 0301 	and.w	r3, r3, #1
 80098be:	462f      	mov	r7, r5
 80098c0:	9306      	str	r3, [sp, #24]
 80098c2:	4605      	mov	r5, r0
 80098c4:	9b00      	ldr	r3, [sp, #0]
 80098c6:	9802      	ldr	r0, [sp, #8]
 80098c8:	4621      	mov	r1, r4
 80098ca:	f103 3bff 	add.w	fp, r3, #4294967295
 80098ce:	f7ff fa8a 	bl	8008de6 <quorem>
 80098d2:	4603      	mov	r3, r0
 80098d4:	3330      	adds	r3, #48	@ 0x30
 80098d6:	9003      	str	r0, [sp, #12]
 80098d8:	4639      	mov	r1, r7
 80098da:	9802      	ldr	r0, [sp, #8]
 80098dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80098de:	f000 fc4d 	bl	800a17c <__mcmp>
 80098e2:	462a      	mov	r2, r5
 80098e4:	9004      	str	r0, [sp, #16]
 80098e6:	4621      	mov	r1, r4
 80098e8:	4648      	mov	r0, r9
 80098ea:	f000 fc63 	bl	800a1b4 <__mdiff>
 80098ee:	68c2      	ldr	r2, [r0, #12]
 80098f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098f2:	4606      	mov	r6, r0
 80098f4:	bb02      	cbnz	r2, 8009938 <_dtoa_r+0xa40>
 80098f6:	4601      	mov	r1, r0
 80098f8:	9802      	ldr	r0, [sp, #8]
 80098fa:	f000 fc3f 	bl	800a17c <__mcmp>
 80098fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009900:	4602      	mov	r2, r0
 8009902:	4631      	mov	r1, r6
 8009904:	4648      	mov	r0, r9
 8009906:	920c      	str	r2, [sp, #48]	@ 0x30
 8009908:	9309      	str	r3, [sp, #36]	@ 0x24
 800990a:	f000 fa05 	bl	8009d18 <_Bfree>
 800990e:	9b07      	ldr	r3, [sp, #28]
 8009910:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009912:	9e00      	ldr	r6, [sp, #0]
 8009914:	ea42 0103 	orr.w	r1, r2, r3
 8009918:	9b06      	ldr	r3, [sp, #24]
 800991a:	4319      	orrs	r1, r3
 800991c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800991e:	d10d      	bne.n	800993c <_dtoa_r+0xa44>
 8009920:	2b39      	cmp	r3, #57	@ 0x39
 8009922:	d027      	beq.n	8009974 <_dtoa_r+0xa7c>
 8009924:	9a04      	ldr	r2, [sp, #16]
 8009926:	2a00      	cmp	r2, #0
 8009928:	dd01      	ble.n	800992e <_dtoa_r+0xa36>
 800992a:	9b03      	ldr	r3, [sp, #12]
 800992c:	3331      	adds	r3, #49	@ 0x31
 800992e:	f88b 3000 	strb.w	r3, [fp]
 8009932:	e52e      	b.n	8009392 <_dtoa_r+0x49a>
 8009934:	4628      	mov	r0, r5
 8009936:	e7b9      	b.n	80098ac <_dtoa_r+0x9b4>
 8009938:	2201      	movs	r2, #1
 800993a:	e7e2      	b.n	8009902 <_dtoa_r+0xa0a>
 800993c:	9904      	ldr	r1, [sp, #16]
 800993e:	2900      	cmp	r1, #0
 8009940:	db04      	blt.n	800994c <_dtoa_r+0xa54>
 8009942:	9807      	ldr	r0, [sp, #28]
 8009944:	4301      	orrs	r1, r0
 8009946:	9806      	ldr	r0, [sp, #24]
 8009948:	4301      	orrs	r1, r0
 800994a:	d120      	bne.n	800998e <_dtoa_r+0xa96>
 800994c:	2a00      	cmp	r2, #0
 800994e:	ddee      	ble.n	800992e <_dtoa_r+0xa36>
 8009950:	9902      	ldr	r1, [sp, #8]
 8009952:	9300      	str	r3, [sp, #0]
 8009954:	2201      	movs	r2, #1
 8009956:	4648      	mov	r0, r9
 8009958:	f000 fba4 	bl	800a0a4 <__lshift>
 800995c:	4621      	mov	r1, r4
 800995e:	9002      	str	r0, [sp, #8]
 8009960:	f000 fc0c 	bl	800a17c <__mcmp>
 8009964:	2800      	cmp	r0, #0
 8009966:	9b00      	ldr	r3, [sp, #0]
 8009968:	dc02      	bgt.n	8009970 <_dtoa_r+0xa78>
 800996a:	d1e0      	bne.n	800992e <_dtoa_r+0xa36>
 800996c:	07da      	lsls	r2, r3, #31
 800996e:	d5de      	bpl.n	800992e <_dtoa_r+0xa36>
 8009970:	2b39      	cmp	r3, #57	@ 0x39
 8009972:	d1da      	bne.n	800992a <_dtoa_r+0xa32>
 8009974:	2339      	movs	r3, #57	@ 0x39
 8009976:	f88b 3000 	strb.w	r3, [fp]
 800997a:	4633      	mov	r3, r6
 800997c:	461e      	mov	r6, r3
 800997e:	3b01      	subs	r3, #1
 8009980:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009984:	2a39      	cmp	r2, #57	@ 0x39
 8009986:	d04e      	beq.n	8009a26 <_dtoa_r+0xb2e>
 8009988:	3201      	adds	r2, #1
 800998a:	701a      	strb	r2, [r3, #0]
 800998c:	e501      	b.n	8009392 <_dtoa_r+0x49a>
 800998e:	2a00      	cmp	r2, #0
 8009990:	dd03      	ble.n	800999a <_dtoa_r+0xaa2>
 8009992:	2b39      	cmp	r3, #57	@ 0x39
 8009994:	d0ee      	beq.n	8009974 <_dtoa_r+0xa7c>
 8009996:	3301      	adds	r3, #1
 8009998:	e7c9      	b.n	800992e <_dtoa_r+0xa36>
 800999a:	9a00      	ldr	r2, [sp, #0]
 800999c:	9908      	ldr	r1, [sp, #32]
 800999e:	f802 3c01 	strb.w	r3, [r2, #-1]
 80099a2:	428a      	cmp	r2, r1
 80099a4:	d028      	beq.n	80099f8 <_dtoa_r+0xb00>
 80099a6:	9902      	ldr	r1, [sp, #8]
 80099a8:	2300      	movs	r3, #0
 80099aa:	220a      	movs	r2, #10
 80099ac:	4648      	mov	r0, r9
 80099ae:	f000 f9d5 	bl	8009d5c <__multadd>
 80099b2:	42af      	cmp	r7, r5
 80099b4:	9002      	str	r0, [sp, #8]
 80099b6:	f04f 0300 	mov.w	r3, #0
 80099ba:	f04f 020a 	mov.w	r2, #10
 80099be:	4639      	mov	r1, r7
 80099c0:	4648      	mov	r0, r9
 80099c2:	d107      	bne.n	80099d4 <_dtoa_r+0xadc>
 80099c4:	f000 f9ca 	bl	8009d5c <__multadd>
 80099c8:	4607      	mov	r7, r0
 80099ca:	4605      	mov	r5, r0
 80099cc:	9b00      	ldr	r3, [sp, #0]
 80099ce:	3301      	adds	r3, #1
 80099d0:	9300      	str	r3, [sp, #0]
 80099d2:	e777      	b.n	80098c4 <_dtoa_r+0x9cc>
 80099d4:	f000 f9c2 	bl	8009d5c <__multadd>
 80099d8:	4629      	mov	r1, r5
 80099da:	4607      	mov	r7, r0
 80099dc:	2300      	movs	r3, #0
 80099de:	220a      	movs	r2, #10
 80099e0:	4648      	mov	r0, r9
 80099e2:	f000 f9bb 	bl	8009d5c <__multadd>
 80099e6:	4605      	mov	r5, r0
 80099e8:	e7f0      	b.n	80099cc <_dtoa_r+0xad4>
 80099ea:	f1bb 0f00 	cmp.w	fp, #0
 80099ee:	bfcc      	ite	gt
 80099f0:	465e      	movgt	r6, fp
 80099f2:	2601      	movle	r6, #1
 80099f4:	4456      	add	r6, sl
 80099f6:	2700      	movs	r7, #0
 80099f8:	9902      	ldr	r1, [sp, #8]
 80099fa:	9300      	str	r3, [sp, #0]
 80099fc:	2201      	movs	r2, #1
 80099fe:	4648      	mov	r0, r9
 8009a00:	f000 fb50 	bl	800a0a4 <__lshift>
 8009a04:	4621      	mov	r1, r4
 8009a06:	9002      	str	r0, [sp, #8]
 8009a08:	f000 fbb8 	bl	800a17c <__mcmp>
 8009a0c:	2800      	cmp	r0, #0
 8009a0e:	dcb4      	bgt.n	800997a <_dtoa_r+0xa82>
 8009a10:	d102      	bne.n	8009a18 <_dtoa_r+0xb20>
 8009a12:	9b00      	ldr	r3, [sp, #0]
 8009a14:	07db      	lsls	r3, r3, #31
 8009a16:	d4b0      	bmi.n	800997a <_dtoa_r+0xa82>
 8009a18:	4633      	mov	r3, r6
 8009a1a:	461e      	mov	r6, r3
 8009a1c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009a20:	2a30      	cmp	r2, #48	@ 0x30
 8009a22:	d0fa      	beq.n	8009a1a <_dtoa_r+0xb22>
 8009a24:	e4b5      	b.n	8009392 <_dtoa_r+0x49a>
 8009a26:	459a      	cmp	sl, r3
 8009a28:	d1a8      	bne.n	800997c <_dtoa_r+0xa84>
 8009a2a:	2331      	movs	r3, #49	@ 0x31
 8009a2c:	f108 0801 	add.w	r8, r8, #1
 8009a30:	f88a 3000 	strb.w	r3, [sl]
 8009a34:	e4ad      	b.n	8009392 <_dtoa_r+0x49a>
 8009a36:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009a38:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009a94 <_dtoa_r+0xb9c>
 8009a3c:	b11b      	cbz	r3, 8009a46 <_dtoa_r+0xb4e>
 8009a3e:	f10a 0308 	add.w	r3, sl, #8
 8009a42:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009a44:	6013      	str	r3, [r2, #0]
 8009a46:	4650      	mov	r0, sl
 8009a48:	b017      	add	sp, #92	@ 0x5c
 8009a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a4e:	9b07      	ldr	r3, [sp, #28]
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	f77f ae2e 	ble.w	80096b2 <_dtoa_r+0x7ba>
 8009a56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a58:	9308      	str	r3, [sp, #32]
 8009a5a:	2001      	movs	r0, #1
 8009a5c:	e64d      	b.n	80096fa <_dtoa_r+0x802>
 8009a5e:	f1bb 0f00 	cmp.w	fp, #0
 8009a62:	f77f aed9 	ble.w	8009818 <_dtoa_r+0x920>
 8009a66:	4656      	mov	r6, sl
 8009a68:	9802      	ldr	r0, [sp, #8]
 8009a6a:	4621      	mov	r1, r4
 8009a6c:	f7ff f9bb 	bl	8008de6 <quorem>
 8009a70:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009a74:	f806 3b01 	strb.w	r3, [r6], #1
 8009a78:	eba6 020a 	sub.w	r2, r6, sl
 8009a7c:	4593      	cmp	fp, r2
 8009a7e:	ddb4      	ble.n	80099ea <_dtoa_r+0xaf2>
 8009a80:	9902      	ldr	r1, [sp, #8]
 8009a82:	2300      	movs	r3, #0
 8009a84:	220a      	movs	r2, #10
 8009a86:	4648      	mov	r0, r9
 8009a88:	f000 f968 	bl	8009d5c <__multadd>
 8009a8c:	9002      	str	r0, [sp, #8]
 8009a8e:	e7eb      	b.n	8009a68 <_dtoa_r+0xb70>
 8009a90:	0800b5f8 	.word	0x0800b5f8
 8009a94:	0800b57c 	.word	0x0800b57c

08009a98 <_free_r>:
 8009a98:	b538      	push	{r3, r4, r5, lr}
 8009a9a:	4605      	mov	r5, r0
 8009a9c:	2900      	cmp	r1, #0
 8009a9e:	d041      	beq.n	8009b24 <_free_r+0x8c>
 8009aa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009aa4:	1f0c      	subs	r4, r1, #4
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	bfb8      	it	lt
 8009aaa:	18e4      	addlt	r4, r4, r3
 8009aac:	f000 f8e8 	bl	8009c80 <__malloc_lock>
 8009ab0:	4a1d      	ldr	r2, [pc, #116]	@ (8009b28 <_free_r+0x90>)
 8009ab2:	6813      	ldr	r3, [r2, #0]
 8009ab4:	b933      	cbnz	r3, 8009ac4 <_free_r+0x2c>
 8009ab6:	6063      	str	r3, [r4, #4]
 8009ab8:	6014      	str	r4, [r2, #0]
 8009aba:	4628      	mov	r0, r5
 8009abc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ac0:	f000 b8e4 	b.w	8009c8c <__malloc_unlock>
 8009ac4:	42a3      	cmp	r3, r4
 8009ac6:	d908      	bls.n	8009ada <_free_r+0x42>
 8009ac8:	6820      	ldr	r0, [r4, #0]
 8009aca:	1821      	adds	r1, r4, r0
 8009acc:	428b      	cmp	r3, r1
 8009ace:	bf01      	itttt	eq
 8009ad0:	6819      	ldreq	r1, [r3, #0]
 8009ad2:	685b      	ldreq	r3, [r3, #4]
 8009ad4:	1809      	addeq	r1, r1, r0
 8009ad6:	6021      	streq	r1, [r4, #0]
 8009ad8:	e7ed      	b.n	8009ab6 <_free_r+0x1e>
 8009ada:	461a      	mov	r2, r3
 8009adc:	685b      	ldr	r3, [r3, #4]
 8009ade:	b10b      	cbz	r3, 8009ae4 <_free_r+0x4c>
 8009ae0:	42a3      	cmp	r3, r4
 8009ae2:	d9fa      	bls.n	8009ada <_free_r+0x42>
 8009ae4:	6811      	ldr	r1, [r2, #0]
 8009ae6:	1850      	adds	r0, r2, r1
 8009ae8:	42a0      	cmp	r0, r4
 8009aea:	d10b      	bne.n	8009b04 <_free_r+0x6c>
 8009aec:	6820      	ldr	r0, [r4, #0]
 8009aee:	4401      	add	r1, r0
 8009af0:	1850      	adds	r0, r2, r1
 8009af2:	4283      	cmp	r3, r0
 8009af4:	6011      	str	r1, [r2, #0]
 8009af6:	d1e0      	bne.n	8009aba <_free_r+0x22>
 8009af8:	6818      	ldr	r0, [r3, #0]
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	6053      	str	r3, [r2, #4]
 8009afe:	4408      	add	r0, r1
 8009b00:	6010      	str	r0, [r2, #0]
 8009b02:	e7da      	b.n	8009aba <_free_r+0x22>
 8009b04:	d902      	bls.n	8009b0c <_free_r+0x74>
 8009b06:	230c      	movs	r3, #12
 8009b08:	602b      	str	r3, [r5, #0]
 8009b0a:	e7d6      	b.n	8009aba <_free_r+0x22>
 8009b0c:	6820      	ldr	r0, [r4, #0]
 8009b0e:	1821      	adds	r1, r4, r0
 8009b10:	428b      	cmp	r3, r1
 8009b12:	bf04      	itt	eq
 8009b14:	6819      	ldreq	r1, [r3, #0]
 8009b16:	685b      	ldreq	r3, [r3, #4]
 8009b18:	6063      	str	r3, [r4, #4]
 8009b1a:	bf04      	itt	eq
 8009b1c:	1809      	addeq	r1, r1, r0
 8009b1e:	6021      	streq	r1, [r4, #0]
 8009b20:	6054      	str	r4, [r2, #4]
 8009b22:	e7ca      	b.n	8009aba <_free_r+0x22>
 8009b24:	bd38      	pop	{r3, r4, r5, pc}
 8009b26:	bf00      	nop
 8009b28:	20004640 	.word	0x20004640

08009b2c <malloc>:
 8009b2c:	4b02      	ldr	r3, [pc, #8]	@ (8009b38 <malloc+0xc>)
 8009b2e:	4601      	mov	r1, r0
 8009b30:	6818      	ldr	r0, [r3, #0]
 8009b32:	f000 b825 	b.w	8009b80 <_malloc_r>
 8009b36:	bf00      	nop
 8009b38:	2000002c 	.word	0x2000002c

08009b3c <sbrk_aligned>:
 8009b3c:	b570      	push	{r4, r5, r6, lr}
 8009b3e:	4e0f      	ldr	r6, [pc, #60]	@ (8009b7c <sbrk_aligned+0x40>)
 8009b40:	460c      	mov	r4, r1
 8009b42:	6831      	ldr	r1, [r6, #0]
 8009b44:	4605      	mov	r5, r0
 8009b46:	b911      	cbnz	r1, 8009b4e <sbrk_aligned+0x12>
 8009b48:	f001 f804 	bl	800ab54 <_sbrk_r>
 8009b4c:	6030      	str	r0, [r6, #0]
 8009b4e:	4621      	mov	r1, r4
 8009b50:	4628      	mov	r0, r5
 8009b52:	f000 ffff 	bl	800ab54 <_sbrk_r>
 8009b56:	1c43      	adds	r3, r0, #1
 8009b58:	d103      	bne.n	8009b62 <sbrk_aligned+0x26>
 8009b5a:	f04f 34ff 	mov.w	r4, #4294967295
 8009b5e:	4620      	mov	r0, r4
 8009b60:	bd70      	pop	{r4, r5, r6, pc}
 8009b62:	1cc4      	adds	r4, r0, #3
 8009b64:	f024 0403 	bic.w	r4, r4, #3
 8009b68:	42a0      	cmp	r0, r4
 8009b6a:	d0f8      	beq.n	8009b5e <sbrk_aligned+0x22>
 8009b6c:	1a21      	subs	r1, r4, r0
 8009b6e:	4628      	mov	r0, r5
 8009b70:	f000 fff0 	bl	800ab54 <_sbrk_r>
 8009b74:	3001      	adds	r0, #1
 8009b76:	d1f2      	bne.n	8009b5e <sbrk_aligned+0x22>
 8009b78:	e7ef      	b.n	8009b5a <sbrk_aligned+0x1e>
 8009b7a:	bf00      	nop
 8009b7c:	2000463c 	.word	0x2000463c

08009b80 <_malloc_r>:
 8009b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b84:	1ccd      	adds	r5, r1, #3
 8009b86:	f025 0503 	bic.w	r5, r5, #3
 8009b8a:	3508      	adds	r5, #8
 8009b8c:	2d0c      	cmp	r5, #12
 8009b8e:	bf38      	it	cc
 8009b90:	250c      	movcc	r5, #12
 8009b92:	2d00      	cmp	r5, #0
 8009b94:	4606      	mov	r6, r0
 8009b96:	db01      	blt.n	8009b9c <_malloc_r+0x1c>
 8009b98:	42a9      	cmp	r1, r5
 8009b9a:	d904      	bls.n	8009ba6 <_malloc_r+0x26>
 8009b9c:	230c      	movs	r3, #12
 8009b9e:	6033      	str	r3, [r6, #0]
 8009ba0:	2000      	movs	r0, #0
 8009ba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ba6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c7c <_malloc_r+0xfc>
 8009baa:	f000 f869 	bl	8009c80 <__malloc_lock>
 8009bae:	f8d8 3000 	ldr.w	r3, [r8]
 8009bb2:	461c      	mov	r4, r3
 8009bb4:	bb44      	cbnz	r4, 8009c08 <_malloc_r+0x88>
 8009bb6:	4629      	mov	r1, r5
 8009bb8:	4630      	mov	r0, r6
 8009bba:	f7ff ffbf 	bl	8009b3c <sbrk_aligned>
 8009bbe:	1c43      	adds	r3, r0, #1
 8009bc0:	4604      	mov	r4, r0
 8009bc2:	d158      	bne.n	8009c76 <_malloc_r+0xf6>
 8009bc4:	f8d8 4000 	ldr.w	r4, [r8]
 8009bc8:	4627      	mov	r7, r4
 8009bca:	2f00      	cmp	r7, #0
 8009bcc:	d143      	bne.n	8009c56 <_malloc_r+0xd6>
 8009bce:	2c00      	cmp	r4, #0
 8009bd0:	d04b      	beq.n	8009c6a <_malloc_r+0xea>
 8009bd2:	6823      	ldr	r3, [r4, #0]
 8009bd4:	4639      	mov	r1, r7
 8009bd6:	4630      	mov	r0, r6
 8009bd8:	eb04 0903 	add.w	r9, r4, r3
 8009bdc:	f000 ffba 	bl	800ab54 <_sbrk_r>
 8009be0:	4581      	cmp	r9, r0
 8009be2:	d142      	bne.n	8009c6a <_malloc_r+0xea>
 8009be4:	6821      	ldr	r1, [r4, #0]
 8009be6:	1a6d      	subs	r5, r5, r1
 8009be8:	4629      	mov	r1, r5
 8009bea:	4630      	mov	r0, r6
 8009bec:	f7ff ffa6 	bl	8009b3c <sbrk_aligned>
 8009bf0:	3001      	adds	r0, #1
 8009bf2:	d03a      	beq.n	8009c6a <_malloc_r+0xea>
 8009bf4:	6823      	ldr	r3, [r4, #0]
 8009bf6:	442b      	add	r3, r5
 8009bf8:	6023      	str	r3, [r4, #0]
 8009bfa:	f8d8 3000 	ldr.w	r3, [r8]
 8009bfe:	685a      	ldr	r2, [r3, #4]
 8009c00:	bb62      	cbnz	r2, 8009c5c <_malloc_r+0xdc>
 8009c02:	f8c8 7000 	str.w	r7, [r8]
 8009c06:	e00f      	b.n	8009c28 <_malloc_r+0xa8>
 8009c08:	6822      	ldr	r2, [r4, #0]
 8009c0a:	1b52      	subs	r2, r2, r5
 8009c0c:	d420      	bmi.n	8009c50 <_malloc_r+0xd0>
 8009c0e:	2a0b      	cmp	r2, #11
 8009c10:	d917      	bls.n	8009c42 <_malloc_r+0xc2>
 8009c12:	1961      	adds	r1, r4, r5
 8009c14:	42a3      	cmp	r3, r4
 8009c16:	6025      	str	r5, [r4, #0]
 8009c18:	bf18      	it	ne
 8009c1a:	6059      	strne	r1, [r3, #4]
 8009c1c:	6863      	ldr	r3, [r4, #4]
 8009c1e:	bf08      	it	eq
 8009c20:	f8c8 1000 	streq.w	r1, [r8]
 8009c24:	5162      	str	r2, [r4, r5]
 8009c26:	604b      	str	r3, [r1, #4]
 8009c28:	4630      	mov	r0, r6
 8009c2a:	f000 f82f 	bl	8009c8c <__malloc_unlock>
 8009c2e:	f104 000b 	add.w	r0, r4, #11
 8009c32:	1d23      	adds	r3, r4, #4
 8009c34:	f020 0007 	bic.w	r0, r0, #7
 8009c38:	1ac2      	subs	r2, r0, r3
 8009c3a:	bf1c      	itt	ne
 8009c3c:	1a1b      	subne	r3, r3, r0
 8009c3e:	50a3      	strne	r3, [r4, r2]
 8009c40:	e7af      	b.n	8009ba2 <_malloc_r+0x22>
 8009c42:	6862      	ldr	r2, [r4, #4]
 8009c44:	42a3      	cmp	r3, r4
 8009c46:	bf0c      	ite	eq
 8009c48:	f8c8 2000 	streq.w	r2, [r8]
 8009c4c:	605a      	strne	r2, [r3, #4]
 8009c4e:	e7eb      	b.n	8009c28 <_malloc_r+0xa8>
 8009c50:	4623      	mov	r3, r4
 8009c52:	6864      	ldr	r4, [r4, #4]
 8009c54:	e7ae      	b.n	8009bb4 <_malloc_r+0x34>
 8009c56:	463c      	mov	r4, r7
 8009c58:	687f      	ldr	r7, [r7, #4]
 8009c5a:	e7b6      	b.n	8009bca <_malloc_r+0x4a>
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	685b      	ldr	r3, [r3, #4]
 8009c60:	42a3      	cmp	r3, r4
 8009c62:	d1fb      	bne.n	8009c5c <_malloc_r+0xdc>
 8009c64:	2300      	movs	r3, #0
 8009c66:	6053      	str	r3, [r2, #4]
 8009c68:	e7de      	b.n	8009c28 <_malloc_r+0xa8>
 8009c6a:	230c      	movs	r3, #12
 8009c6c:	6033      	str	r3, [r6, #0]
 8009c6e:	4630      	mov	r0, r6
 8009c70:	f000 f80c 	bl	8009c8c <__malloc_unlock>
 8009c74:	e794      	b.n	8009ba0 <_malloc_r+0x20>
 8009c76:	6005      	str	r5, [r0, #0]
 8009c78:	e7d6      	b.n	8009c28 <_malloc_r+0xa8>
 8009c7a:	bf00      	nop
 8009c7c:	20004640 	.word	0x20004640

08009c80 <__malloc_lock>:
 8009c80:	4801      	ldr	r0, [pc, #4]	@ (8009c88 <__malloc_lock+0x8>)
 8009c82:	f7ff b8ae 	b.w	8008de2 <__retarget_lock_acquire_recursive>
 8009c86:	bf00      	nop
 8009c88:	20004638 	.word	0x20004638

08009c8c <__malloc_unlock>:
 8009c8c:	4801      	ldr	r0, [pc, #4]	@ (8009c94 <__malloc_unlock+0x8>)
 8009c8e:	f7ff b8a9 	b.w	8008de4 <__retarget_lock_release_recursive>
 8009c92:	bf00      	nop
 8009c94:	20004638 	.word	0x20004638

08009c98 <_Balloc>:
 8009c98:	b570      	push	{r4, r5, r6, lr}
 8009c9a:	69c6      	ldr	r6, [r0, #28]
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	460d      	mov	r5, r1
 8009ca0:	b976      	cbnz	r6, 8009cc0 <_Balloc+0x28>
 8009ca2:	2010      	movs	r0, #16
 8009ca4:	f7ff ff42 	bl	8009b2c <malloc>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	61e0      	str	r0, [r4, #28]
 8009cac:	b920      	cbnz	r0, 8009cb8 <_Balloc+0x20>
 8009cae:	4b18      	ldr	r3, [pc, #96]	@ (8009d10 <_Balloc+0x78>)
 8009cb0:	4818      	ldr	r0, [pc, #96]	@ (8009d14 <_Balloc+0x7c>)
 8009cb2:	216b      	movs	r1, #107	@ 0x6b
 8009cb4:	f000 ff6c 	bl	800ab90 <__assert_func>
 8009cb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009cbc:	6006      	str	r6, [r0, #0]
 8009cbe:	60c6      	str	r6, [r0, #12]
 8009cc0:	69e6      	ldr	r6, [r4, #28]
 8009cc2:	68f3      	ldr	r3, [r6, #12]
 8009cc4:	b183      	cbz	r3, 8009ce8 <_Balloc+0x50>
 8009cc6:	69e3      	ldr	r3, [r4, #28]
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009cce:	b9b8      	cbnz	r0, 8009d00 <_Balloc+0x68>
 8009cd0:	2101      	movs	r1, #1
 8009cd2:	fa01 f605 	lsl.w	r6, r1, r5
 8009cd6:	1d72      	adds	r2, r6, #5
 8009cd8:	0092      	lsls	r2, r2, #2
 8009cda:	4620      	mov	r0, r4
 8009cdc:	f000 ff76 	bl	800abcc <_calloc_r>
 8009ce0:	b160      	cbz	r0, 8009cfc <_Balloc+0x64>
 8009ce2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009ce6:	e00e      	b.n	8009d06 <_Balloc+0x6e>
 8009ce8:	2221      	movs	r2, #33	@ 0x21
 8009cea:	2104      	movs	r1, #4
 8009cec:	4620      	mov	r0, r4
 8009cee:	f000 ff6d 	bl	800abcc <_calloc_r>
 8009cf2:	69e3      	ldr	r3, [r4, #28]
 8009cf4:	60f0      	str	r0, [r6, #12]
 8009cf6:	68db      	ldr	r3, [r3, #12]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d1e4      	bne.n	8009cc6 <_Balloc+0x2e>
 8009cfc:	2000      	movs	r0, #0
 8009cfe:	bd70      	pop	{r4, r5, r6, pc}
 8009d00:	6802      	ldr	r2, [r0, #0]
 8009d02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009d06:	2300      	movs	r3, #0
 8009d08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009d0c:	e7f7      	b.n	8009cfe <_Balloc+0x66>
 8009d0e:	bf00      	nop
 8009d10:	0800b589 	.word	0x0800b589
 8009d14:	0800b609 	.word	0x0800b609

08009d18 <_Bfree>:
 8009d18:	b570      	push	{r4, r5, r6, lr}
 8009d1a:	69c6      	ldr	r6, [r0, #28]
 8009d1c:	4605      	mov	r5, r0
 8009d1e:	460c      	mov	r4, r1
 8009d20:	b976      	cbnz	r6, 8009d40 <_Bfree+0x28>
 8009d22:	2010      	movs	r0, #16
 8009d24:	f7ff ff02 	bl	8009b2c <malloc>
 8009d28:	4602      	mov	r2, r0
 8009d2a:	61e8      	str	r0, [r5, #28]
 8009d2c:	b920      	cbnz	r0, 8009d38 <_Bfree+0x20>
 8009d2e:	4b09      	ldr	r3, [pc, #36]	@ (8009d54 <_Bfree+0x3c>)
 8009d30:	4809      	ldr	r0, [pc, #36]	@ (8009d58 <_Bfree+0x40>)
 8009d32:	218f      	movs	r1, #143	@ 0x8f
 8009d34:	f000 ff2c 	bl	800ab90 <__assert_func>
 8009d38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d3c:	6006      	str	r6, [r0, #0]
 8009d3e:	60c6      	str	r6, [r0, #12]
 8009d40:	b13c      	cbz	r4, 8009d52 <_Bfree+0x3a>
 8009d42:	69eb      	ldr	r3, [r5, #28]
 8009d44:	6862      	ldr	r2, [r4, #4]
 8009d46:	68db      	ldr	r3, [r3, #12]
 8009d48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d4c:	6021      	str	r1, [r4, #0]
 8009d4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009d52:	bd70      	pop	{r4, r5, r6, pc}
 8009d54:	0800b589 	.word	0x0800b589
 8009d58:	0800b609 	.word	0x0800b609

08009d5c <__multadd>:
 8009d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d60:	690d      	ldr	r5, [r1, #16]
 8009d62:	4607      	mov	r7, r0
 8009d64:	460c      	mov	r4, r1
 8009d66:	461e      	mov	r6, r3
 8009d68:	f101 0c14 	add.w	ip, r1, #20
 8009d6c:	2000      	movs	r0, #0
 8009d6e:	f8dc 3000 	ldr.w	r3, [ip]
 8009d72:	b299      	uxth	r1, r3
 8009d74:	fb02 6101 	mla	r1, r2, r1, r6
 8009d78:	0c1e      	lsrs	r6, r3, #16
 8009d7a:	0c0b      	lsrs	r3, r1, #16
 8009d7c:	fb02 3306 	mla	r3, r2, r6, r3
 8009d80:	b289      	uxth	r1, r1
 8009d82:	3001      	adds	r0, #1
 8009d84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009d88:	4285      	cmp	r5, r0
 8009d8a:	f84c 1b04 	str.w	r1, [ip], #4
 8009d8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009d92:	dcec      	bgt.n	8009d6e <__multadd+0x12>
 8009d94:	b30e      	cbz	r6, 8009dda <__multadd+0x7e>
 8009d96:	68a3      	ldr	r3, [r4, #8]
 8009d98:	42ab      	cmp	r3, r5
 8009d9a:	dc19      	bgt.n	8009dd0 <__multadd+0x74>
 8009d9c:	6861      	ldr	r1, [r4, #4]
 8009d9e:	4638      	mov	r0, r7
 8009da0:	3101      	adds	r1, #1
 8009da2:	f7ff ff79 	bl	8009c98 <_Balloc>
 8009da6:	4680      	mov	r8, r0
 8009da8:	b928      	cbnz	r0, 8009db6 <__multadd+0x5a>
 8009daa:	4602      	mov	r2, r0
 8009dac:	4b0c      	ldr	r3, [pc, #48]	@ (8009de0 <__multadd+0x84>)
 8009dae:	480d      	ldr	r0, [pc, #52]	@ (8009de4 <__multadd+0x88>)
 8009db0:	21ba      	movs	r1, #186	@ 0xba
 8009db2:	f000 feed 	bl	800ab90 <__assert_func>
 8009db6:	6922      	ldr	r2, [r4, #16]
 8009db8:	3202      	adds	r2, #2
 8009dba:	f104 010c 	add.w	r1, r4, #12
 8009dbe:	0092      	lsls	r2, r2, #2
 8009dc0:	300c      	adds	r0, #12
 8009dc2:	f000 fed7 	bl	800ab74 <memcpy>
 8009dc6:	4621      	mov	r1, r4
 8009dc8:	4638      	mov	r0, r7
 8009dca:	f7ff ffa5 	bl	8009d18 <_Bfree>
 8009dce:	4644      	mov	r4, r8
 8009dd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009dd4:	3501      	adds	r5, #1
 8009dd6:	615e      	str	r6, [r3, #20]
 8009dd8:	6125      	str	r5, [r4, #16]
 8009dda:	4620      	mov	r0, r4
 8009ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009de0:	0800b5f8 	.word	0x0800b5f8
 8009de4:	0800b609 	.word	0x0800b609

08009de8 <__hi0bits>:
 8009de8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009dec:	4603      	mov	r3, r0
 8009dee:	bf36      	itet	cc
 8009df0:	0403      	lslcc	r3, r0, #16
 8009df2:	2000      	movcs	r0, #0
 8009df4:	2010      	movcc	r0, #16
 8009df6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009dfa:	bf3c      	itt	cc
 8009dfc:	021b      	lslcc	r3, r3, #8
 8009dfe:	3008      	addcc	r0, #8
 8009e00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e04:	bf3c      	itt	cc
 8009e06:	011b      	lslcc	r3, r3, #4
 8009e08:	3004      	addcc	r0, #4
 8009e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e0e:	bf3c      	itt	cc
 8009e10:	009b      	lslcc	r3, r3, #2
 8009e12:	3002      	addcc	r0, #2
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	db05      	blt.n	8009e24 <__hi0bits+0x3c>
 8009e18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009e1c:	f100 0001 	add.w	r0, r0, #1
 8009e20:	bf08      	it	eq
 8009e22:	2020      	moveq	r0, #32
 8009e24:	4770      	bx	lr

08009e26 <__lo0bits>:
 8009e26:	6803      	ldr	r3, [r0, #0]
 8009e28:	4602      	mov	r2, r0
 8009e2a:	f013 0007 	ands.w	r0, r3, #7
 8009e2e:	d00b      	beq.n	8009e48 <__lo0bits+0x22>
 8009e30:	07d9      	lsls	r1, r3, #31
 8009e32:	d421      	bmi.n	8009e78 <__lo0bits+0x52>
 8009e34:	0798      	lsls	r0, r3, #30
 8009e36:	bf49      	itett	mi
 8009e38:	085b      	lsrmi	r3, r3, #1
 8009e3a:	089b      	lsrpl	r3, r3, #2
 8009e3c:	2001      	movmi	r0, #1
 8009e3e:	6013      	strmi	r3, [r2, #0]
 8009e40:	bf5c      	itt	pl
 8009e42:	6013      	strpl	r3, [r2, #0]
 8009e44:	2002      	movpl	r0, #2
 8009e46:	4770      	bx	lr
 8009e48:	b299      	uxth	r1, r3
 8009e4a:	b909      	cbnz	r1, 8009e50 <__lo0bits+0x2a>
 8009e4c:	0c1b      	lsrs	r3, r3, #16
 8009e4e:	2010      	movs	r0, #16
 8009e50:	b2d9      	uxtb	r1, r3
 8009e52:	b909      	cbnz	r1, 8009e58 <__lo0bits+0x32>
 8009e54:	3008      	adds	r0, #8
 8009e56:	0a1b      	lsrs	r3, r3, #8
 8009e58:	0719      	lsls	r1, r3, #28
 8009e5a:	bf04      	itt	eq
 8009e5c:	091b      	lsreq	r3, r3, #4
 8009e5e:	3004      	addeq	r0, #4
 8009e60:	0799      	lsls	r1, r3, #30
 8009e62:	bf04      	itt	eq
 8009e64:	089b      	lsreq	r3, r3, #2
 8009e66:	3002      	addeq	r0, #2
 8009e68:	07d9      	lsls	r1, r3, #31
 8009e6a:	d403      	bmi.n	8009e74 <__lo0bits+0x4e>
 8009e6c:	085b      	lsrs	r3, r3, #1
 8009e6e:	f100 0001 	add.w	r0, r0, #1
 8009e72:	d003      	beq.n	8009e7c <__lo0bits+0x56>
 8009e74:	6013      	str	r3, [r2, #0]
 8009e76:	4770      	bx	lr
 8009e78:	2000      	movs	r0, #0
 8009e7a:	4770      	bx	lr
 8009e7c:	2020      	movs	r0, #32
 8009e7e:	4770      	bx	lr

08009e80 <__i2b>:
 8009e80:	b510      	push	{r4, lr}
 8009e82:	460c      	mov	r4, r1
 8009e84:	2101      	movs	r1, #1
 8009e86:	f7ff ff07 	bl	8009c98 <_Balloc>
 8009e8a:	4602      	mov	r2, r0
 8009e8c:	b928      	cbnz	r0, 8009e9a <__i2b+0x1a>
 8009e8e:	4b05      	ldr	r3, [pc, #20]	@ (8009ea4 <__i2b+0x24>)
 8009e90:	4805      	ldr	r0, [pc, #20]	@ (8009ea8 <__i2b+0x28>)
 8009e92:	f240 1145 	movw	r1, #325	@ 0x145
 8009e96:	f000 fe7b 	bl	800ab90 <__assert_func>
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	6144      	str	r4, [r0, #20]
 8009e9e:	6103      	str	r3, [r0, #16]
 8009ea0:	bd10      	pop	{r4, pc}
 8009ea2:	bf00      	nop
 8009ea4:	0800b5f8 	.word	0x0800b5f8
 8009ea8:	0800b609 	.word	0x0800b609

08009eac <__multiply>:
 8009eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb0:	4617      	mov	r7, r2
 8009eb2:	690a      	ldr	r2, [r1, #16]
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	bfa8      	it	ge
 8009eba:	463b      	movge	r3, r7
 8009ebc:	4689      	mov	r9, r1
 8009ebe:	bfa4      	itt	ge
 8009ec0:	460f      	movge	r7, r1
 8009ec2:	4699      	movge	r9, r3
 8009ec4:	693d      	ldr	r5, [r7, #16]
 8009ec6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009eca:	68bb      	ldr	r3, [r7, #8]
 8009ecc:	6879      	ldr	r1, [r7, #4]
 8009ece:	eb05 060a 	add.w	r6, r5, sl
 8009ed2:	42b3      	cmp	r3, r6
 8009ed4:	b085      	sub	sp, #20
 8009ed6:	bfb8      	it	lt
 8009ed8:	3101      	addlt	r1, #1
 8009eda:	f7ff fedd 	bl	8009c98 <_Balloc>
 8009ede:	b930      	cbnz	r0, 8009eee <__multiply+0x42>
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	4b41      	ldr	r3, [pc, #260]	@ (8009fe8 <__multiply+0x13c>)
 8009ee4:	4841      	ldr	r0, [pc, #260]	@ (8009fec <__multiply+0x140>)
 8009ee6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009eea:	f000 fe51 	bl	800ab90 <__assert_func>
 8009eee:	f100 0414 	add.w	r4, r0, #20
 8009ef2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009ef6:	4623      	mov	r3, r4
 8009ef8:	2200      	movs	r2, #0
 8009efa:	4573      	cmp	r3, lr
 8009efc:	d320      	bcc.n	8009f40 <__multiply+0x94>
 8009efe:	f107 0814 	add.w	r8, r7, #20
 8009f02:	f109 0114 	add.w	r1, r9, #20
 8009f06:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009f0a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009f0e:	9302      	str	r3, [sp, #8]
 8009f10:	1beb      	subs	r3, r5, r7
 8009f12:	3b15      	subs	r3, #21
 8009f14:	f023 0303 	bic.w	r3, r3, #3
 8009f18:	3304      	adds	r3, #4
 8009f1a:	3715      	adds	r7, #21
 8009f1c:	42bd      	cmp	r5, r7
 8009f1e:	bf38      	it	cc
 8009f20:	2304      	movcc	r3, #4
 8009f22:	9301      	str	r3, [sp, #4]
 8009f24:	9b02      	ldr	r3, [sp, #8]
 8009f26:	9103      	str	r1, [sp, #12]
 8009f28:	428b      	cmp	r3, r1
 8009f2a:	d80c      	bhi.n	8009f46 <__multiply+0x9a>
 8009f2c:	2e00      	cmp	r6, #0
 8009f2e:	dd03      	ble.n	8009f38 <__multiply+0x8c>
 8009f30:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d055      	beq.n	8009fe4 <__multiply+0x138>
 8009f38:	6106      	str	r6, [r0, #16]
 8009f3a:	b005      	add	sp, #20
 8009f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f40:	f843 2b04 	str.w	r2, [r3], #4
 8009f44:	e7d9      	b.n	8009efa <__multiply+0x4e>
 8009f46:	f8b1 a000 	ldrh.w	sl, [r1]
 8009f4a:	f1ba 0f00 	cmp.w	sl, #0
 8009f4e:	d01f      	beq.n	8009f90 <__multiply+0xe4>
 8009f50:	46c4      	mov	ip, r8
 8009f52:	46a1      	mov	r9, r4
 8009f54:	2700      	movs	r7, #0
 8009f56:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009f5a:	f8d9 3000 	ldr.w	r3, [r9]
 8009f5e:	fa1f fb82 	uxth.w	fp, r2
 8009f62:	b29b      	uxth	r3, r3
 8009f64:	fb0a 330b 	mla	r3, sl, fp, r3
 8009f68:	443b      	add	r3, r7
 8009f6a:	f8d9 7000 	ldr.w	r7, [r9]
 8009f6e:	0c12      	lsrs	r2, r2, #16
 8009f70:	0c3f      	lsrs	r7, r7, #16
 8009f72:	fb0a 7202 	mla	r2, sl, r2, r7
 8009f76:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f80:	4565      	cmp	r5, ip
 8009f82:	f849 3b04 	str.w	r3, [r9], #4
 8009f86:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009f8a:	d8e4      	bhi.n	8009f56 <__multiply+0xaa>
 8009f8c:	9b01      	ldr	r3, [sp, #4]
 8009f8e:	50e7      	str	r7, [r4, r3]
 8009f90:	9b03      	ldr	r3, [sp, #12]
 8009f92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009f96:	3104      	adds	r1, #4
 8009f98:	f1b9 0f00 	cmp.w	r9, #0
 8009f9c:	d020      	beq.n	8009fe0 <__multiply+0x134>
 8009f9e:	6823      	ldr	r3, [r4, #0]
 8009fa0:	4647      	mov	r7, r8
 8009fa2:	46a4      	mov	ip, r4
 8009fa4:	f04f 0a00 	mov.w	sl, #0
 8009fa8:	f8b7 b000 	ldrh.w	fp, [r7]
 8009fac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009fb0:	fb09 220b 	mla	r2, r9, fp, r2
 8009fb4:	4452      	add	r2, sl
 8009fb6:	b29b      	uxth	r3, r3
 8009fb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fbc:	f84c 3b04 	str.w	r3, [ip], #4
 8009fc0:	f857 3b04 	ldr.w	r3, [r7], #4
 8009fc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009fc8:	f8bc 3000 	ldrh.w	r3, [ip]
 8009fcc:	fb09 330a 	mla	r3, r9, sl, r3
 8009fd0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009fd4:	42bd      	cmp	r5, r7
 8009fd6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009fda:	d8e5      	bhi.n	8009fa8 <__multiply+0xfc>
 8009fdc:	9a01      	ldr	r2, [sp, #4]
 8009fde:	50a3      	str	r3, [r4, r2]
 8009fe0:	3404      	adds	r4, #4
 8009fe2:	e79f      	b.n	8009f24 <__multiply+0x78>
 8009fe4:	3e01      	subs	r6, #1
 8009fe6:	e7a1      	b.n	8009f2c <__multiply+0x80>
 8009fe8:	0800b5f8 	.word	0x0800b5f8
 8009fec:	0800b609 	.word	0x0800b609

08009ff0 <__pow5mult>:
 8009ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ff4:	4615      	mov	r5, r2
 8009ff6:	f012 0203 	ands.w	r2, r2, #3
 8009ffa:	4607      	mov	r7, r0
 8009ffc:	460e      	mov	r6, r1
 8009ffe:	d007      	beq.n	800a010 <__pow5mult+0x20>
 800a000:	4c25      	ldr	r4, [pc, #148]	@ (800a098 <__pow5mult+0xa8>)
 800a002:	3a01      	subs	r2, #1
 800a004:	2300      	movs	r3, #0
 800a006:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a00a:	f7ff fea7 	bl	8009d5c <__multadd>
 800a00e:	4606      	mov	r6, r0
 800a010:	10ad      	asrs	r5, r5, #2
 800a012:	d03d      	beq.n	800a090 <__pow5mult+0xa0>
 800a014:	69fc      	ldr	r4, [r7, #28]
 800a016:	b97c      	cbnz	r4, 800a038 <__pow5mult+0x48>
 800a018:	2010      	movs	r0, #16
 800a01a:	f7ff fd87 	bl	8009b2c <malloc>
 800a01e:	4602      	mov	r2, r0
 800a020:	61f8      	str	r0, [r7, #28]
 800a022:	b928      	cbnz	r0, 800a030 <__pow5mult+0x40>
 800a024:	4b1d      	ldr	r3, [pc, #116]	@ (800a09c <__pow5mult+0xac>)
 800a026:	481e      	ldr	r0, [pc, #120]	@ (800a0a0 <__pow5mult+0xb0>)
 800a028:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a02c:	f000 fdb0 	bl	800ab90 <__assert_func>
 800a030:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a034:	6004      	str	r4, [r0, #0]
 800a036:	60c4      	str	r4, [r0, #12]
 800a038:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a03c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a040:	b94c      	cbnz	r4, 800a056 <__pow5mult+0x66>
 800a042:	f240 2171 	movw	r1, #625	@ 0x271
 800a046:	4638      	mov	r0, r7
 800a048:	f7ff ff1a 	bl	8009e80 <__i2b>
 800a04c:	2300      	movs	r3, #0
 800a04e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a052:	4604      	mov	r4, r0
 800a054:	6003      	str	r3, [r0, #0]
 800a056:	f04f 0900 	mov.w	r9, #0
 800a05a:	07eb      	lsls	r3, r5, #31
 800a05c:	d50a      	bpl.n	800a074 <__pow5mult+0x84>
 800a05e:	4631      	mov	r1, r6
 800a060:	4622      	mov	r2, r4
 800a062:	4638      	mov	r0, r7
 800a064:	f7ff ff22 	bl	8009eac <__multiply>
 800a068:	4631      	mov	r1, r6
 800a06a:	4680      	mov	r8, r0
 800a06c:	4638      	mov	r0, r7
 800a06e:	f7ff fe53 	bl	8009d18 <_Bfree>
 800a072:	4646      	mov	r6, r8
 800a074:	106d      	asrs	r5, r5, #1
 800a076:	d00b      	beq.n	800a090 <__pow5mult+0xa0>
 800a078:	6820      	ldr	r0, [r4, #0]
 800a07a:	b938      	cbnz	r0, 800a08c <__pow5mult+0x9c>
 800a07c:	4622      	mov	r2, r4
 800a07e:	4621      	mov	r1, r4
 800a080:	4638      	mov	r0, r7
 800a082:	f7ff ff13 	bl	8009eac <__multiply>
 800a086:	6020      	str	r0, [r4, #0]
 800a088:	f8c0 9000 	str.w	r9, [r0]
 800a08c:	4604      	mov	r4, r0
 800a08e:	e7e4      	b.n	800a05a <__pow5mult+0x6a>
 800a090:	4630      	mov	r0, r6
 800a092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a096:	bf00      	nop
 800a098:	0800b6bc 	.word	0x0800b6bc
 800a09c:	0800b589 	.word	0x0800b589
 800a0a0:	0800b609 	.word	0x0800b609

0800a0a4 <__lshift>:
 800a0a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0a8:	460c      	mov	r4, r1
 800a0aa:	6849      	ldr	r1, [r1, #4]
 800a0ac:	6923      	ldr	r3, [r4, #16]
 800a0ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a0b2:	68a3      	ldr	r3, [r4, #8]
 800a0b4:	4607      	mov	r7, r0
 800a0b6:	4691      	mov	r9, r2
 800a0b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a0bc:	f108 0601 	add.w	r6, r8, #1
 800a0c0:	42b3      	cmp	r3, r6
 800a0c2:	db0b      	blt.n	800a0dc <__lshift+0x38>
 800a0c4:	4638      	mov	r0, r7
 800a0c6:	f7ff fde7 	bl	8009c98 <_Balloc>
 800a0ca:	4605      	mov	r5, r0
 800a0cc:	b948      	cbnz	r0, 800a0e2 <__lshift+0x3e>
 800a0ce:	4602      	mov	r2, r0
 800a0d0:	4b28      	ldr	r3, [pc, #160]	@ (800a174 <__lshift+0xd0>)
 800a0d2:	4829      	ldr	r0, [pc, #164]	@ (800a178 <__lshift+0xd4>)
 800a0d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a0d8:	f000 fd5a 	bl	800ab90 <__assert_func>
 800a0dc:	3101      	adds	r1, #1
 800a0de:	005b      	lsls	r3, r3, #1
 800a0e0:	e7ee      	b.n	800a0c0 <__lshift+0x1c>
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	f100 0114 	add.w	r1, r0, #20
 800a0e8:	f100 0210 	add.w	r2, r0, #16
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	4553      	cmp	r3, sl
 800a0f0:	db33      	blt.n	800a15a <__lshift+0xb6>
 800a0f2:	6920      	ldr	r0, [r4, #16]
 800a0f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a0f8:	f104 0314 	add.w	r3, r4, #20
 800a0fc:	f019 091f 	ands.w	r9, r9, #31
 800a100:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a104:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a108:	d02b      	beq.n	800a162 <__lshift+0xbe>
 800a10a:	f1c9 0e20 	rsb	lr, r9, #32
 800a10e:	468a      	mov	sl, r1
 800a110:	2200      	movs	r2, #0
 800a112:	6818      	ldr	r0, [r3, #0]
 800a114:	fa00 f009 	lsl.w	r0, r0, r9
 800a118:	4310      	orrs	r0, r2
 800a11a:	f84a 0b04 	str.w	r0, [sl], #4
 800a11e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a122:	459c      	cmp	ip, r3
 800a124:	fa22 f20e 	lsr.w	r2, r2, lr
 800a128:	d8f3      	bhi.n	800a112 <__lshift+0x6e>
 800a12a:	ebac 0304 	sub.w	r3, ip, r4
 800a12e:	3b15      	subs	r3, #21
 800a130:	f023 0303 	bic.w	r3, r3, #3
 800a134:	3304      	adds	r3, #4
 800a136:	f104 0015 	add.w	r0, r4, #21
 800a13a:	4560      	cmp	r0, ip
 800a13c:	bf88      	it	hi
 800a13e:	2304      	movhi	r3, #4
 800a140:	50ca      	str	r2, [r1, r3]
 800a142:	b10a      	cbz	r2, 800a148 <__lshift+0xa4>
 800a144:	f108 0602 	add.w	r6, r8, #2
 800a148:	3e01      	subs	r6, #1
 800a14a:	4638      	mov	r0, r7
 800a14c:	612e      	str	r6, [r5, #16]
 800a14e:	4621      	mov	r1, r4
 800a150:	f7ff fde2 	bl	8009d18 <_Bfree>
 800a154:	4628      	mov	r0, r5
 800a156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a15a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a15e:	3301      	adds	r3, #1
 800a160:	e7c5      	b.n	800a0ee <__lshift+0x4a>
 800a162:	3904      	subs	r1, #4
 800a164:	f853 2b04 	ldr.w	r2, [r3], #4
 800a168:	f841 2f04 	str.w	r2, [r1, #4]!
 800a16c:	459c      	cmp	ip, r3
 800a16e:	d8f9      	bhi.n	800a164 <__lshift+0xc0>
 800a170:	e7ea      	b.n	800a148 <__lshift+0xa4>
 800a172:	bf00      	nop
 800a174:	0800b5f8 	.word	0x0800b5f8
 800a178:	0800b609 	.word	0x0800b609

0800a17c <__mcmp>:
 800a17c:	690a      	ldr	r2, [r1, #16]
 800a17e:	4603      	mov	r3, r0
 800a180:	6900      	ldr	r0, [r0, #16]
 800a182:	1a80      	subs	r0, r0, r2
 800a184:	b530      	push	{r4, r5, lr}
 800a186:	d10e      	bne.n	800a1a6 <__mcmp+0x2a>
 800a188:	3314      	adds	r3, #20
 800a18a:	3114      	adds	r1, #20
 800a18c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a190:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a194:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a198:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a19c:	4295      	cmp	r5, r2
 800a19e:	d003      	beq.n	800a1a8 <__mcmp+0x2c>
 800a1a0:	d205      	bcs.n	800a1ae <__mcmp+0x32>
 800a1a2:	f04f 30ff 	mov.w	r0, #4294967295
 800a1a6:	bd30      	pop	{r4, r5, pc}
 800a1a8:	42a3      	cmp	r3, r4
 800a1aa:	d3f3      	bcc.n	800a194 <__mcmp+0x18>
 800a1ac:	e7fb      	b.n	800a1a6 <__mcmp+0x2a>
 800a1ae:	2001      	movs	r0, #1
 800a1b0:	e7f9      	b.n	800a1a6 <__mcmp+0x2a>
	...

0800a1b4 <__mdiff>:
 800a1b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1b8:	4689      	mov	r9, r1
 800a1ba:	4606      	mov	r6, r0
 800a1bc:	4611      	mov	r1, r2
 800a1be:	4648      	mov	r0, r9
 800a1c0:	4614      	mov	r4, r2
 800a1c2:	f7ff ffdb 	bl	800a17c <__mcmp>
 800a1c6:	1e05      	subs	r5, r0, #0
 800a1c8:	d112      	bne.n	800a1f0 <__mdiff+0x3c>
 800a1ca:	4629      	mov	r1, r5
 800a1cc:	4630      	mov	r0, r6
 800a1ce:	f7ff fd63 	bl	8009c98 <_Balloc>
 800a1d2:	4602      	mov	r2, r0
 800a1d4:	b928      	cbnz	r0, 800a1e2 <__mdiff+0x2e>
 800a1d6:	4b3f      	ldr	r3, [pc, #252]	@ (800a2d4 <__mdiff+0x120>)
 800a1d8:	f240 2137 	movw	r1, #567	@ 0x237
 800a1dc:	483e      	ldr	r0, [pc, #248]	@ (800a2d8 <__mdiff+0x124>)
 800a1de:	f000 fcd7 	bl	800ab90 <__assert_func>
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a1e8:	4610      	mov	r0, r2
 800a1ea:	b003      	add	sp, #12
 800a1ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1f0:	bfbc      	itt	lt
 800a1f2:	464b      	movlt	r3, r9
 800a1f4:	46a1      	movlt	r9, r4
 800a1f6:	4630      	mov	r0, r6
 800a1f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a1fc:	bfba      	itte	lt
 800a1fe:	461c      	movlt	r4, r3
 800a200:	2501      	movlt	r5, #1
 800a202:	2500      	movge	r5, #0
 800a204:	f7ff fd48 	bl	8009c98 <_Balloc>
 800a208:	4602      	mov	r2, r0
 800a20a:	b918      	cbnz	r0, 800a214 <__mdiff+0x60>
 800a20c:	4b31      	ldr	r3, [pc, #196]	@ (800a2d4 <__mdiff+0x120>)
 800a20e:	f240 2145 	movw	r1, #581	@ 0x245
 800a212:	e7e3      	b.n	800a1dc <__mdiff+0x28>
 800a214:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a218:	6926      	ldr	r6, [r4, #16]
 800a21a:	60c5      	str	r5, [r0, #12]
 800a21c:	f109 0310 	add.w	r3, r9, #16
 800a220:	f109 0514 	add.w	r5, r9, #20
 800a224:	f104 0e14 	add.w	lr, r4, #20
 800a228:	f100 0b14 	add.w	fp, r0, #20
 800a22c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a230:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a234:	9301      	str	r3, [sp, #4]
 800a236:	46d9      	mov	r9, fp
 800a238:	f04f 0c00 	mov.w	ip, #0
 800a23c:	9b01      	ldr	r3, [sp, #4]
 800a23e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a242:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a246:	9301      	str	r3, [sp, #4]
 800a248:	fa1f f38a 	uxth.w	r3, sl
 800a24c:	4619      	mov	r1, r3
 800a24e:	b283      	uxth	r3, r0
 800a250:	1acb      	subs	r3, r1, r3
 800a252:	0c00      	lsrs	r0, r0, #16
 800a254:	4463      	add	r3, ip
 800a256:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a25a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a25e:	b29b      	uxth	r3, r3
 800a260:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a264:	4576      	cmp	r6, lr
 800a266:	f849 3b04 	str.w	r3, [r9], #4
 800a26a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a26e:	d8e5      	bhi.n	800a23c <__mdiff+0x88>
 800a270:	1b33      	subs	r3, r6, r4
 800a272:	3b15      	subs	r3, #21
 800a274:	f023 0303 	bic.w	r3, r3, #3
 800a278:	3415      	adds	r4, #21
 800a27a:	3304      	adds	r3, #4
 800a27c:	42a6      	cmp	r6, r4
 800a27e:	bf38      	it	cc
 800a280:	2304      	movcc	r3, #4
 800a282:	441d      	add	r5, r3
 800a284:	445b      	add	r3, fp
 800a286:	461e      	mov	r6, r3
 800a288:	462c      	mov	r4, r5
 800a28a:	4544      	cmp	r4, r8
 800a28c:	d30e      	bcc.n	800a2ac <__mdiff+0xf8>
 800a28e:	f108 0103 	add.w	r1, r8, #3
 800a292:	1b49      	subs	r1, r1, r5
 800a294:	f021 0103 	bic.w	r1, r1, #3
 800a298:	3d03      	subs	r5, #3
 800a29a:	45a8      	cmp	r8, r5
 800a29c:	bf38      	it	cc
 800a29e:	2100      	movcc	r1, #0
 800a2a0:	440b      	add	r3, r1
 800a2a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a2a6:	b191      	cbz	r1, 800a2ce <__mdiff+0x11a>
 800a2a8:	6117      	str	r7, [r2, #16]
 800a2aa:	e79d      	b.n	800a1e8 <__mdiff+0x34>
 800a2ac:	f854 1b04 	ldr.w	r1, [r4], #4
 800a2b0:	46e6      	mov	lr, ip
 800a2b2:	0c08      	lsrs	r0, r1, #16
 800a2b4:	fa1c fc81 	uxtah	ip, ip, r1
 800a2b8:	4471      	add	r1, lr
 800a2ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a2be:	b289      	uxth	r1, r1
 800a2c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a2c4:	f846 1b04 	str.w	r1, [r6], #4
 800a2c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a2cc:	e7dd      	b.n	800a28a <__mdiff+0xd6>
 800a2ce:	3f01      	subs	r7, #1
 800a2d0:	e7e7      	b.n	800a2a2 <__mdiff+0xee>
 800a2d2:	bf00      	nop
 800a2d4:	0800b5f8 	.word	0x0800b5f8
 800a2d8:	0800b609 	.word	0x0800b609

0800a2dc <__d2b>:
 800a2dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a2e0:	460f      	mov	r7, r1
 800a2e2:	2101      	movs	r1, #1
 800a2e4:	ec59 8b10 	vmov	r8, r9, d0
 800a2e8:	4616      	mov	r6, r2
 800a2ea:	f7ff fcd5 	bl	8009c98 <_Balloc>
 800a2ee:	4604      	mov	r4, r0
 800a2f0:	b930      	cbnz	r0, 800a300 <__d2b+0x24>
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	4b23      	ldr	r3, [pc, #140]	@ (800a384 <__d2b+0xa8>)
 800a2f6:	4824      	ldr	r0, [pc, #144]	@ (800a388 <__d2b+0xac>)
 800a2f8:	f240 310f 	movw	r1, #783	@ 0x30f
 800a2fc:	f000 fc48 	bl	800ab90 <__assert_func>
 800a300:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a304:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a308:	b10d      	cbz	r5, 800a30e <__d2b+0x32>
 800a30a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a30e:	9301      	str	r3, [sp, #4]
 800a310:	f1b8 0300 	subs.w	r3, r8, #0
 800a314:	d023      	beq.n	800a35e <__d2b+0x82>
 800a316:	4668      	mov	r0, sp
 800a318:	9300      	str	r3, [sp, #0]
 800a31a:	f7ff fd84 	bl	8009e26 <__lo0bits>
 800a31e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a322:	b1d0      	cbz	r0, 800a35a <__d2b+0x7e>
 800a324:	f1c0 0320 	rsb	r3, r0, #32
 800a328:	fa02 f303 	lsl.w	r3, r2, r3
 800a32c:	430b      	orrs	r3, r1
 800a32e:	40c2      	lsrs	r2, r0
 800a330:	6163      	str	r3, [r4, #20]
 800a332:	9201      	str	r2, [sp, #4]
 800a334:	9b01      	ldr	r3, [sp, #4]
 800a336:	61a3      	str	r3, [r4, #24]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	bf0c      	ite	eq
 800a33c:	2201      	moveq	r2, #1
 800a33e:	2202      	movne	r2, #2
 800a340:	6122      	str	r2, [r4, #16]
 800a342:	b1a5      	cbz	r5, 800a36e <__d2b+0x92>
 800a344:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a348:	4405      	add	r5, r0
 800a34a:	603d      	str	r5, [r7, #0]
 800a34c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a350:	6030      	str	r0, [r6, #0]
 800a352:	4620      	mov	r0, r4
 800a354:	b003      	add	sp, #12
 800a356:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a35a:	6161      	str	r1, [r4, #20]
 800a35c:	e7ea      	b.n	800a334 <__d2b+0x58>
 800a35e:	a801      	add	r0, sp, #4
 800a360:	f7ff fd61 	bl	8009e26 <__lo0bits>
 800a364:	9b01      	ldr	r3, [sp, #4]
 800a366:	6163      	str	r3, [r4, #20]
 800a368:	3020      	adds	r0, #32
 800a36a:	2201      	movs	r2, #1
 800a36c:	e7e8      	b.n	800a340 <__d2b+0x64>
 800a36e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a372:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a376:	6038      	str	r0, [r7, #0]
 800a378:	6918      	ldr	r0, [r3, #16]
 800a37a:	f7ff fd35 	bl	8009de8 <__hi0bits>
 800a37e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a382:	e7e5      	b.n	800a350 <__d2b+0x74>
 800a384:	0800b5f8 	.word	0x0800b5f8
 800a388:	0800b609 	.word	0x0800b609

0800a38c <__ssputs_r>:
 800a38c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a390:	688e      	ldr	r6, [r1, #8]
 800a392:	461f      	mov	r7, r3
 800a394:	42be      	cmp	r6, r7
 800a396:	680b      	ldr	r3, [r1, #0]
 800a398:	4682      	mov	sl, r0
 800a39a:	460c      	mov	r4, r1
 800a39c:	4690      	mov	r8, r2
 800a39e:	d82d      	bhi.n	800a3fc <__ssputs_r+0x70>
 800a3a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a3a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a3a8:	d026      	beq.n	800a3f8 <__ssputs_r+0x6c>
 800a3aa:	6965      	ldr	r5, [r4, #20]
 800a3ac:	6909      	ldr	r1, [r1, #16]
 800a3ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a3b2:	eba3 0901 	sub.w	r9, r3, r1
 800a3b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a3ba:	1c7b      	adds	r3, r7, #1
 800a3bc:	444b      	add	r3, r9
 800a3be:	106d      	asrs	r5, r5, #1
 800a3c0:	429d      	cmp	r5, r3
 800a3c2:	bf38      	it	cc
 800a3c4:	461d      	movcc	r5, r3
 800a3c6:	0553      	lsls	r3, r2, #21
 800a3c8:	d527      	bpl.n	800a41a <__ssputs_r+0x8e>
 800a3ca:	4629      	mov	r1, r5
 800a3cc:	f7ff fbd8 	bl	8009b80 <_malloc_r>
 800a3d0:	4606      	mov	r6, r0
 800a3d2:	b360      	cbz	r0, 800a42e <__ssputs_r+0xa2>
 800a3d4:	6921      	ldr	r1, [r4, #16]
 800a3d6:	464a      	mov	r2, r9
 800a3d8:	f000 fbcc 	bl	800ab74 <memcpy>
 800a3dc:	89a3      	ldrh	r3, [r4, #12]
 800a3de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a3e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3e6:	81a3      	strh	r3, [r4, #12]
 800a3e8:	6126      	str	r6, [r4, #16]
 800a3ea:	6165      	str	r5, [r4, #20]
 800a3ec:	444e      	add	r6, r9
 800a3ee:	eba5 0509 	sub.w	r5, r5, r9
 800a3f2:	6026      	str	r6, [r4, #0]
 800a3f4:	60a5      	str	r5, [r4, #8]
 800a3f6:	463e      	mov	r6, r7
 800a3f8:	42be      	cmp	r6, r7
 800a3fa:	d900      	bls.n	800a3fe <__ssputs_r+0x72>
 800a3fc:	463e      	mov	r6, r7
 800a3fe:	6820      	ldr	r0, [r4, #0]
 800a400:	4632      	mov	r2, r6
 800a402:	4641      	mov	r1, r8
 800a404:	f000 fb6a 	bl	800aadc <memmove>
 800a408:	68a3      	ldr	r3, [r4, #8]
 800a40a:	1b9b      	subs	r3, r3, r6
 800a40c:	60a3      	str	r3, [r4, #8]
 800a40e:	6823      	ldr	r3, [r4, #0]
 800a410:	4433      	add	r3, r6
 800a412:	6023      	str	r3, [r4, #0]
 800a414:	2000      	movs	r0, #0
 800a416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a41a:	462a      	mov	r2, r5
 800a41c:	f000 fbfc 	bl	800ac18 <_realloc_r>
 800a420:	4606      	mov	r6, r0
 800a422:	2800      	cmp	r0, #0
 800a424:	d1e0      	bne.n	800a3e8 <__ssputs_r+0x5c>
 800a426:	6921      	ldr	r1, [r4, #16]
 800a428:	4650      	mov	r0, sl
 800a42a:	f7ff fb35 	bl	8009a98 <_free_r>
 800a42e:	230c      	movs	r3, #12
 800a430:	f8ca 3000 	str.w	r3, [sl]
 800a434:	89a3      	ldrh	r3, [r4, #12]
 800a436:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a43a:	81a3      	strh	r3, [r4, #12]
 800a43c:	f04f 30ff 	mov.w	r0, #4294967295
 800a440:	e7e9      	b.n	800a416 <__ssputs_r+0x8a>
	...

0800a444 <_svfiprintf_r>:
 800a444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a448:	4698      	mov	r8, r3
 800a44a:	898b      	ldrh	r3, [r1, #12]
 800a44c:	061b      	lsls	r3, r3, #24
 800a44e:	b09d      	sub	sp, #116	@ 0x74
 800a450:	4607      	mov	r7, r0
 800a452:	460d      	mov	r5, r1
 800a454:	4614      	mov	r4, r2
 800a456:	d510      	bpl.n	800a47a <_svfiprintf_r+0x36>
 800a458:	690b      	ldr	r3, [r1, #16]
 800a45a:	b973      	cbnz	r3, 800a47a <_svfiprintf_r+0x36>
 800a45c:	2140      	movs	r1, #64	@ 0x40
 800a45e:	f7ff fb8f 	bl	8009b80 <_malloc_r>
 800a462:	6028      	str	r0, [r5, #0]
 800a464:	6128      	str	r0, [r5, #16]
 800a466:	b930      	cbnz	r0, 800a476 <_svfiprintf_r+0x32>
 800a468:	230c      	movs	r3, #12
 800a46a:	603b      	str	r3, [r7, #0]
 800a46c:	f04f 30ff 	mov.w	r0, #4294967295
 800a470:	b01d      	add	sp, #116	@ 0x74
 800a472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a476:	2340      	movs	r3, #64	@ 0x40
 800a478:	616b      	str	r3, [r5, #20]
 800a47a:	2300      	movs	r3, #0
 800a47c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a47e:	2320      	movs	r3, #32
 800a480:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a484:	f8cd 800c 	str.w	r8, [sp, #12]
 800a488:	2330      	movs	r3, #48	@ 0x30
 800a48a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a628 <_svfiprintf_r+0x1e4>
 800a48e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a492:	f04f 0901 	mov.w	r9, #1
 800a496:	4623      	mov	r3, r4
 800a498:	469a      	mov	sl, r3
 800a49a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a49e:	b10a      	cbz	r2, 800a4a4 <_svfiprintf_r+0x60>
 800a4a0:	2a25      	cmp	r2, #37	@ 0x25
 800a4a2:	d1f9      	bne.n	800a498 <_svfiprintf_r+0x54>
 800a4a4:	ebba 0b04 	subs.w	fp, sl, r4
 800a4a8:	d00b      	beq.n	800a4c2 <_svfiprintf_r+0x7e>
 800a4aa:	465b      	mov	r3, fp
 800a4ac:	4622      	mov	r2, r4
 800a4ae:	4629      	mov	r1, r5
 800a4b0:	4638      	mov	r0, r7
 800a4b2:	f7ff ff6b 	bl	800a38c <__ssputs_r>
 800a4b6:	3001      	adds	r0, #1
 800a4b8:	f000 80a7 	beq.w	800a60a <_svfiprintf_r+0x1c6>
 800a4bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a4be:	445a      	add	r2, fp
 800a4c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a4c2:	f89a 3000 	ldrb.w	r3, [sl]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	f000 809f 	beq.w	800a60a <_svfiprintf_r+0x1c6>
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4d6:	f10a 0a01 	add.w	sl, sl, #1
 800a4da:	9304      	str	r3, [sp, #16]
 800a4dc:	9307      	str	r3, [sp, #28]
 800a4de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a4e2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a4e4:	4654      	mov	r4, sl
 800a4e6:	2205      	movs	r2, #5
 800a4e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4ec:	484e      	ldr	r0, [pc, #312]	@ (800a628 <_svfiprintf_r+0x1e4>)
 800a4ee:	f7f5 fe8f 	bl	8000210 <memchr>
 800a4f2:	9a04      	ldr	r2, [sp, #16]
 800a4f4:	b9d8      	cbnz	r0, 800a52e <_svfiprintf_r+0xea>
 800a4f6:	06d0      	lsls	r0, r2, #27
 800a4f8:	bf44      	itt	mi
 800a4fa:	2320      	movmi	r3, #32
 800a4fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a500:	0711      	lsls	r1, r2, #28
 800a502:	bf44      	itt	mi
 800a504:	232b      	movmi	r3, #43	@ 0x2b
 800a506:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a50a:	f89a 3000 	ldrb.w	r3, [sl]
 800a50e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a510:	d015      	beq.n	800a53e <_svfiprintf_r+0xfa>
 800a512:	9a07      	ldr	r2, [sp, #28]
 800a514:	4654      	mov	r4, sl
 800a516:	2000      	movs	r0, #0
 800a518:	f04f 0c0a 	mov.w	ip, #10
 800a51c:	4621      	mov	r1, r4
 800a51e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a522:	3b30      	subs	r3, #48	@ 0x30
 800a524:	2b09      	cmp	r3, #9
 800a526:	d94b      	bls.n	800a5c0 <_svfiprintf_r+0x17c>
 800a528:	b1b0      	cbz	r0, 800a558 <_svfiprintf_r+0x114>
 800a52a:	9207      	str	r2, [sp, #28]
 800a52c:	e014      	b.n	800a558 <_svfiprintf_r+0x114>
 800a52e:	eba0 0308 	sub.w	r3, r0, r8
 800a532:	fa09 f303 	lsl.w	r3, r9, r3
 800a536:	4313      	orrs	r3, r2
 800a538:	9304      	str	r3, [sp, #16]
 800a53a:	46a2      	mov	sl, r4
 800a53c:	e7d2      	b.n	800a4e4 <_svfiprintf_r+0xa0>
 800a53e:	9b03      	ldr	r3, [sp, #12]
 800a540:	1d19      	adds	r1, r3, #4
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	9103      	str	r1, [sp, #12]
 800a546:	2b00      	cmp	r3, #0
 800a548:	bfbb      	ittet	lt
 800a54a:	425b      	neglt	r3, r3
 800a54c:	f042 0202 	orrlt.w	r2, r2, #2
 800a550:	9307      	strge	r3, [sp, #28]
 800a552:	9307      	strlt	r3, [sp, #28]
 800a554:	bfb8      	it	lt
 800a556:	9204      	strlt	r2, [sp, #16]
 800a558:	7823      	ldrb	r3, [r4, #0]
 800a55a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a55c:	d10a      	bne.n	800a574 <_svfiprintf_r+0x130>
 800a55e:	7863      	ldrb	r3, [r4, #1]
 800a560:	2b2a      	cmp	r3, #42	@ 0x2a
 800a562:	d132      	bne.n	800a5ca <_svfiprintf_r+0x186>
 800a564:	9b03      	ldr	r3, [sp, #12]
 800a566:	1d1a      	adds	r2, r3, #4
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	9203      	str	r2, [sp, #12]
 800a56c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a570:	3402      	adds	r4, #2
 800a572:	9305      	str	r3, [sp, #20]
 800a574:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a638 <_svfiprintf_r+0x1f4>
 800a578:	7821      	ldrb	r1, [r4, #0]
 800a57a:	2203      	movs	r2, #3
 800a57c:	4650      	mov	r0, sl
 800a57e:	f7f5 fe47 	bl	8000210 <memchr>
 800a582:	b138      	cbz	r0, 800a594 <_svfiprintf_r+0x150>
 800a584:	9b04      	ldr	r3, [sp, #16]
 800a586:	eba0 000a 	sub.w	r0, r0, sl
 800a58a:	2240      	movs	r2, #64	@ 0x40
 800a58c:	4082      	lsls	r2, r0
 800a58e:	4313      	orrs	r3, r2
 800a590:	3401      	adds	r4, #1
 800a592:	9304      	str	r3, [sp, #16]
 800a594:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a598:	4824      	ldr	r0, [pc, #144]	@ (800a62c <_svfiprintf_r+0x1e8>)
 800a59a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a59e:	2206      	movs	r2, #6
 800a5a0:	f7f5 fe36 	bl	8000210 <memchr>
 800a5a4:	2800      	cmp	r0, #0
 800a5a6:	d036      	beq.n	800a616 <_svfiprintf_r+0x1d2>
 800a5a8:	4b21      	ldr	r3, [pc, #132]	@ (800a630 <_svfiprintf_r+0x1ec>)
 800a5aa:	bb1b      	cbnz	r3, 800a5f4 <_svfiprintf_r+0x1b0>
 800a5ac:	9b03      	ldr	r3, [sp, #12]
 800a5ae:	3307      	adds	r3, #7
 800a5b0:	f023 0307 	bic.w	r3, r3, #7
 800a5b4:	3308      	adds	r3, #8
 800a5b6:	9303      	str	r3, [sp, #12]
 800a5b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5ba:	4433      	add	r3, r6
 800a5bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5be:	e76a      	b.n	800a496 <_svfiprintf_r+0x52>
 800a5c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a5c4:	460c      	mov	r4, r1
 800a5c6:	2001      	movs	r0, #1
 800a5c8:	e7a8      	b.n	800a51c <_svfiprintf_r+0xd8>
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	3401      	adds	r4, #1
 800a5ce:	9305      	str	r3, [sp, #20]
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	f04f 0c0a 	mov.w	ip, #10
 800a5d6:	4620      	mov	r0, r4
 800a5d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5dc:	3a30      	subs	r2, #48	@ 0x30
 800a5de:	2a09      	cmp	r2, #9
 800a5e0:	d903      	bls.n	800a5ea <_svfiprintf_r+0x1a6>
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d0c6      	beq.n	800a574 <_svfiprintf_r+0x130>
 800a5e6:	9105      	str	r1, [sp, #20]
 800a5e8:	e7c4      	b.n	800a574 <_svfiprintf_r+0x130>
 800a5ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800a5ee:	4604      	mov	r4, r0
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	e7f0      	b.n	800a5d6 <_svfiprintf_r+0x192>
 800a5f4:	ab03      	add	r3, sp, #12
 800a5f6:	9300      	str	r3, [sp, #0]
 800a5f8:	462a      	mov	r2, r5
 800a5fa:	4b0e      	ldr	r3, [pc, #56]	@ (800a634 <_svfiprintf_r+0x1f0>)
 800a5fc:	a904      	add	r1, sp, #16
 800a5fe:	4638      	mov	r0, r7
 800a600:	f7fd fd7c 	bl	80080fc <_printf_float>
 800a604:	1c42      	adds	r2, r0, #1
 800a606:	4606      	mov	r6, r0
 800a608:	d1d6      	bne.n	800a5b8 <_svfiprintf_r+0x174>
 800a60a:	89ab      	ldrh	r3, [r5, #12]
 800a60c:	065b      	lsls	r3, r3, #25
 800a60e:	f53f af2d 	bmi.w	800a46c <_svfiprintf_r+0x28>
 800a612:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a614:	e72c      	b.n	800a470 <_svfiprintf_r+0x2c>
 800a616:	ab03      	add	r3, sp, #12
 800a618:	9300      	str	r3, [sp, #0]
 800a61a:	462a      	mov	r2, r5
 800a61c:	4b05      	ldr	r3, [pc, #20]	@ (800a634 <_svfiprintf_r+0x1f0>)
 800a61e:	a904      	add	r1, sp, #16
 800a620:	4638      	mov	r0, r7
 800a622:	f7fe f803 	bl	800862c <_printf_i>
 800a626:	e7ed      	b.n	800a604 <_svfiprintf_r+0x1c0>
 800a628:	0800b662 	.word	0x0800b662
 800a62c:	0800b66c 	.word	0x0800b66c
 800a630:	080080fd 	.word	0x080080fd
 800a634:	0800a38d 	.word	0x0800a38d
 800a638:	0800b668 	.word	0x0800b668

0800a63c <__sfputc_r>:
 800a63c:	6893      	ldr	r3, [r2, #8]
 800a63e:	3b01      	subs	r3, #1
 800a640:	2b00      	cmp	r3, #0
 800a642:	b410      	push	{r4}
 800a644:	6093      	str	r3, [r2, #8]
 800a646:	da08      	bge.n	800a65a <__sfputc_r+0x1e>
 800a648:	6994      	ldr	r4, [r2, #24]
 800a64a:	42a3      	cmp	r3, r4
 800a64c:	db01      	blt.n	800a652 <__sfputc_r+0x16>
 800a64e:	290a      	cmp	r1, #10
 800a650:	d103      	bne.n	800a65a <__sfputc_r+0x1e>
 800a652:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a656:	f7fe bab2 	b.w	8008bbe <__swbuf_r>
 800a65a:	6813      	ldr	r3, [r2, #0]
 800a65c:	1c58      	adds	r0, r3, #1
 800a65e:	6010      	str	r0, [r2, #0]
 800a660:	7019      	strb	r1, [r3, #0]
 800a662:	4608      	mov	r0, r1
 800a664:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a668:	4770      	bx	lr

0800a66a <__sfputs_r>:
 800a66a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a66c:	4606      	mov	r6, r0
 800a66e:	460f      	mov	r7, r1
 800a670:	4614      	mov	r4, r2
 800a672:	18d5      	adds	r5, r2, r3
 800a674:	42ac      	cmp	r4, r5
 800a676:	d101      	bne.n	800a67c <__sfputs_r+0x12>
 800a678:	2000      	movs	r0, #0
 800a67a:	e007      	b.n	800a68c <__sfputs_r+0x22>
 800a67c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a680:	463a      	mov	r2, r7
 800a682:	4630      	mov	r0, r6
 800a684:	f7ff ffda 	bl	800a63c <__sfputc_r>
 800a688:	1c43      	adds	r3, r0, #1
 800a68a:	d1f3      	bne.n	800a674 <__sfputs_r+0xa>
 800a68c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a690 <_vfiprintf_r>:
 800a690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a694:	460d      	mov	r5, r1
 800a696:	b09d      	sub	sp, #116	@ 0x74
 800a698:	4614      	mov	r4, r2
 800a69a:	4698      	mov	r8, r3
 800a69c:	4606      	mov	r6, r0
 800a69e:	b118      	cbz	r0, 800a6a8 <_vfiprintf_r+0x18>
 800a6a0:	6a03      	ldr	r3, [r0, #32]
 800a6a2:	b90b      	cbnz	r3, 800a6a8 <_vfiprintf_r+0x18>
 800a6a4:	f7fe f96c 	bl	8008980 <__sinit>
 800a6a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a6aa:	07d9      	lsls	r1, r3, #31
 800a6ac:	d405      	bmi.n	800a6ba <_vfiprintf_r+0x2a>
 800a6ae:	89ab      	ldrh	r3, [r5, #12]
 800a6b0:	059a      	lsls	r2, r3, #22
 800a6b2:	d402      	bmi.n	800a6ba <_vfiprintf_r+0x2a>
 800a6b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a6b6:	f7fe fb94 	bl	8008de2 <__retarget_lock_acquire_recursive>
 800a6ba:	89ab      	ldrh	r3, [r5, #12]
 800a6bc:	071b      	lsls	r3, r3, #28
 800a6be:	d501      	bpl.n	800a6c4 <_vfiprintf_r+0x34>
 800a6c0:	692b      	ldr	r3, [r5, #16]
 800a6c2:	b99b      	cbnz	r3, 800a6ec <_vfiprintf_r+0x5c>
 800a6c4:	4629      	mov	r1, r5
 800a6c6:	4630      	mov	r0, r6
 800a6c8:	f7fe fab8 	bl	8008c3c <__swsetup_r>
 800a6cc:	b170      	cbz	r0, 800a6ec <_vfiprintf_r+0x5c>
 800a6ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a6d0:	07dc      	lsls	r4, r3, #31
 800a6d2:	d504      	bpl.n	800a6de <_vfiprintf_r+0x4e>
 800a6d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a6d8:	b01d      	add	sp, #116	@ 0x74
 800a6da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6de:	89ab      	ldrh	r3, [r5, #12]
 800a6e0:	0598      	lsls	r0, r3, #22
 800a6e2:	d4f7      	bmi.n	800a6d4 <_vfiprintf_r+0x44>
 800a6e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a6e6:	f7fe fb7d 	bl	8008de4 <__retarget_lock_release_recursive>
 800a6ea:	e7f3      	b.n	800a6d4 <_vfiprintf_r+0x44>
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6f0:	2320      	movs	r3, #32
 800a6f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a6f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6fa:	2330      	movs	r3, #48	@ 0x30
 800a6fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a8ac <_vfiprintf_r+0x21c>
 800a700:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a704:	f04f 0901 	mov.w	r9, #1
 800a708:	4623      	mov	r3, r4
 800a70a:	469a      	mov	sl, r3
 800a70c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a710:	b10a      	cbz	r2, 800a716 <_vfiprintf_r+0x86>
 800a712:	2a25      	cmp	r2, #37	@ 0x25
 800a714:	d1f9      	bne.n	800a70a <_vfiprintf_r+0x7a>
 800a716:	ebba 0b04 	subs.w	fp, sl, r4
 800a71a:	d00b      	beq.n	800a734 <_vfiprintf_r+0xa4>
 800a71c:	465b      	mov	r3, fp
 800a71e:	4622      	mov	r2, r4
 800a720:	4629      	mov	r1, r5
 800a722:	4630      	mov	r0, r6
 800a724:	f7ff ffa1 	bl	800a66a <__sfputs_r>
 800a728:	3001      	adds	r0, #1
 800a72a:	f000 80a7 	beq.w	800a87c <_vfiprintf_r+0x1ec>
 800a72e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a730:	445a      	add	r2, fp
 800a732:	9209      	str	r2, [sp, #36]	@ 0x24
 800a734:	f89a 3000 	ldrb.w	r3, [sl]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	f000 809f 	beq.w	800a87c <_vfiprintf_r+0x1ec>
 800a73e:	2300      	movs	r3, #0
 800a740:	f04f 32ff 	mov.w	r2, #4294967295
 800a744:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a748:	f10a 0a01 	add.w	sl, sl, #1
 800a74c:	9304      	str	r3, [sp, #16]
 800a74e:	9307      	str	r3, [sp, #28]
 800a750:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a754:	931a      	str	r3, [sp, #104]	@ 0x68
 800a756:	4654      	mov	r4, sl
 800a758:	2205      	movs	r2, #5
 800a75a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a75e:	4853      	ldr	r0, [pc, #332]	@ (800a8ac <_vfiprintf_r+0x21c>)
 800a760:	f7f5 fd56 	bl	8000210 <memchr>
 800a764:	9a04      	ldr	r2, [sp, #16]
 800a766:	b9d8      	cbnz	r0, 800a7a0 <_vfiprintf_r+0x110>
 800a768:	06d1      	lsls	r1, r2, #27
 800a76a:	bf44      	itt	mi
 800a76c:	2320      	movmi	r3, #32
 800a76e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a772:	0713      	lsls	r3, r2, #28
 800a774:	bf44      	itt	mi
 800a776:	232b      	movmi	r3, #43	@ 0x2b
 800a778:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a77c:	f89a 3000 	ldrb.w	r3, [sl]
 800a780:	2b2a      	cmp	r3, #42	@ 0x2a
 800a782:	d015      	beq.n	800a7b0 <_vfiprintf_r+0x120>
 800a784:	9a07      	ldr	r2, [sp, #28]
 800a786:	4654      	mov	r4, sl
 800a788:	2000      	movs	r0, #0
 800a78a:	f04f 0c0a 	mov.w	ip, #10
 800a78e:	4621      	mov	r1, r4
 800a790:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a794:	3b30      	subs	r3, #48	@ 0x30
 800a796:	2b09      	cmp	r3, #9
 800a798:	d94b      	bls.n	800a832 <_vfiprintf_r+0x1a2>
 800a79a:	b1b0      	cbz	r0, 800a7ca <_vfiprintf_r+0x13a>
 800a79c:	9207      	str	r2, [sp, #28]
 800a79e:	e014      	b.n	800a7ca <_vfiprintf_r+0x13a>
 800a7a0:	eba0 0308 	sub.w	r3, r0, r8
 800a7a4:	fa09 f303 	lsl.w	r3, r9, r3
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	9304      	str	r3, [sp, #16]
 800a7ac:	46a2      	mov	sl, r4
 800a7ae:	e7d2      	b.n	800a756 <_vfiprintf_r+0xc6>
 800a7b0:	9b03      	ldr	r3, [sp, #12]
 800a7b2:	1d19      	adds	r1, r3, #4
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	9103      	str	r1, [sp, #12]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	bfbb      	ittet	lt
 800a7bc:	425b      	neglt	r3, r3
 800a7be:	f042 0202 	orrlt.w	r2, r2, #2
 800a7c2:	9307      	strge	r3, [sp, #28]
 800a7c4:	9307      	strlt	r3, [sp, #28]
 800a7c6:	bfb8      	it	lt
 800a7c8:	9204      	strlt	r2, [sp, #16]
 800a7ca:	7823      	ldrb	r3, [r4, #0]
 800a7cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800a7ce:	d10a      	bne.n	800a7e6 <_vfiprintf_r+0x156>
 800a7d0:	7863      	ldrb	r3, [r4, #1]
 800a7d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7d4:	d132      	bne.n	800a83c <_vfiprintf_r+0x1ac>
 800a7d6:	9b03      	ldr	r3, [sp, #12]
 800a7d8:	1d1a      	adds	r2, r3, #4
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	9203      	str	r2, [sp, #12]
 800a7de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a7e2:	3402      	adds	r4, #2
 800a7e4:	9305      	str	r3, [sp, #20]
 800a7e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a8bc <_vfiprintf_r+0x22c>
 800a7ea:	7821      	ldrb	r1, [r4, #0]
 800a7ec:	2203      	movs	r2, #3
 800a7ee:	4650      	mov	r0, sl
 800a7f0:	f7f5 fd0e 	bl	8000210 <memchr>
 800a7f4:	b138      	cbz	r0, 800a806 <_vfiprintf_r+0x176>
 800a7f6:	9b04      	ldr	r3, [sp, #16]
 800a7f8:	eba0 000a 	sub.w	r0, r0, sl
 800a7fc:	2240      	movs	r2, #64	@ 0x40
 800a7fe:	4082      	lsls	r2, r0
 800a800:	4313      	orrs	r3, r2
 800a802:	3401      	adds	r4, #1
 800a804:	9304      	str	r3, [sp, #16]
 800a806:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a80a:	4829      	ldr	r0, [pc, #164]	@ (800a8b0 <_vfiprintf_r+0x220>)
 800a80c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a810:	2206      	movs	r2, #6
 800a812:	f7f5 fcfd 	bl	8000210 <memchr>
 800a816:	2800      	cmp	r0, #0
 800a818:	d03f      	beq.n	800a89a <_vfiprintf_r+0x20a>
 800a81a:	4b26      	ldr	r3, [pc, #152]	@ (800a8b4 <_vfiprintf_r+0x224>)
 800a81c:	bb1b      	cbnz	r3, 800a866 <_vfiprintf_r+0x1d6>
 800a81e:	9b03      	ldr	r3, [sp, #12]
 800a820:	3307      	adds	r3, #7
 800a822:	f023 0307 	bic.w	r3, r3, #7
 800a826:	3308      	adds	r3, #8
 800a828:	9303      	str	r3, [sp, #12]
 800a82a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a82c:	443b      	add	r3, r7
 800a82e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a830:	e76a      	b.n	800a708 <_vfiprintf_r+0x78>
 800a832:	fb0c 3202 	mla	r2, ip, r2, r3
 800a836:	460c      	mov	r4, r1
 800a838:	2001      	movs	r0, #1
 800a83a:	e7a8      	b.n	800a78e <_vfiprintf_r+0xfe>
 800a83c:	2300      	movs	r3, #0
 800a83e:	3401      	adds	r4, #1
 800a840:	9305      	str	r3, [sp, #20]
 800a842:	4619      	mov	r1, r3
 800a844:	f04f 0c0a 	mov.w	ip, #10
 800a848:	4620      	mov	r0, r4
 800a84a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a84e:	3a30      	subs	r2, #48	@ 0x30
 800a850:	2a09      	cmp	r2, #9
 800a852:	d903      	bls.n	800a85c <_vfiprintf_r+0x1cc>
 800a854:	2b00      	cmp	r3, #0
 800a856:	d0c6      	beq.n	800a7e6 <_vfiprintf_r+0x156>
 800a858:	9105      	str	r1, [sp, #20]
 800a85a:	e7c4      	b.n	800a7e6 <_vfiprintf_r+0x156>
 800a85c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a860:	4604      	mov	r4, r0
 800a862:	2301      	movs	r3, #1
 800a864:	e7f0      	b.n	800a848 <_vfiprintf_r+0x1b8>
 800a866:	ab03      	add	r3, sp, #12
 800a868:	9300      	str	r3, [sp, #0]
 800a86a:	462a      	mov	r2, r5
 800a86c:	4b12      	ldr	r3, [pc, #72]	@ (800a8b8 <_vfiprintf_r+0x228>)
 800a86e:	a904      	add	r1, sp, #16
 800a870:	4630      	mov	r0, r6
 800a872:	f7fd fc43 	bl	80080fc <_printf_float>
 800a876:	4607      	mov	r7, r0
 800a878:	1c78      	adds	r0, r7, #1
 800a87a:	d1d6      	bne.n	800a82a <_vfiprintf_r+0x19a>
 800a87c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a87e:	07d9      	lsls	r1, r3, #31
 800a880:	d405      	bmi.n	800a88e <_vfiprintf_r+0x1fe>
 800a882:	89ab      	ldrh	r3, [r5, #12]
 800a884:	059a      	lsls	r2, r3, #22
 800a886:	d402      	bmi.n	800a88e <_vfiprintf_r+0x1fe>
 800a888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a88a:	f7fe faab 	bl	8008de4 <__retarget_lock_release_recursive>
 800a88e:	89ab      	ldrh	r3, [r5, #12]
 800a890:	065b      	lsls	r3, r3, #25
 800a892:	f53f af1f 	bmi.w	800a6d4 <_vfiprintf_r+0x44>
 800a896:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a898:	e71e      	b.n	800a6d8 <_vfiprintf_r+0x48>
 800a89a:	ab03      	add	r3, sp, #12
 800a89c:	9300      	str	r3, [sp, #0]
 800a89e:	462a      	mov	r2, r5
 800a8a0:	4b05      	ldr	r3, [pc, #20]	@ (800a8b8 <_vfiprintf_r+0x228>)
 800a8a2:	a904      	add	r1, sp, #16
 800a8a4:	4630      	mov	r0, r6
 800a8a6:	f7fd fec1 	bl	800862c <_printf_i>
 800a8aa:	e7e4      	b.n	800a876 <_vfiprintf_r+0x1e6>
 800a8ac:	0800b662 	.word	0x0800b662
 800a8b0:	0800b66c 	.word	0x0800b66c
 800a8b4:	080080fd 	.word	0x080080fd
 800a8b8:	0800a66b 	.word	0x0800a66b
 800a8bc:	0800b668 	.word	0x0800b668

0800a8c0 <__sflush_r>:
 800a8c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a8c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8c8:	0716      	lsls	r6, r2, #28
 800a8ca:	4605      	mov	r5, r0
 800a8cc:	460c      	mov	r4, r1
 800a8ce:	d454      	bmi.n	800a97a <__sflush_r+0xba>
 800a8d0:	684b      	ldr	r3, [r1, #4]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	dc02      	bgt.n	800a8dc <__sflush_r+0x1c>
 800a8d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	dd48      	ble.n	800a96e <__sflush_r+0xae>
 800a8dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a8de:	2e00      	cmp	r6, #0
 800a8e0:	d045      	beq.n	800a96e <__sflush_r+0xae>
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a8e8:	682f      	ldr	r7, [r5, #0]
 800a8ea:	6a21      	ldr	r1, [r4, #32]
 800a8ec:	602b      	str	r3, [r5, #0]
 800a8ee:	d030      	beq.n	800a952 <__sflush_r+0x92>
 800a8f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a8f2:	89a3      	ldrh	r3, [r4, #12]
 800a8f4:	0759      	lsls	r1, r3, #29
 800a8f6:	d505      	bpl.n	800a904 <__sflush_r+0x44>
 800a8f8:	6863      	ldr	r3, [r4, #4]
 800a8fa:	1ad2      	subs	r2, r2, r3
 800a8fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a8fe:	b10b      	cbz	r3, 800a904 <__sflush_r+0x44>
 800a900:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a902:	1ad2      	subs	r2, r2, r3
 800a904:	2300      	movs	r3, #0
 800a906:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a908:	6a21      	ldr	r1, [r4, #32]
 800a90a:	4628      	mov	r0, r5
 800a90c:	47b0      	blx	r6
 800a90e:	1c43      	adds	r3, r0, #1
 800a910:	89a3      	ldrh	r3, [r4, #12]
 800a912:	d106      	bne.n	800a922 <__sflush_r+0x62>
 800a914:	6829      	ldr	r1, [r5, #0]
 800a916:	291d      	cmp	r1, #29
 800a918:	d82b      	bhi.n	800a972 <__sflush_r+0xb2>
 800a91a:	4a2a      	ldr	r2, [pc, #168]	@ (800a9c4 <__sflush_r+0x104>)
 800a91c:	40ca      	lsrs	r2, r1
 800a91e:	07d6      	lsls	r6, r2, #31
 800a920:	d527      	bpl.n	800a972 <__sflush_r+0xb2>
 800a922:	2200      	movs	r2, #0
 800a924:	6062      	str	r2, [r4, #4]
 800a926:	04d9      	lsls	r1, r3, #19
 800a928:	6922      	ldr	r2, [r4, #16]
 800a92a:	6022      	str	r2, [r4, #0]
 800a92c:	d504      	bpl.n	800a938 <__sflush_r+0x78>
 800a92e:	1c42      	adds	r2, r0, #1
 800a930:	d101      	bne.n	800a936 <__sflush_r+0x76>
 800a932:	682b      	ldr	r3, [r5, #0]
 800a934:	b903      	cbnz	r3, 800a938 <__sflush_r+0x78>
 800a936:	6560      	str	r0, [r4, #84]	@ 0x54
 800a938:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a93a:	602f      	str	r7, [r5, #0]
 800a93c:	b1b9      	cbz	r1, 800a96e <__sflush_r+0xae>
 800a93e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a942:	4299      	cmp	r1, r3
 800a944:	d002      	beq.n	800a94c <__sflush_r+0x8c>
 800a946:	4628      	mov	r0, r5
 800a948:	f7ff f8a6 	bl	8009a98 <_free_r>
 800a94c:	2300      	movs	r3, #0
 800a94e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a950:	e00d      	b.n	800a96e <__sflush_r+0xae>
 800a952:	2301      	movs	r3, #1
 800a954:	4628      	mov	r0, r5
 800a956:	47b0      	blx	r6
 800a958:	4602      	mov	r2, r0
 800a95a:	1c50      	adds	r0, r2, #1
 800a95c:	d1c9      	bne.n	800a8f2 <__sflush_r+0x32>
 800a95e:	682b      	ldr	r3, [r5, #0]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d0c6      	beq.n	800a8f2 <__sflush_r+0x32>
 800a964:	2b1d      	cmp	r3, #29
 800a966:	d001      	beq.n	800a96c <__sflush_r+0xac>
 800a968:	2b16      	cmp	r3, #22
 800a96a:	d11e      	bne.n	800a9aa <__sflush_r+0xea>
 800a96c:	602f      	str	r7, [r5, #0]
 800a96e:	2000      	movs	r0, #0
 800a970:	e022      	b.n	800a9b8 <__sflush_r+0xf8>
 800a972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a976:	b21b      	sxth	r3, r3
 800a978:	e01b      	b.n	800a9b2 <__sflush_r+0xf2>
 800a97a:	690f      	ldr	r7, [r1, #16]
 800a97c:	2f00      	cmp	r7, #0
 800a97e:	d0f6      	beq.n	800a96e <__sflush_r+0xae>
 800a980:	0793      	lsls	r3, r2, #30
 800a982:	680e      	ldr	r6, [r1, #0]
 800a984:	bf08      	it	eq
 800a986:	694b      	ldreq	r3, [r1, #20]
 800a988:	600f      	str	r7, [r1, #0]
 800a98a:	bf18      	it	ne
 800a98c:	2300      	movne	r3, #0
 800a98e:	eba6 0807 	sub.w	r8, r6, r7
 800a992:	608b      	str	r3, [r1, #8]
 800a994:	f1b8 0f00 	cmp.w	r8, #0
 800a998:	dde9      	ble.n	800a96e <__sflush_r+0xae>
 800a99a:	6a21      	ldr	r1, [r4, #32]
 800a99c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a99e:	4643      	mov	r3, r8
 800a9a0:	463a      	mov	r2, r7
 800a9a2:	4628      	mov	r0, r5
 800a9a4:	47b0      	blx	r6
 800a9a6:	2800      	cmp	r0, #0
 800a9a8:	dc08      	bgt.n	800a9bc <__sflush_r+0xfc>
 800a9aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9b2:	81a3      	strh	r3, [r4, #12]
 800a9b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9bc:	4407      	add	r7, r0
 800a9be:	eba8 0800 	sub.w	r8, r8, r0
 800a9c2:	e7e7      	b.n	800a994 <__sflush_r+0xd4>
 800a9c4:	20400001 	.word	0x20400001

0800a9c8 <_fflush_r>:
 800a9c8:	b538      	push	{r3, r4, r5, lr}
 800a9ca:	690b      	ldr	r3, [r1, #16]
 800a9cc:	4605      	mov	r5, r0
 800a9ce:	460c      	mov	r4, r1
 800a9d0:	b913      	cbnz	r3, 800a9d8 <_fflush_r+0x10>
 800a9d2:	2500      	movs	r5, #0
 800a9d4:	4628      	mov	r0, r5
 800a9d6:	bd38      	pop	{r3, r4, r5, pc}
 800a9d8:	b118      	cbz	r0, 800a9e2 <_fflush_r+0x1a>
 800a9da:	6a03      	ldr	r3, [r0, #32]
 800a9dc:	b90b      	cbnz	r3, 800a9e2 <_fflush_r+0x1a>
 800a9de:	f7fd ffcf 	bl	8008980 <__sinit>
 800a9e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d0f3      	beq.n	800a9d2 <_fflush_r+0xa>
 800a9ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a9ec:	07d0      	lsls	r0, r2, #31
 800a9ee:	d404      	bmi.n	800a9fa <_fflush_r+0x32>
 800a9f0:	0599      	lsls	r1, r3, #22
 800a9f2:	d402      	bmi.n	800a9fa <_fflush_r+0x32>
 800a9f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9f6:	f7fe f9f4 	bl	8008de2 <__retarget_lock_acquire_recursive>
 800a9fa:	4628      	mov	r0, r5
 800a9fc:	4621      	mov	r1, r4
 800a9fe:	f7ff ff5f 	bl	800a8c0 <__sflush_r>
 800aa02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa04:	07da      	lsls	r2, r3, #31
 800aa06:	4605      	mov	r5, r0
 800aa08:	d4e4      	bmi.n	800a9d4 <_fflush_r+0xc>
 800aa0a:	89a3      	ldrh	r3, [r4, #12]
 800aa0c:	059b      	lsls	r3, r3, #22
 800aa0e:	d4e1      	bmi.n	800a9d4 <_fflush_r+0xc>
 800aa10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa12:	f7fe f9e7 	bl	8008de4 <__retarget_lock_release_recursive>
 800aa16:	e7dd      	b.n	800a9d4 <_fflush_r+0xc>

0800aa18 <__swhatbuf_r>:
 800aa18:	b570      	push	{r4, r5, r6, lr}
 800aa1a:	460c      	mov	r4, r1
 800aa1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa20:	2900      	cmp	r1, #0
 800aa22:	b096      	sub	sp, #88	@ 0x58
 800aa24:	4615      	mov	r5, r2
 800aa26:	461e      	mov	r6, r3
 800aa28:	da0d      	bge.n	800aa46 <__swhatbuf_r+0x2e>
 800aa2a:	89a3      	ldrh	r3, [r4, #12]
 800aa2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aa30:	f04f 0100 	mov.w	r1, #0
 800aa34:	bf14      	ite	ne
 800aa36:	2340      	movne	r3, #64	@ 0x40
 800aa38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aa3c:	2000      	movs	r0, #0
 800aa3e:	6031      	str	r1, [r6, #0]
 800aa40:	602b      	str	r3, [r5, #0]
 800aa42:	b016      	add	sp, #88	@ 0x58
 800aa44:	bd70      	pop	{r4, r5, r6, pc}
 800aa46:	466a      	mov	r2, sp
 800aa48:	f000 f862 	bl	800ab10 <_fstat_r>
 800aa4c:	2800      	cmp	r0, #0
 800aa4e:	dbec      	blt.n	800aa2a <__swhatbuf_r+0x12>
 800aa50:	9901      	ldr	r1, [sp, #4]
 800aa52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800aa56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800aa5a:	4259      	negs	r1, r3
 800aa5c:	4159      	adcs	r1, r3
 800aa5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa62:	e7eb      	b.n	800aa3c <__swhatbuf_r+0x24>

0800aa64 <__smakebuf_r>:
 800aa64:	898b      	ldrh	r3, [r1, #12]
 800aa66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa68:	079d      	lsls	r5, r3, #30
 800aa6a:	4606      	mov	r6, r0
 800aa6c:	460c      	mov	r4, r1
 800aa6e:	d507      	bpl.n	800aa80 <__smakebuf_r+0x1c>
 800aa70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aa74:	6023      	str	r3, [r4, #0]
 800aa76:	6123      	str	r3, [r4, #16]
 800aa78:	2301      	movs	r3, #1
 800aa7a:	6163      	str	r3, [r4, #20]
 800aa7c:	b003      	add	sp, #12
 800aa7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa80:	ab01      	add	r3, sp, #4
 800aa82:	466a      	mov	r2, sp
 800aa84:	f7ff ffc8 	bl	800aa18 <__swhatbuf_r>
 800aa88:	9f00      	ldr	r7, [sp, #0]
 800aa8a:	4605      	mov	r5, r0
 800aa8c:	4639      	mov	r1, r7
 800aa8e:	4630      	mov	r0, r6
 800aa90:	f7ff f876 	bl	8009b80 <_malloc_r>
 800aa94:	b948      	cbnz	r0, 800aaaa <__smakebuf_r+0x46>
 800aa96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa9a:	059a      	lsls	r2, r3, #22
 800aa9c:	d4ee      	bmi.n	800aa7c <__smakebuf_r+0x18>
 800aa9e:	f023 0303 	bic.w	r3, r3, #3
 800aaa2:	f043 0302 	orr.w	r3, r3, #2
 800aaa6:	81a3      	strh	r3, [r4, #12]
 800aaa8:	e7e2      	b.n	800aa70 <__smakebuf_r+0xc>
 800aaaa:	89a3      	ldrh	r3, [r4, #12]
 800aaac:	6020      	str	r0, [r4, #0]
 800aaae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aab2:	81a3      	strh	r3, [r4, #12]
 800aab4:	9b01      	ldr	r3, [sp, #4]
 800aab6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aaba:	b15b      	cbz	r3, 800aad4 <__smakebuf_r+0x70>
 800aabc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aac0:	4630      	mov	r0, r6
 800aac2:	f000 f837 	bl	800ab34 <_isatty_r>
 800aac6:	b128      	cbz	r0, 800aad4 <__smakebuf_r+0x70>
 800aac8:	89a3      	ldrh	r3, [r4, #12]
 800aaca:	f023 0303 	bic.w	r3, r3, #3
 800aace:	f043 0301 	orr.w	r3, r3, #1
 800aad2:	81a3      	strh	r3, [r4, #12]
 800aad4:	89a3      	ldrh	r3, [r4, #12]
 800aad6:	431d      	orrs	r5, r3
 800aad8:	81a5      	strh	r5, [r4, #12]
 800aada:	e7cf      	b.n	800aa7c <__smakebuf_r+0x18>

0800aadc <memmove>:
 800aadc:	4288      	cmp	r0, r1
 800aade:	b510      	push	{r4, lr}
 800aae0:	eb01 0402 	add.w	r4, r1, r2
 800aae4:	d902      	bls.n	800aaec <memmove+0x10>
 800aae6:	4284      	cmp	r4, r0
 800aae8:	4623      	mov	r3, r4
 800aaea:	d807      	bhi.n	800aafc <memmove+0x20>
 800aaec:	1e43      	subs	r3, r0, #1
 800aaee:	42a1      	cmp	r1, r4
 800aaf0:	d008      	beq.n	800ab04 <memmove+0x28>
 800aaf2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aaf6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aafa:	e7f8      	b.n	800aaee <memmove+0x12>
 800aafc:	4402      	add	r2, r0
 800aafe:	4601      	mov	r1, r0
 800ab00:	428a      	cmp	r2, r1
 800ab02:	d100      	bne.n	800ab06 <memmove+0x2a>
 800ab04:	bd10      	pop	{r4, pc}
 800ab06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab0e:	e7f7      	b.n	800ab00 <memmove+0x24>

0800ab10 <_fstat_r>:
 800ab10:	b538      	push	{r3, r4, r5, lr}
 800ab12:	4d07      	ldr	r5, [pc, #28]	@ (800ab30 <_fstat_r+0x20>)
 800ab14:	2300      	movs	r3, #0
 800ab16:	4604      	mov	r4, r0
 800ab18:	4608      	mov	r0, r1
 800ab1a:	4611      	mov	r1, r2
 800ab1c:	602b      	str	r3, [r5, #0]
 800ab1e:	f7f8 f849 	bl	8002bb4 <_fstat>
 800ab22:	1c43      	adds	r3, r0, #1
 800ab24:	d102      	bne.n	800ab2c <_fstat_r+0x1c>
 800ab26:	682b      	ldr	r3, [r5, #0]
 800ab28:	b103      	cbz	r3, 800ab2c <_fstat_r+0x1c>
 800ab2a:	6023      	str	r3, [r4, #0]
 800ab2c:	bd38      	pop	{r3, r4, r5, pc}
 800ab2e:	bf00      	nop
 800ab30:	20004634 	.word	0x20004634

0800ab34 <_isatty_r>:
 800ab34:	b538      	push	{r3, r4, r5, lr}
 800ab36:	4d06      	ldr	r5, [pc, #24]	@ (800ab50 <_isatty_r+0x1c>)
 800ab38:	2300      	movs	r3, #0
 800ab3a:	4604      	mov	r4, r0
 800ab3c:	4608      	mov	r0, r1
 800ab3e:	602b      	str	r3, [r5, #0]
 800ab40:	f7f8 f848 	bl	8002bd4 <_isatty>
 800ab44:	1c43      	adds	r3, r0, #1
 800ab46:	d102      	bne.n	800ab4e <_isatty_r+0x1a>
 800ab48:	682b      	ldr	r3, [r5, #0]
 800ab4a:	b103      	cbz	r3, 800ab4e <_isatty_r+0x1a>
 800ab4c:	6023      	str	r3, [r4, #0]
 800ab4e:	bd38      	pop	{r3, r4, r5, pc}
 800ab50:	20004634 	.word	0x20004634

0800ab54 <_sbrk_r>:
 800ab54:	b538      	push	{r3, r4, r5, lr}
 800ab56:	4d06      	ldr	r5, [pc, #24]	@ (800ab70 <_sbrk_r+0x1c>)
 800ab58:	2300      	movs	r3, #0
 800ab5a:	4604      	mov	r4, r0
 800ab5c:	4608      	mov	r0, r1
 800ab5e:	602b      	str	r3, [r5, #0]
 800ab60:	f7f8 f850 	bl	8002c04 <_sbrk>
 800ab64:	1c43      	adds	r3, r0, #1
 800ab66:	d102      	bne.n	800ab6e <_sbrk_r+0x1a>
 800ab68:	682b      	ldr	r3, [r5, #0]
 800ab6a:	b103      	cbz	r3, 800ab6e <_sbrk_r+0x1a>
 800ab6c:	6023      	str	r3, [r4, #0]
 800ab6e:	bd38      	pop	{r3, r4, r5, pc}
 800ab70:	20004634 	.word	0x20004634

0800ab74 <memcpy>:
 800ab74:	440a      	add	r2, r1
 800ab76:	4291      	cmp	r1, r2
 800ab78:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab7c:	d100      	bne.n	800ab80 <memcpy+0xc>
 800ab7e:	4770      	bx	lr
 800ab80:	b510      	push	{r4, lr}
 800ab82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab8a:	4291      	cmp	r1, r2
 800ab8c:	d1f9      	bne.n	800ab82 <memcpy+0xe>
 800ab8e:	bd10      	pop	{r4, pc}

0800ab90 <__assert_func>:
 800ab90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ab92:	4614      	mov	r4, r2
 800ab94:	461a      	mov	r2, r3
 800ab96:	4b09      	ldr	r3, [pc, #36]	@ (800abbc <__assert_func+0x2c>)
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4605      	mov	r5, r0
 800ab9c:	68d8      	ldr	r0, [r3, #12]
 800ab9e:	b14c      	cbz	r4, 800abb4 <__assert_func+0x24>
 800aba0:	4b07      	ldr	r3, [pc, #28]	@ (800abc0 <__assert_func+0x30>)
 800aba2:	9100      	str	r1, [sp, #0]
 800aba4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aba8:	4906      	ldr	r1, [pc, #24]	@ (800abc4 <__assert_func+0x34>)
 800abaa:	462b      	mov	r3, r5
 800abac:	f000 f870 	bl	800ac90 <fiprintf>
 800abb0:	f000 f880 	bl	800acb4 <abort>
 800abb4:	4b04      	ldr	r3, [pc, #16]	@ (800abc8 <__assert_func+0x38>)
 800abb6:	461c      	mov	r4, r3
 800abb8:	e7f3      	b.n	800aba2 <__assert_func+0x12>
 800abba:	bf00      	nop
 800abbc:	2000002c 	.word	0x2000002c
 800abc0:	0800b67d 	.word	0x0800b67d
 800abc4:	0800b68a 	.word	0x0800b68a
 800abc8:	0800b6b8 	.word	0x0800b6b8

0800abcc <_calloc_r>:
 800abcc:	b570      	push	{r4, r5, r6, lr}
 800abce:	fba1 5402 	umull	r5, r4, r1, r2
 800abd2:	b934      	cbnz	r4, 800abe2 <_calloc_r+0x16>
 800abd4:	4629      	mov	r1, r5
 800abd6:	f7fe ffd3 	bl	8009b80 <_malloc_r>
 800abda:	4606      	mov	r6, r0
 800abdc:	b928      	cbnz	r0, 800abea <_calloc_r+0x1e>
 800abde:	4630      	mov	r0, r6
 800abe0:	bd70      	pop	{r4, r5, r6, pc}
 800abe2:	220c      	movs	r2, #12
 800abe4:	6002      	str	r2, [r0, #0]
 800abe6:	2600      	movs	r6, #0
 800abe8:	e7f9      	b.n	800abde <_calloc_r+0x12>
 800abea:	462a      	mov	r2, r5
 800abec:	4621      	mov	r1, r4
 800abee:	f7fe f87b 	bl	8008ce8 <memset>
 800abf2:	e7f4      	b.n	800abde <_calloc_r+0x12>

0800abf4 <__ascii_mbtowc>:
 800abf4:	b082      	sub	sp, #8
 800abf6:	b901      	cbnz	r1, 800abfa <__ascii_mbtowc+0x6>
 800abf8:	a901      	add	r1, sp, #4
 800abfa:	b142      	cbz	r2, 800ac0e <__ascii_mbtowc+0x1a>
 800abfc:	b14b      	cbz	r3, 800ac12 <__ascii_mbtowc+0x1e>
 800abfe:	7813      	ldrb	r3, [r2, #0]
 800ac00:	600b      	str	r3, [r1, #0]
 800ac02:	7812      	ldrb	r2, [r2, #0]
 800ac04:	1e10      	subs	r0, r2, #0
 800ac06:	bf18      	it	ne
 800ac08:	2001      	movne	r0, #1
 800ac0a:	b002      	add	sp, #8
 800ac0c:	4770      	bx	lr
 800ac0e:	4610      	mov	r0, r2
 800ac10:	e7fb      	b.n	800ac0a <__ascii_mbtowc+0x16>
 800ac12:	f06f 0001 	mvn.w	r0, #1
 800ac16:	e7f8      	b.n	800ac0a <__ascii_mbtowc+0x16>

0800ac18 <_realloc_r>:
 800ac18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac1c:	4607      	mov	r7, r0
 800ac1e:	4614      	mov	r4, r2
 800ac20:	460d      	mov	r5, r1
 800ac22:	b921      	cbnz	r1, 800ac2e <_realloc_r+0x16>
 800ac24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac28:	4611      	mov	r1, r2
 800ac2a:	f7fe bfa9 	b.w	8009b80 <_malloc_r>
 800ac2e:	b92a      	cbnz	r2, 800ac3c <_realloc_r+0x24>
 800ac30:	f7fe ff32 	bl	8009a98 <_free_r>
 800ac34:	4625      	mov	r5, r4
 800ac36:	4628      	mov	r0, r5
 800ac38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac3c:	f000 f841 	bl	800acc2 <_malloc_usable_size_r>
 800ac40:	4284      	cmp	r4, r0
 800ac42:	4606      	mov	r6, r0
 800ac44:	d802      	bhi.n	800ac4c <_realloc_r+0x34>
 800ac46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac4a:	d8f4      	bhi.n	800ac36 <_realloc_r+0x1e>
 800ac4c:	4621      	mov	r1, r4
 800ac4e:	4638      	mov	r0, r7
 800ac50:	f7fe ff96 	bl	8009b80 <_malloc_r>
 800ac54:	4680      	mov	r8, r0
 800ac56:	b908      	cbnz	r0, 800ac5c <_realloc_r+0x44>
 800ac58:	4645      	mov	r5, r8
 800ac5a:	e7ec      	b.n	800ac36 <_realloc_r+0x1e>
 800ac5c:	42b4      	cmp	r4, r6
 800ac5e:	4622      	mov	r2, r4
 800ac60:	4629      	mov	r1, r5
 800ac62:	bf28      	it	cs
 800ac64:	4632      	movcs	r2, r6
 800ac66:	f7ff ff85 	bl	800ab74 <memcpy>
 800ac6a:	4629      	mov	r1, r5
 800ac6c:	4638      	mov	r0, r7
 800ac6e:	f7fe ff13 	bl	8009a98 <_free_r>
 800ac72:	e7f1      	b.n	800ac58 <_realloc_r+0x40>

0800ac74 <__ascii_wctomb>:
 800ac74:	4603      	mov	r3, r0
 800ac76:	4608      	mov	r0, r1
 800ac78:	b141      	cbz	r1, 800ac8c <__ascii_wctomb+0x18>
 800ac7a:	2aff      	cmp	r2, #255	@ 0xff
 800ac7c:	d904      	bls.n	800ac88 <__ascii_wctomb+0x14>
 800ac7e:	228a      	movs	r2, #138	@ 0x8a
 800ac80:	601a      	str	r2, [r3, #0]
 800ac82:	f04f 30ff 	mov.w	r0, #4294967295
 800ac86:	4770      	bx	lr
 800ac88:	700a      	strb	r2, [r1, #0]
 800ac8a:	2001      	movs	r0, #1
 800ac8c:	4770      	bx	lr
	...

0800ac90 <fiprintf>:
 800ac90:	b40e      	push	{r1, r2, r3}
 800ac92:	b503      	push	{r0, r1, lr}
 800ac94:	4601      	mov	r1, r0
 800ac96:	ab03      	add	r3, sp, #12
 800ac98:	4805      	ldr	r0, [pc, #20]	@ (800acb0 <fiprintf+0x20>)
 800ac9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac9e:	6800      	ldr	r0, [r0, #0]
 800aca0:	9301      	str	r3, [sp, #4]
 800aca2:	f7ff fcf5 	bl	800a690 <_vfiprintf_r>
 800aca6:	b002      	add	sp, #8
 800aca8:	f85d eb04 	ldr.w	lr, [sp], #4
 800acac:	b003      	add	sp, #12
 800acae:	4770      	bx	lr
 800acb0:	2000002c 	.word	0x2000002c

0800acb4 <abort>:
 800acb4:	b508      	push	{r3, lr}
 800acb6:	2006      	movs	r0, #6
 800acb8:	f000 f834 	bl	800ad24 <raise>
 800acbc:	2001      	movs	r0, #1
 800acbe:	f7f7 ff45 	bl	8002b4c <_exit>

0800acc2 <_malloc_usable_size_r>:
 800acc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acc6:	1f18      	subs	r0, r3, #4
 800acc8:	2b00      	cmp	r3, #0
 800acca:	bfbc      	itt	lt
 800accc:	580b      	ldrlt	r3, [r1, r0]
 800acce:	18c0      	addlt	r0, r0, r3
 800acd0:	4770      	bx	lr

0800acd2 <_raise_r>:
 800acd2:	291f      	cmp	r1, #31
 800acd4:	b538      	push	{r3, r4, r5, lr}
 800acd6:	4605      	mov	r5, r0
 800acd8:	460c      	mov	r4, r1
 800acda:	d904      	bls.n	800ace6 <_raise_r+0x14>
 800acdc:	2316      	movs	r3, #22
 800acde:	6003      	str	r3, [r0, #0]
 800ace0:	f04f 30ff 	mov.w	r0, #4294967295
 800ace4:	bd38      	pop	{r3, r4, r5, pc}
 800ace6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ace8:	b112      	cbz	r2, 800acf0 <_raise_r+0x1e>
 800acea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800acee:	b94b      	cbnz	r3, 800ad04 <_raise_r+0x32>
 800acf0:	4628      	mov	r0, r5
 800acf2:	f000 f831 	bl	800ad58 <_getpid_r>
 800acf6:	4622      	mov	r2, r4
 800acf8:	4601      	mov	r1, r0
 800acfa:	4628      	mov	r0, r5
 800acfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad00:	f000 b818 	b.w	800ad34 <_kill_r>
 800ad04:	2b01      	cmp	r3, #1
 800ad06:	d00a      	beq.n	800ad1e <_raise_r+0x4c>
 800ad08:	1c59      	adds	r1, r3, #1
 800ad0a:	d103      	bne.n	800ad14 <_raise_r+0x42>
 800ad0c:	2316      	movs	r3, #22
 800ad0e:	6003      	str	r3, [r0, #0]
 800ad10:	2001      	movs	r0, #1
 800ad12:	e7e7      	b.n	800ace4 <_raise_r+0x12>
 800ad14:	2100      	movs	r1, #0
 800ad16:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ad1a:	4620      	mov	r0, r4
 800ad1c:	4798      	blx	r3
 800ad1e:	2000      	movs	r0, #0
 800ad20:	e7e0      	b.n	800ace4 <_raise_r+0x12>
	...

0800ad24 <raise>:
 800ad24:	4b02      	ldr	r3, [pc, #8]	@ (800ad30 <raise+0xc>)
 800ad26:	4601      	mov	r1, r0
 800ad28:	6818      	ldr	r0, [r3, #0]
 800ad2a:	f7ff bfd2 	b.w	800acd2 <_raise_r>
 800ad2e:	bf00      	nop
 800ad30:	2000002c 	.word	0x2000002c

0800ad34 <_kill_r>:
 800ad34:	b538      	push	{r3, r4, r5, lr}
 800ad36:	4d07      	ldr	r5, [pc, #28]	@ (800ad54 <_kill_r+0x20>)
 800ad38:	2300      	movs	r3, #0
 800ad3a:	4604      	mov	r4, r0
 800ad3c:	4608      	mov	r0, r1
 800ad3e:	4611      	mov	r1, r2
 800ad40:	602b      	str	r3, [r5, #0]
 800ad42:	f7f7 fef3 	bl	8002b2c <_kill>
 800ad46:	1c43      	adds	r3, r0, #1
 800ad48:	d102      	bne.n	800ad50 <_kill_r+0x1c>
 800ad4a:	682b      	ldr	r3, [r5, #0]
 800ad4c:	b103      	cbz	r3, 800ad50 <_kill_r+0x1c>
 800ad4e:	6023      	str	r3, [r4, #0]
 800ad50:	bd38      	pop	{r3, r4, r5, pc}
 800ad52:	bf00      	nop
 800ad54:	20004634 	.word	0x20004634

0800ad58 <_getpid_r>:
 800ad58:	f7f7 bee0 	b.w	8002b1c <_getpid>

0800ad5c <_init>:
 800ad5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad5e:	bf00      	nop
 800ad60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad62:	bc08      	pop	{r3}
 800ad64:	469e      	mov	lr, r3
 800ad66:	4770      	bx	lr

0800ad68 <_fini>:
 800ad68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad6a:	bf00      	nop
 800ad6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad6e:	bc08      	pop	{r3}
 800ad70:	469e      	mov	lr, r3
 800ad72:	4770      	bx	lr
