{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 16:09:48 2021 " "Info: Processing started: Sun Dec 05 16:09:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Counter -c Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Counter -c Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[3\]~reg0 register count\[2\]~reg0 245.7 MHz 4.07 ns Internal " "Info: Clock \"clk\" has Internal fmax of 245.7 MHz between source register \"count\[3\]~reg0\" and destination register \"count\[2\]~reg0\" (period= 4.07 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.806 ns + Longest register register " "Info: + Longest register to register delay is 3.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[3\]~reg0 1 REG LCFF_X2_Y4_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N3; Fanout = 7; REG Node = 'count\[3\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[3]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.589 ns) 1.082 ns Equal1~0 2 COMB LCCOMB_X2_Y4_N0 1 " "Info: 2: + IC(0.493 ns) + CELL(0.589 ns) = 1.082 ns; Loc. = LCCOMB_X2_Y4_N0; Fanout = 1; COMB Node = 'Equal1~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { count[3]~reg0 Equal1~0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.650 ns Equal1~1 3 COMB LCCOMB_X2_Y4_N26 1 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.650 ns; Loc. = LCCOMB_X2_Y4_N26; Fanout = 1; COMB Node = 'Equal1~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Equal1~0 Equal1~1 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.623 ns) 2.650 ns count~31 4 COMB LCCOMB_X2_Y4_N12 4 " "Info: 4: + IC(0.377 ns) + CELL(0.623 ns) = 2.650 ns; Loc. = LCCOMB_X2_Y4_N12; Fanout = 4; COMB Node = 'count~31'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Equal1~1 count~31 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.822 ns) 3.806 ns count\[2\]~reg0 5 REG LCFF_X2_Y4_N15 7 " "Info: 5: + IC(0.334 ns) + CELL(0.822 ns) = 3.806 ns; Loc. = LCFF_X2_Y4_N15; Fanout = 7; REG Node = 'count\[2\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { count~31 count[2]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.240 ns ( 58.85 % ) " "Info: Total cell delay = 2.240 ns ( 58.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 41.15 % ) " "Info: Total interconnect delay = 1.566 ns ( 41.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { count[3]~reg0 Equal1~0 Equal1~1 count~31 count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.806 ns" { count[3]~reg0 {} Equal1~0 {} Equal1~1 {} count~31 {} count[2]~reg0 {} } { 0.000ns 0.493ns 0.362ns 0.377ns 0.334ns } { 0.000ns 0.589ns 0.206ns 0.623ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.275 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.666 ns) 3.275 ns count\[2\]~reg0 2 REG LCFF_X2_Y4_N15 7 " "Info: 2: + IC(1.664 ns) + CELL(0.666 ns) = 3.275 ns; Loc. = LCFF_X2_Y4_N15; Fanout = 7; REG Node = 'count\[2\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 49.19 % ) " "Info: Total cell delay = 1.611 ns ( 49.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.664 ns ( 50.81 % ) " "Info: Total interconnect delay = 1.664 ns ( 50.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.275 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.666 ns) 3.275 ns count\[3\]~reg0 2 REG LCFF_X2_Y4_N3 7 " "Info: 2: + IC(1.664 ns) + CELL(0.666 ns) = 3.275 ns; Loc. = LCFF_X2_Y4_N3; Fanout = 7; REG Node = 'count\[3\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk count[3]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 49.19 % ) " "Info: Total cell delay = 1.611 ns ( 49.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.664 ns ( 50.81 % ) " "Info: Total interconnect delay = 1.664 ns ( 50.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[3]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[3]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[3]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[3]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { count[3]~reg0 Equal1~0 Equal1~1 count~31 count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.806 ns" { count[3]~reg0 {} Equal1~0 {} Equal1~1 {} count~31 {} count[2]~reg0 {} } { 0.000ns 0.493ns 0.362ns 0.377ns 0.334ns } { 0.000ns 0.589ns 0.206ns 0.623ns 0.822ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[3]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[3]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count\[2\]~reg0 mode\[2\] clk 7.433 ns register " "Info: tsu for register \"count\[2\]~reg0\" (data pin = \"mode\[2\]\", clock pin = \"clk\") is 7.433 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.748 ns + Longest pin register " "Info: + Longest pin to register delay is 10.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns mode\[2\] 1 PIN PIN_30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_30; Fanout = 3; PIN Node = 'mode\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.827 ns) + CELL(0.650 ns) 8.432 ns Equal0~0 2 COMB LCCOMB_X2_Y4_N10 1 " "Info: 2: + IC(6.827 ns) + CELL(0.650 ns) = 8.432 ns; Loc. = LCCOMB_X2_Y4_N10; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.477 ns" { mode[2] Equal0~0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 9.007 ns count~30 3 COMB LCCOMB_X2_Y4_N6 2 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 9.007 ns; Loc. = LCCOMB_X2_Y4_N6; Fanout = 2; COMB Node = 'count~30'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { Equal0~0 count~30 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 9.592 ns count~31 4 COMB LCCOMB_X2_Y4_N12 4 " "Info: 4: + IC(0.379 ns) + CELL(0.206 ns) = 9.592 ns; Loc. = LCCOMB_X2_Y4_N12; Fanout = 4; COMB Node = 'count~31'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { count~30 count~31 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.822 ns) 10.748 ns count\[2\]~reg0 5 REG LCFF_X2_Y4_N15 7 " "Info: 5: + IC(0.334 ns) + CELL(0.822 ns) = 10.748 ns; Loc. = LCFF_X2_Y4_N15; Fanout = 7; REG Node = 'count\[2\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { count~31 count[2]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.839 ns ( 26.41 % ) " "Info: Total cell delay = 2.839 ns ( 26.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.909 ns ( 73.59 % ) " "Info: Total interconnect delay = 7.909 ns ( 73.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.748 ns" { mode[2] Equal0~0 count~30 count~31 count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.748 ns" { mode[2] {} mode[2]~combout {} Equal0~0 {} count~30 {} count~31 {} count[2]~reg0 {} } { 0.000ns 0.000ns 6.827ns 0.369ns 0.379ns 0.334ns } { 0.000ns 0.955ns 0.650ns 0.206ns 0.206ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.275 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.666 ns) 3.275 ns count\[2\]~reg0 2 REG LCFF_X2_Y4_N15 7 " "Info: 2: + IC(1.664 ns) + CELL(0.666 ns) = 3.275 ns; Loc. = LCFF_X2_Y4_N15; Fanout = 7; REG Node = 'count\[2\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 49.19 % ) " "Info: Total cell delay = 1.611 ns ( 49.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.664 ns ( 50.81 % ) " "Info: Total interconnect delay = 1.664 ns ( 50.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.748 ns" { mode[2] Equal0~0 count~30 count~31 count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.748 ns" { mode[2] {} mode[2]~combout {} Equal0~0 {} count~30 {} count~31 {} count[2]~reg0 {} } { 0.000ns 0.000ns 6.827ns 0.369ns 0.379ns 0.334ns } { 0.000ns 0.955ns 0.650ns 0.206ns 0.206ns 0.822ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[2]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk count\[5\] count\[5\]~reg0 8.907 ns register " "Info: tco from clock \"clk\" to destination pin \"count\[5\]\" through register \"count\[5\]~reg0\" is 8.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.275 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.666 ns) 3.275 ns count\[5\]~reg0 2 REG LCFF_X2_Y4_N21 5 " "Info: 2: + IC(1.664 ns) + CELL(0.666 ns) = 3.275 ns; Loc. = LCFF_X2_Y4_N21; Fanout = 5; REG Node = 'count\[5\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk count[5]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 49.19 % ) " "Info: Total cell delay = 1.611 ns ( 49.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.664 ns ( 50.81 % ) " "Info: Total interconnect delay = 1.664 ns ( 50.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[5]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[5]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.328 ns + Longest register pin " "Info: + Longest register to pin delay is 5.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[5\]~reg0 1 REG LCFF_X2_Y4_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N21; Fanout = 5; REG Node = 'count\[5\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[5]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(3.226 ns) 5.328 ns count\[5\] 2 PIN PIN_57 0 " "Info: 2: + IC(2.102 ns) + CELL(3.226 ns) = 5.328 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'count\[5\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { count[5]~reg0 count[5] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 60.55 % ) " "Info: Total cell delay = 3.226 ns ( 60.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 39.45 % ) " "Info: Total interconnect delay = 2.102 ns ( 39.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { count[5]~reg0 count[5] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.328 ns" { count[5]~reg0 {} count[5] {} } { 0.000ns 2.102ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[5]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[5]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { count[5]~reg0 count[5] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.328 ns" { count[5]~reg0 {} count[5] {} } { 0.000ns 2.102ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count\[3\]~reg0 reset clk -3.709 ns register " "Info: th for register \"count\[3\]~reg0\" (data pin = \"reset\", clock pin = \"clk\") is -3.709 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.275 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.666 ns) 3.275 ns count\[3\]~reg0 2 REG LCFF_X2_Y4_N3 7 " "Info: 2: + IC(1.664 ns) + CELL(0.666 ns) = 3.275 ns; Loc. = LCFF_X2_Y4_N3; Fanout = 7; REG Node = 'count\[3\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk count[3]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 49.19 % ) " "Info: Total cell delay = 1.611 ns ( 49.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.664 ns ( 50.81 % ) " "Info: Total interconnect delay = 1.664 ns ( 50.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[3]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[3]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.290 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns reset 1 PIN PIN_26 6 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 6; PIN Node = 'reset'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.025 ns) + CELL(0.202 ns) 7.182 ns count~37 2 COMB LCCOMB_X2_Y4_N2 1 " "Info: 2: + IC(6.025 ns) + CELL(0.202 ns) = 7.182 ns; Loc. = LCCOMB_X2_Y4_N2; Fanout = 1; COMB Node = 'count~37'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { reset count~37 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.290 ns count\[3\]~reg0 3 REG LCFF_X2_Y4_N3 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.290 ns; Loc. = LCFF_X2_Y4_N3; Fanout = 7; REG Node = 'count\[3\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count~37 count[3]~reg0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.8/Test3.8(1)/Counter.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.265 ns ( 17.35 % ) " "Info: Total cell delay = 1.265 ns ( 17.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.025 ns ( 82.65 % ) " "Info: Total interconnect delay = 6.025 ns ( 82.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { reset count~37 count[3]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { reset {} reset~combout {} count~37 {} count[3]~reg0 {} } { 0.000ns 0.000ns 6.025ns 0.000ns } { 0.000ns 0.955ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { clk count[3]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { clk {} clk~combout {} count[3]~reg0 {} } { 0.000ns 0.000ns 1.664ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { reset count~37 count[3]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { reset {} reset~combout {} count~37 {} count[3]~reg0 {} } { 0.000ns 0.000ns 6.025ns 0.000ns } { 0.000ns 0.955ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 16:09:48 2021 " "Info: Processing ended: Sun Dec 05 16:09:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
