;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB 100, -100
	JMZ -1, @-20
	SPL 0, <402
	ADD 30, 9
	JMZ -1, @-20
	JMP @12, #202
	CMP @121, 106
	JMP @12, #202
	ADD -130, 2
	ADD -130, 2
	SPL 0, <402
	SUB @121, 106
	ADD <-121, 106
	JMP 0, <2
	SUB 30, 9
	SUB 0, 402
	MOV -1, <-20
	JMP @12, #202
	ADD 270, 60
	MOV -1, <-20
	SUB 30, 9
	ADD 0, -102
	ADD 12, @10
	SUB @0, @0
	SPL @300, 90
	SLT #20, @12
	SUB #12, @202
	SUB @0, @0
	MOV -1, <-20
	SPL 0, <402
	ADD 12, @10
	SUB @127, 106
	SUB -100, -600
	SUB @121, 106
	JMP @12, #202
	ADD 30, 9
	MOV 503, -920
	SPL 0, <402
	JMZ -1, @-20
	SPL 0, <402
	SUB 210, 60
	CMP -207, <-120
	JMP @12, #200
	SPL -700, -600
	MOV -7, <-20
	MOV -7, <-20
