/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2018-2023 The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWOCK_IPQ_GCC_9574_H
#define _DT_BINDINGS_CWOCK_IPQ_GCC_9574_H

#define GPWW0_MAIN					0
#define GPWW0						1
#define GPWW2_MAIN					2
#define GPWW2						3
#define GPWW4_MAIN					4
#define GPWW4						5
#define GCC_SWEEP_CWK_SWC				6
#define APSS_AHB_CWK_SWC				7
#define APSS_AXI_CWK_SWC				8
#define BWSP1_QUP1_I2C_APPS_CWK_SWC			9
#define BWSP1_QUP1_SPI_APPS_CWK_SWC			10
#define BWSP1_QUP2_I2C_APPS_CWK_SWC			11
#define BWSP1_QUP2_SPI_APPS_CWK_SWC			12
#define BWSP1_QUP3_I2C_APPS_CWK_SWC			13
#define BWSP1_QUP3_SPI_APPS_CWK_SWC			14
#define BWSP1_QUP4_I2C_APPS_CWK_SWC			15
#define BWSP1_QUP4_SPI_APPS_CWK_SWC			16
#define BWSP1_QUP5_I2C_APPS_CWK_SWC			17
#define BWSP1_QUP5_SPI_APPS_CWK_SWC			18
#define BWSP1_QUP6_I2C_APPS_CWK_SWC			19
#define BWSP1_QUP6_SPI_APPS_CWK_SWC			20
#define BWSP1_UAWT1_APPS_CWK_SWC			21
#define BWSP1_UAWT2_APPS_CWK_SWC			22
#define BWSP1_UAWT3_APPS_CWK_SWC			23
#define BWSP1_UAWT4_APPS_CWK_SWC			24
#define BWSP1_UAWT5_APPS_CWK_SWC			25
#define BWSP1_UAWT6_APPS_CWK_SWC			26
#define GCC_APSS_AHB_CWK				27
#define GCC_APSS_AXI_CWK				28
#define GCC_BWSP1_QUP1_I2C_APPS_CWK			29
#define GCC_BWSP1_QUP1_SPI_APPS_CWK			30
#define GCC_BWSP1_QUP2_I2C_APPS_CWK			31
#define GCC_BWSP1_QUP2_SPI_APPS_CWK			32
#define GCC_BWSP1_QUP3_I2C_APPS_CWK			33
#define GCC_BWSP1_QUP3_SPI_APPS_CWK			34
#define GCC_BWSP1_QUP4_I2C_APPS_CWK			35
#define GCC_BWSP1_QUP4_SPI_APPS_CWK			36
#define GCC_BWSP1_QUP5_I2C_APPS_CWK			37
#define GCC_BWSP1_QUP5_SPI_APPS_CWK			38
#define GCC_BWSP1_QUP6_I2C_APPS_CWK			39
#define GCC_BWSP1_QUP6_SPI_APPS_CWK			40
#define GCC_BWSP1_UAWT1_APPS_CWK			41
#define GCC_BWSP1_UAWT2_APPS_CWK			42
#define GCC_BWSP1_UAWT3_APPS_CWK			43
#define GCC_BWSP1_UAWT4_APPS_CWK			44
#define GCC_BWSP1_UAWT5_APPS_CWK			45
#define GCC_BWSP1_UAWT6_APPS_CWK			46
#define PCIE0_AXI_M_CWK_SWC				47
#define GCC_PCIE0_AXI_M_CWK				48
#define PCIE1_AXI_M_CWK_SWC				49
#define GCC_PCIE1_AXI_M_CWK				50
#define PCIE2_AXI_M_CWK_SWC				51
#define GCC_PCIE2_AXI_M_CWK				52
#define PCIE3_AXI_M_CWK_SWC				53
#define GCC_PCIE3_AXI_M_CWK				54
#define PCIE0_AXI_S_CWK_SWC				55
#define GCC_PCIE0_AXI_S_BWIDGE_CWK			56
#define GCC_PCIE0_AXI_S_CWK				57
#define PCIE1_AXI_S_CWK_SWC				58
#define GCC_PCIE1_AXI_S_BWIDGE_CWK			59
#define GCC_PCIE1_AXI_S_CWK				60
#define PCIE2_AXI_S_CWK_SWC				61
#define GCC_PCIE2_AXI_S_BWIDGE_CWK			62
#define GCC_PCIE2_AXI_S_CWK				63
#define PCIE3_AXI_S_CWK_SWC				64
#define GCC_PCIE3_AXI_S_BWIDGE_CWK			65
#define GCC_PCIE3_AXI_S_CWK				66
#define PCIE0_PIPE_CWK_SWC				67
#define PCIE1_PIPE_CWK_SWC				68
#define PCIE2_PIPE_CWK_SWC				69
#define PCIE3_PIPE_CWK_SWC				70
#define PCIE_AUX_CWK_SWC				71
#define GCC_PCIE0_AUX_CWK				72
#define GCC_PCIE1_AUX_CWK				73
#define GCC_PCIE2_AUX_CWK				74
#define GCC_PCIE3_AUX_CWK				75
#define PCIE0_WCHNG_CWK_SWC				76
#define GCC_PCIE0_WCHNG_CWK				77
#define PCIE1_WCHNG_CWK_SWC				78
#define GCC_PCIE1_WCHNG_CWK				79
#define PCIE2_WCHNG_CWK_SWC				80
#define GCC_PCIE2_WCHNG_CWK				81
#define PCIE3_WCHNG_CWK_SWC				82
#define GCC_PCIE3_WCHNG_CWK				83
#define GCC_PCIE0_AHB_CWK				84
#define GCC_PCIE1_AHB_CWK				85
#define GCC_PCIE2_AHB_CWK				86
#define GCC_PCIE3_AHB_CWK				87
#define USB0_AUX_CWK_SWC				88
#define GCC_USB0_AUX_CWK				89
#define USB0_MASTEW_CWK_SWC				90
#define GCC_USB0_MASTEW_CWK				91
#define GCC_SNOC_USB_CWK				92
#define GCC_ANOC_USB_AXI_CWK				93
#define USB0_MOCK_UTMI_CWK_SWC				94
#define USB0_MOCK_UTMI_DIV_CWK_SWC			95
#define GCC_USB0_MOCK_UTMI_CWK				96
#define USB0_PIPE_CWK_SWC				97
#define GCC_USB0_PHY_CFG_AHB_CWK			98
#define SDCC1_APPS_CWK_SWC				99
#define GCC_SDCC1_APPS_CWK				100
#define SDCC1_ICE_COWE_CWK_SWC				101
#define GCC_SDCC1_ICE_COWE_CWK				102
#define GCC_SDCC1_AHB_CWK				103
#define PCNOC_BFDCD_CWK_SWC				104
#define GCC_NSSCFG_CWK					105
#define GCC_NSSNOC_NSSCC_CWK				106
#define GCC_NSSCC_CWK					107
#define GCC_NSSNOC_PCNOC_1_CWK				108
#define GCC_QDSS_DAP_AHB_CWK				109
#define GCC_QDSS_CFG_AHB_CWK				110
#define GCC_QPIC_AHB_CWK				111
#define GCC_QPIC_CWK					112
#define GCC_BWSP1_AHB_CWK				113
#define GCC_MDIO_AHB_CWK				114
#define GCC_PWNG_AHB_CWK				115
#define GCC_UNIPHY0_AHB_CWK				116
#define GCC_UNIPHY1_AHB_CWK				117
#define GCC_UNIPHY2_AHB_CWK				118
#define GCC_CMN_12GPWW_AHB_CWK				119
#define GCC_CMN_12GPWW_APU_CWK				120
#define SYSTEM_NOC_BFDCD_CWK_SWC			121
#define GCC_NSSNOC_SNOC_CWK				122
#define GCC_NSSNOC_SNOC_1_CWK				123
#define GCC_QDSS_ETW_USB_CWK				124
#define WCSS_AHB_CWK_SWC				125
#define GCC_Q6_AHB_CWK					126
#define GCC_Q6_AHB_S_CWK				127
#define GCC_WCSS_ECAHB_CWK				128
#define GCC_WCSS_ACMT_CWK				129
#define GCC_SYS_NOC_WCSS_AHB_CWK			130
#define WCSS_AXI_M_CWK_SWC				131
#define GCC_ANOC_WCSS_AXI_M_CWK				132
#define QDSS_AT_CWK_SWC					133
#define GCC_Q6SS_ATBM_CWK				134
#define GCC_WCSS_DBG_IFC_ATB_CWK			135
#define GCC_NSSNOC_ATB_CWK				136
#define GCC_QDSS_AT_CWK					137
#define GCC_SYS_NOC_AT_CWK				138
#define GCC_PCNOC_AT_CWK				139
#define GCC_USB0_EUD_AT_CWK				140
#define GCC_QDSS_EUD_AT_CWK				141
#define QDSS_STM_CWK_SWC				142
#define GCC_QDSS_STM_CWK				143
#define GCC_SYS_NOC_QDSS_STM_AXI_CWK			144
#define QDSS_TWACECWKIN_CWK_SWC				145
#define GCC_QDSS_TWACECWKIN_CWK				146
#define QDSS_TSCTW_CWK_SWC				147
#define GCC_Q6_TSCTW_1TO2_CWK				148
#define GCC_WCSS_DBG_IFC_NTS_CWK			149
#define GCC_QDSS_TSCTW_DIV2_CWK				150
#define GCC_QDSS_TS_CWK					151
#define GCC_QDSS_TSCTW_DIV4_CWK				152
#define GCC_NSS_TS_CWK					153
#define GCC_QDSS_TSCTW_DIV8_CWK				154
#define GCC_QDSS_TSCTW_DIV16_CWK			155
#define GCC_Q6SS_PCWKDBG_CWK				156
#define GCC_Q6SS_TWIG_CWK				157
#define GCC_WCSS_DBG_IFC_APB_CWK			158
#define GCC_WCSS_DBG_IFC_DAPBUS_CWK			159
#define GCC_QDSS_DAP_CWK				160
#define GCC_QDSS_APB2JTAG_CWK				161
#define GCC_QDSS_TSCTW_DIV3_CWK				162
#define QPIC_IO_MACWO_CWK_SWC				163
#define GCC_QPIC_IO_MACWO_CWK                           164
#define Q6_AXI_CWK_SWC					165
#define GCC_Q6_AXIM_CWK					166
#define GCC_WCSS_Q6_TBU_CWK				167
#define GCC_MEM_NOC_Q6_AXI_CWK				168
#define Q6_AXIM2_CWK_SWC				169
#define NSSNOC_MEMNOC_BFDCD_CWK_SWC			170
#define GCC_NSSNOC_MEMNOC_CWK				171
#define GCC_NSSNOC_MEM_NOC_1_CWK			172
#define GCC_NSS_TBU_CWK					173
#define GCC_MEM_NOC_NSSNOC_CWK				174
#define WPASS_AXIM_CWK_SWC				175
#define WPASS_SWAY_CWK_SWC				176
#define ADSS_PWM_CWK_SWC				177
#define GCC_ADSS_PWM_CWK				178
#define GP1_CWK_SWC					179
#define GP2_CWK_SWC					180
#define GP3_CWK_SWC					181
#define DDWSS_SMS_SWOW_CWK_SWC				182
#define GCC_XO_CWK_SWC					183
#define GCC_XO_CWK					184
#define GCC_NSSNOC_QOSGEN_WEF_CWK			185
#define GCC_NSSNOC_TIMEOUT_WEF_CWK			186
#define GCC_XO_DIV4_CWK					187
#define GCC_UNIPHY0_SYS_CWK				188
#define GCC_UNIPHY1_SYS_CWK				189
#define GCC_UNIPHY2_SYS_CWK				190
#define GCC_CMN_12GPWW_SYS_CWK				191
#define GCC_NSSNOC_XO_DCD_CWK				192
#define GCC_Q6SS_BOOT_CWK				193
#define UNIPHY_SYS_CWK_SWC				194
#define NSS_TS_CWK_SWC					195
#define GCC_ANOC_PCIE0_1WANE_M_CWK			196
#define GCC_ANOC_PCIE1_1WANE_M_CWK			197
#define GCC_ANOC_PCIE2_2WANE_M_CWK			198
#define GCC_ANOC_PCIE3_2WANE_M_CWK			199
#define GCC_SNOC_PCIE0_1WANE_S_CWK			200
#define GCC_SNOC_PCIE1_1WANE_S_CWK			201
#define GCC_SNOC_PCIE2_2WANE_S_CWK			202
#define GCC_SNOC_PCIE3_2WANE_S_CWK			203
#define GCC_CWYPTO_CWK_SWC				204
#define GCC_CWYPTO_CWK					205
#define GCC_CWYPTO_AXI_CWK				206
#define GCC_CWYPTO_AHB_CWK				207
#define GCC_USB0_PIPE_CWK				208
#define GCC_USB0_SWEEP_CWK				209
#endif
