
Weather.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a66c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e0  0800a800  0800a800  0001a800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    000001b0  0800afe0  0800afe0  0001afe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000208  0800b190  0800b190  0001b190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000008  0800b398  0800b398  0001b398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0800b3a0  0800b3a0  0001b3a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         000001d8  20000000  0800b3a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000002cc  200001d8  0800b57c  000201d8  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200004a4  0800b57c  000204a4  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001dce9  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003f41  00000000  00000000  0003def1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000ae14  00000000  00000000  00041e32  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001088  00000000  00000000  0004cc48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001510  00000000  00000000  0004dcd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00009e76  00000000  00000000  0004f1e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006b41  00000000  00000000  00059056  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0005fb97  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000426c  00000000  00000000  0005fc14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a7e4 	.word	0x0800a7e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800a7e4 	.word	0x0800a7e4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f001 b914 	b.w	8001e80 <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f824 	bl	8000cac <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__powisf2>:
 8000c70:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
 8000c74:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
 8000c78:	eef0 7a40 	vmov.f32	s15, s0
 8000c7c:	f013 0f01 	tst.w	r3, #1
 8000c80:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000c84:	bf18      	it	ne
 8000c86:	eeb0 0a67 	vmovne.f32	s0, s15
 8000c8a:	e005      	b.n	8000c98 <__powisf2+0x28>
 8000c8c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000c90:	07da      	lsls	r2, r3, #31
 8000c92:	bf48      	it	mi
 8000c94:	ee20 0a27 	vmulmi.f32	s0, s0, s15
 8000c98:	085b      	lsrs	r3, r3, #1
 8000c9a:	d1f7      	bne.n	8000c8c <__powisf2+0x1c>
 8000c9c:	2800      	cmp	r0, #0
 8000c9e:	bfbc      	itt	lt
 8000ca0:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8000ca4:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop

08000cac <__udivmoddi4>:
 8000cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb0:	468c      	mov	ip, r1
 8000cb2:	460d      	mov	r5, r1
 8000cb4:	4604      	mov	r4, r0
 8000cb6:	9e08      	ldr	r6, [sp, #32]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d151      	bne.n	8000d60 <__udivmoddi4+0xb4>
 8000cbc:	428a      	cmp	r2, r1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	d96d      	bls.n	8000d9e <__udivmoddi4+0xf2>
 8000cc2:	fab2 fe82 	clz	lr, r2
 8000cc6:	f1be 0f00 	cmp.w	lr, #0
 8000cca:	d00b      	beq.n	8000ce4 <__udivmoddi4+0x38>
 8000ccc:	f1ce 0c20 	rsb	ip, lr, #32
 8000cd0:	fa01 f50e 	lsl.w	r5, r1, lr
 8000cd4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cd8:	fa02 f70e 	lsl.w	r7, r2, lr
 8000cdc:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ce0:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ce4:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ce8:	0c25      	lsrs	r5, r4, #16
 8000cea:	fbbc f8fa 	udiv	r8, ip, sl
 8000cee:	fa1f f987 	uxth.w	r9, r7
 8000cf2:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cf6:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cfa:	fb08 f309 	mul.w	r3, r8, r9
 8000cfe:	42ab      	cmp	r3, r5
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x6c>
 8000d02:	19ed      	adds	r5, r5, r7
 8000d04:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d08:	f080 8123 	bcs.w	8000f52 <__udivmoddi4+0x2a6>
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	f240 8120 	bls.w	8000f52 <__udivmoddi4+0x2a6>
 8000d12:	f1a8 0802 	sub.w	r8, r8, #2
 8000d16:	443d      	add	r5, r7
 8000d18:	1aed      	subs	r5, r5, r3
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d20:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d24:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d28:	fb00 f909 	mul.w	r9, r0, r9
 8000d2c:	45a1      	cmp	r9, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x98>
 8000d30:	19e4      	adds	r4, r4, r7
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 810a 	bcs.w	8000f4e <__udivmoddi4+0x2a2>
 8000d3a:	45a1      	cmp	r9, r4
 8000d3c:	f240 8107 	bls.w	8000f4e <__udivmoddi4+0x2a2>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	eba4 0409 	sub.w	r4, r4, r9
 8000d48:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d061      	beq.n	8000e16 <__udivmoddi4+0x16a>
 8000d52:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d56:	2300      	movs	r3, #0
 8000d58:	6034      	str	r4, [r6, #0]
 8000d5a:	6073      	str	r3, [r6, #4]
 8000d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d60:	428b      	cmp	r3, r1
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0xc8>
 8000d64:	2e00      	cmp	r6, #0
 8000d66:	d054      	beq.n	8000e12 <__udivmoddi4+0x166>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	f040 808e 	bne.w	8000e9a <__udivmoddi4+0x1ee>
 8000d7e:	42ab      	cmp	r3, r5
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xdc>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2d0>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb65 0503 	sbc.w	r5, r5, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	46ac      	mov	ip, r5
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d03f      	beq.n	8000e16 <__udivmoddi4+0x16a>
 8000d96:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	b912      	cbnz	r2, 8000da6 <__udivmoddi4+0xfa>
 8000da0:	2701      	movs	r7, #1
 8000da2:	fbb7 f7f2 	udiv	r7, r7, r2
 8000da6:	fab7 fe87 	clz	lr, r7
 8000daa:	f1be 0f00 	cmp.w	lr, #0
 8000dae:	d134      	bne.n	8000e1a <__udivmoddi4+0x16e>
 8000db0:	1beb      	subs	r3, r5, r7
 8000db2:	0c3a      	lsrs	r2, r7, #16
 8000db4:	fa1f fc87 	uxth.w	ip, r7
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb3 f8f2 	udiv	r8, r3, r2
 8000dbe:	0c25      	lsrs	r5, r4, #16
 8000dc0:	fb02 3318 	mls	r3, r2, r8, r3
 8000dc4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dc8:	fb0c f308 	mul.w	r3, ip, r8
 8000dcc:	42ab      	cmp	r3, r5
 8000dce:	d907      	bls.n	8000de0 <__udivmoddi4+0x134>
 8000dd0:	19ed      	adds	r5, r5, r7
 8000dd2:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x132>
 8000dd8:	42ab      	cmp	r3, r5
 8000dda:	f200 80d1 	bhi.w	8000f80 <__udivmoddi4+0x2d4>
 8000dde:	4680      	mov	r8, r0
 8000de0:	1aed      	subs	r5, r5, r3
 8000de2:	b2a3      	uxth	r3, r4
 8000de4:	fbb5 f0f2 	udiv	r0, r5, r2
 8000de8:	fb02 5510 	mls	r5, r2, r0, r5
 8000dec:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000df0:	fb0c fc00 	mul.w	ip, ip, r0
 8000df4:	45a4      	cmp	ip, r4
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0x15c>
 8000df8:	19e4      	adds	r4, r4, r7
 8000dfa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0x15a>
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	f200 80b8 	bhi.w	8000f76 <__udivmoddi4+0x2ca>
 8000e06:	4618      	mov	r0, r3
 8000e08:	eba4 040c 	sub.w	r4, r4, ip
 8000e0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e10:	e79d      	b.n	8000d4e <__udivmoddi4+0xa2>
 8000e12:	4631      	mov	r1, r6
 8000e14:	4630      	mov	r0, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	f1ce 0420 	rsb	r4, lr, #32
 8000e1e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e22:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e26:	fa20 f804 	lsr.w	r8, r0, r4
 8000e2a:	0c3a      	lsrs	r2, r7, #16
 8000e2c:	fa25 f404 	lsr.w	r4, r5, r4
 8000e30:	ea48 0803 	orr.w	r8, r8, r3
 8000e34:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e38:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e3c:	fb02 4411 	mls	r4, r2, r1, r4
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e48:	fb01 f30c 	mul.w	r3, r1, ip
 8000e4c:	42ab      	cmp	r3, r5
 8000e4e:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1bc>
 8000e54:	19ed      	adds	r5, r5, r7
 8000e56:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e5a:	f080 808a 	bcs.w	8000f72 <__udivmoddi4+0x2c6>
 8000e5e:	42ab      	cmp	r3, r5
 8000e60:	f240 8087 	bls.w	8000f72 <__udivmoddi4+0x2c6>
 8000e64:	3902      	subs	r1, #2
 8000e66:	443d      	add	r5, r7
 8000e68:	1aeb      	subs	r3, r5, r3
 8000e6a:	fa1f f588 	uxth.w	r5, r8
 8000e6e:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e72:	fb02 3310 	mls	r3, r2, r0, r3
 8000e76:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e7a:	fb00 f30c 	mul.w	r3, r0, ip
 8000e7e:	42ab      	cmp	r3, r5
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x1e6>
 8000e82:	19ed      	adds	r5, r5, r7
 8000e84:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e88:	d26f      	bcs.n	8000f6a <__udivmoddi4+0x2be>
 8000e8a:	42ab      	cmp	r3, r5
 8000e8c:	d96d      	bls.n	8000f6a <__udivmoddi4+0x2be>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	443d      	add	r5, r7
 8000e92:	1aeb      	subs	r3, r5, r3
 8000e94:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e98:	e78f      	b.n	8000dba <__udivmoddi4+0x10e>
 8000e9a:	f1c1 0720 	rsb	r7, r1, #32
 8000e9e:	fa22 f807 	lsr.w	r8, r2, r7
 8000ea2:	408b      	lsls	r3, r1
 8000ea4:	fa05 f401 	lsl.w	r4, r5, r1
 8000ea8:	ea48 0303 	orr.w	r3, r8, r3
 8000eac:	fa20 fe07 	lsr.w	lr, r0, r7
 8000eb0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000eb4:	40fd      	lsrs	r5, r7
 8000eb6:	ea4e 0e04 	orr.w	lr, lr, r4
 8000eba:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ebe:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000ec2:	fb0c 5519 	mls	r5, ip, r9, r5
 8000ec6:	fa1f f883 	uxth.w	r8, r3
 8000eca:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ece:	fb09 f408 	mul.w	r4, r9, r8
 8000ed2:	42ac      	cmp	r4, r5
 8000ed4:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed8:	fa00 fa01 	lsl.w	sl, r0, r1
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x244>
 8000ede:	18ed      	adds	r5, r5, r3
 8000ee0:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ee4:	d243      	bcs.n	8000f6e <__udivmoddi4+0x2c2>
 8000ee6:	42ac      	cmp	r4, r5
 8000ee8:	d941      	bls.n	8000f6e <__udivmoddi4+0x2c2>
 8000eea:	f1a9 0902 	sub.w	r9, r9, #2
 8000eee:	441d      	add	r5, r3
 8000ef0:	1b2d      	subs	r5, r5, r4
 8000ef2:	fa1f fe8e 	uxth.w	lr, lr
 8000ef6:	fbb5 f0fc 	udiv	r0, r5, ip
 8000efa:	fb0c 5510 	mls	r5, ip, r0, r5
 8000efe:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f02:	fb00 f808 	mul.w	r8, r0, r8
 8000f06:	45a0      	cmp	r8, r4
 8000f08:	d907      	bls.n	8000f1a <__udivmoddi4+0x26e>
 8000f0a:	18e4      	adds	r4, r4, r3
 8000f0c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f10:	d229      	bcs.n	8000f66 <__udivmoddi4+0x2ba>
 8000f12:	45a0      	cmp	r8, r4
 8000f14:	d927      	bls.n	8000f66 <__udivmoddi4+0x2ba>
 8000f16:	3802      	subs	r0, #2
 8000f18:	441c      	add	r4, r3
 8000f1a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f1e:	eba4 0408 	sub.w	r4, r4, r8
 8000f22:	fba0 8902 	umull	r8, r9, r0, r2
 8000f26:	454c      	cmp	r4, r9
 8000f28:	46c6      	mov	lr, r8
 8000f2a:	464d      	mov	r5, r9
 8000f2c:	d315      	bcc.n	8000f5a <__udivmoddi4+0x2ae>
 8000f2e:	d012      	beq.n	8000f56 <__udivmoddi4+0x2aa>
 8000f30:	b156      	cbz	r6, 8000f48 <__udivmoddi4+0x29c>
 8000f32:	ebba 030e 	subs.w	r3, sl, lr
 8000f36:	eb64 0405 	sbc.w	r4, r4, r5
 8000f3a:	fa04 f707 	lsl.w	r7, r4, r7
 8000f3e:	40cb      	lsrs	r3, r1
 8000f40:	431f      	orrs	r7, r3
 8000f42:	40cc      	lsrs	r4, r1
 8000f44:	6037      	str	r7, [r6, #0]
 8000f46:	6074      	str	r4, [r6, #4]
 8000f48:	2100      	movs	r1, #0
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	e6f8      	b.n	8000d44 <__udivmoddi4+0x98>
 8000f52:	4690      	mov	r8, r2
 8000f54:	e6e0      	b.n	8000d18 <__udivmoddi4+0x6c>
 8000f56:	45c2      	cmp	sl, r8
 8000f58:	d2ea      	bcs.n	8000f30 <__udivmoddi4+0x284>
 8000f5a:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f5e:	eb69 0503 	sbc.w	r5, r9, r3
 8000f62:	3801      	subs	r0, #1
 8000f64:	e7e4      	b.n	8000f30 <__udivmoddi4+0x284>
 8000f66:	4628      	mov	r0, r5
 8000f68:	e7d7      	b.n	8000f1a <__udivmoddi4+0x26e>
 8000f6a:	4640      	mov	r0, r8
 8000f6c:	e791      	b.n	8000e92 <__udivmoddi4+0x1e6>
 8000f6e:	4681      	mov	r9, r0
 8000f70:	e7be      	b.n	8000ef0 <__udivmoddi4+0x244>
 8000f72:	4601      	mov	r1, r0
 8000f74:	e778      	b.n	8000e68 <__udivmoddi4+0x1bc>
 8000f76:	3802      	subs	r0, #2
 8000f78:	443c      	add	r4, r7
 8000f7a:	e745      	b.n	8000e08 <__udivmoddi4+0x15c>
 8000f7c:	4608      	mov	r0, r1
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xe6>
 8000f80:	f1a8 0802 	sub.w	r8, r8, #2
 8000f84:	443d      	add	r5, r7
 8000f86:	e72b      	b.n	8000de0 <__udivmoddi4+0x134>

08000f88 <selfrel_offset31>:
 8000f88:	6803      	ldr	r3, [r0, #0]
 8000f8a:	005a      	lsls	r2, r3, #1
 8000f8c:	bf4c      	ite	mi
 8000f8e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000f92:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000f96:	4418      	add	r0, r3
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <search_EIT_table>:
 8000f9c:	b361      	cbz	r1, 8000ff8 <search_EIT_table+0x5c>
 8000f9e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fa2:	f101 3aff 	add.w	sl, r1, #4294967295
 8000fa6:	4690      	mov	r8, r2
 8000fa8:	4606      	mov	r6, r0
 8000faa:	46d1      	mov	r9, sl
 8000fac:	2700      	movs	r7, #0
 8000fae:	eb07 0409 	add.w	r4, r7, r9
 8000fb2:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000fb6:	1064      	asrs	r4, r4, #1
 8000fb8:	00e5      	lsls	r5, r4, #3
 8000fba:	1971      	adds	r1, r6, r5
 8000fbc:	4608      	mov	r0, r1
 8000fbe:	f7ff ffe3 	bl	8000f88 <selfrel_offset31>
 8000fc2:	45a2      	cmp	sl, r4
 8000fc4:	4683      	mov	fp, r0
 8000fc6:	f105 0008 	add.w	r0, r5, #8
 8000fca:	4430      	add	r0, r6
 8000fcc:	d009      	beq.n	8000fe2 <search_EIT_table+0x46>
 8000fce:	f7ff ffdb 	bl	8000f88 <selfrel_offset31>
 8000fd2:	45c3      	cmp	fp, r8
 8000fd4:	f100 30ff 	add.w	r0, r0, #4294967295
 8000fd8:	d805      	bhi.n	8000fe6 <search_EIT_table+0x4a>
 8000fda:	4540      	cmp	r0, r8
 8000fdc:	d209      	bcs.n	8000ff2 <search_EIT_table+0x56>
 8000fde:	1c67      	adds	r7, r4, #1
 8000fe0:	e7e5      	b.n	8000fae <search_EIT_table+0x12>
 8000fe2:	45c3      	cmp	fp, r8
 8000fe4:	d905      	bls.n	8000ff2 <search_EIT_table+0x56>
 8000fe6:	42a7      	cmp	r7, r4
 8000fe8:	d002      	beq.n	8000ff0 <search_EIT_table+0x54>
 8000fea:	f104 39ff 	add.w	r9, r4, #4294967295
 8000fee:	e7de      	b.n	8000fae <search_EIT_table+0x12>
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	4770      	bx	lr

08000ffc <__gnu_unwind_get_pr_addr>:
 8000ffc:	2801      	cmp	r0, #1
 8000ffe:	d007      	beq.n	8001010 <__gnu_unwind_get_pr_addr+0x14>
 8001000:	2802      	cmp	r0, #2
 8001002:	d007      	beq.n	8001014 <__gnu_unwind_get_pr_addr+0x18>
 8001004:	4b04      	ldr	r3, [pc, #16]	; (8001018 <__gnu_unwind_get_pr_addr+0x1c>)
 8001006:	2800      	cmp	r0, #0
 8001008:	bf0c      	ite	eq
 800100a:	4618      	moveq	r0, r3
 800100c:	2000      	movne	r0, #0
 800100e:	4770      	bx	lr
 8001010:	4802      	ldr	r0, [pc, #8]	; (800101c <__gnu_unwind_get_pr_addr+0x20>)
 8001012:	4770      	bx	lr
 8001014:	4802      	ldr	r0, [pc, #8]	; (8001020 <__gnu_unwind_get_pr_addr+0x24>)
 8001016:	4770      	bx	lr
 8001018:	08001701 	.word	0x08001701
 800101c:	08001705 	.word	0x08001705
 8001020:	08001709 	.word	0x08001709

08001024 <get_eit_entry>:
 8001024:	b530      	push	{r4, r5, lr}
 8001026:	4b24      	ldr	r3, [pc, #144]	; (80010b8 <get_eit_entry+0x94>)
 8001028:	b083      	sub	sp, #12
 800102a:	4604      	mov	r4, r0
 800102c:	1e8d      	subs	r5, r1, #2
 800102e:	b37b      	cbz	r3, 8001090 <get_eit_entry+0x6c>
 8001030:	a901      	add	r1, sp, #4
 8001032:	4628      	mov	r0, r5
 8001034:	f3af 8000 	nop.w
 8001038:	b320      	cbz	r0, 8001084 <get_eit_entry+0x60>
 800103a:	9901      	ldr	r1, [sp, #4]
 800103c:	462a      	mov	r2, r5
 800103e:	f7ff ffad 	bl	8000f9c <search_EIT_table>
 8001042:	4601      	mov	r1, r0
 8001044:	b1f0      	cbz	r0, 8001084 <get_eit_entry+0x60>
 8001046:	f7ff ff9f 	bl	8000f88 <selfrel_offset31>
 800104a:	684b      	ldr	r3, [r1, #4]
 800104c:	64a0      	str	r0, [r4, #72]	; 0x48
 800104e:	2b01      	cmp	r3, #1
 8001050:	d012      	beq.n	8001078 <get_eit_entry+0x54>
 8001052:	2b00      	cmp	r3, #0
 8001054:	f101 0004 	add.w	r0, r1, #4
 8001058:	db20      	blt.n	800109c <get_eit_entry+0x78>
 800105a:	f7ff ff95 	bl	8000f88 <selfrel_offset31>
 800105e:	2300      	movs	r3, #0
 8001060:	64e0      	str	r0, [r4, #76]	; 0x4c
 8001062:	6523      	str	r3, [r4, #80]	; 0x50
 8001064:	6803      	ldr	r3, [r0, #0]
 8001066:	2b00      	cmp	r3, #0
 8001068:	db1c      	blt.n	80010a4 <get_eit_entry+0x80>
 800106a:	f7ff ff8d 	bl	8000f88 <selfrel_offset31>
 800106e:	2300      	movs	r3, #0
 8001070:	6120      	str	r0, [r4, #16]
 8001072:	4618      	mov	r0, r3
 8001074:	b003      	add	sp, #12
 8001076:	bd30      	pop	{r4, r5, pc}
 8001078:	2300      	movs	r3, #0
 800107a:	6123      	str	r3, [r4, #16]
 800107c:	2305      	movs	r3, #5
 800107e:	4618      	mov	r0, r3
 8001080:	b003      	add	sp, #12
 8001082:	bd30      	pop	{r4, r5, pc}
 8001084:	2300      	movs	r3, #0
 8001086:	6123      	str	r3, [r4, #16]
 8001088:	2309      	movs	r3, #9
 800108a:	4618      	mov	r0, r3
 800108c:	b003      	add	sp, #12
 800108e:	bd30      	pop	{r4, r5, pc}
 8001090:	490a      	ldr	r1, [pc, #40]	; (80010bc <get_eit_entry+0x98>)
 8001092:	480b      	ldr	r0, [pc, #44]	; (80010c0 <get_eit_entry+0x9c>)
 8001094:	1a09      	subs	r1, r1, r0
 8001096:	10c9      	asrs	r1, r1, #3
 8001098:	9101      	str	r1, [sp, #4]
 800109a:	e7cf      	b.n	800103c <get_eit_entry+0x18>
 800109c:	2301      	movs	r3, #1
 800109e:	64e0      	str	r0, [r4, #76]	; 0x4c
 80010a0:	6523      	str	r3, [r4, #80]	; 0x50
 80010a2:	e7df      	b.n	8001064 <get_eit_entry+0x40>
 80010a4:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80010a8:	f7ff ffa8 	bl	8000ffc <__gnu_unwind_get_pr_addr>
 80010ac:	2800      	cmp	r0, #0
 80010ae:	6120      	str	r0, [r4, #16]
 80010b0:	bf14      	ite	ne
 80010b2:	2300      	movne	r3, #0
 80010b4:	2309      	moveq	r3, #9
 80010b6:	e7dc      	b.n	8001072 <get_eit_entry+0x4e>
 80010b8:	00000000 	.word	0x00000000
 80010bc:	0800b398 	.word	0x0800b398
 80010c0:	0800b190 	.word	0x0800b190

080010c4 <restore_non_core_regs>:
 80010c4:	6803      	ldr	r3, [r0, #0]
 80010c6:	07da      	lsls	r2, r3, #31
 80010c8:	b510      	push	{r4, lr}
 80010ca:	4604      	mov	r4, r0
 80010cc:	d406      	bmi.n	80010dc <restore_non_core_regs+0x18>
 80010ce:	079b      	lsls	r3, r3, #30
 80010d0:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80010d4:	d509      	bpl.n	80010ea <restore_non_core_regs+0x26>
 80010d6:	f000 fc51 	bl	800197c <__gnu_Unwind_Restore_VFP_D>
 80010da:	6823      	ldr	r3, [r4, #0]
 80010dc:	0759      	lsls	r1, r3, #29
 80010de:	d509      	bpl.n	80010f4 <restore_non_core_regs+0x30>
 80010e0:	071a      	lsls	r2, r3, #28
 80010e2:	d50e      	bpl.n	8001102 <restore_non_core_regs+0x3e>
 80010e4:	06db      	lsls	r3, r3, #27
 80010e6:	d513      	bpl.n	8001110 <restore_non_core_regs+0x4c>
 80010e8:	bd10      	pop	{r4, pc}
 80010ea:	f000 fc3f 	bl	800196c <__gnu_Unwind_Restore_VFP>
 80010ee:	6823      	ldr	r3, [r4, #0]
 80010f0:	0759      	lsls	r1, r3, #29
 80010f2:	d4f5      	bmi.n	80010e0 <restore_non_core_regs+0x1c>
 80010f4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80010f8:	f000 fc48 	bl	800198c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80010fc:	6823      	ldr	r3, [r4, #0]
 80010fe:	071a      	lsls	r2, r3, #28
 8001100:	d4f0      	bmi.n	80010e4 <restore_non_core_regs+0x20>
 8001102:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8001106:	f000 fc49 	bl	800199c <__gnu_Unwind_Restore_WMMXD>
 800110a:	6823      	ldr	r3, [r4, #0]
 800110c:	06db      	lsls	r3, r3, #27
 800110e:	d4eb      	bmi.n	80010e8 <restore_non_core_regs+0x24>
 8001110:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001118:	f000 bc84 	b.w	8001a24 <__gnu_Unwind_Restore_WMMXC>

0800111c <_Unwind_decode_typeinfo_ptr.isra.0>:
 800111c:	6803      	ldr	r3, [r0, #0]
 800111e:	b103      	cbz	r3, 8001122 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001120:	4403      	add	r3, r0
 8001122:	4618      	mov	r0, r3
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop

08001128 <__gnu_unwind_24bit.isra.1>:
 8001128:	2009      	movs	r0, #9
 800112a:	4770      	bx	lr

0800112c <_Unwind_DebugHook>:
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop

08001130 <unwind_phase2>:
 8001130:	b570      	push	{r4, r5, r6, lr}
 8001132:	4604      	mov	r4, r0
 8001134:	460d      	mov	r5, r1
 8001136:	e008      	b.n	800114a <unwind_phase2+0x1a>
 8001138:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800113a:	6163      	str	r3, [r4, #20]
 800113c:	462a      	mov	r2, r5
 800113e:	6923      	ldr	r3, [r4, #16]
 8001140:	4621      	mov	r1, r4
 8001142:	2001      	movs	r0, #1
 8001144:	4798      	blx	r3
 8001146:	2808      	cmp	r0, #8
 8001148:	d108      	bne.n	800115c <unwind_phase2+0x2c>
 800114a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800114c:	4620      	mov	r0, r4
 800114e:	f7ff ff69 	bl	8001024 <get_eit_entry>
 8001152:	4606      	mov	r6, r0
 8001154:	2800      	cmp	r0, #0
 8001156:	d0ef      	beq.n	8001138 <unwind_phase2+0x8>
 8001158:	f009 faf9 	bl	800a74e <abort>
 800115c:	2807      	cmp	r0, #7
 800115e:	d1fb      	bne.n	8001158 <unwind_phase2+0x28>
 8001160:	4630      	mov	r0, r6
 8001162:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001164:	f7ff ffe2 	bl	800112c <_Unwind_DebugHook>
 8001168:	1d28      	adds	r0, r5, #4
 800116a:	f000 fbf3 	bl	8001954 <__restore_core_regs>
 800116e:	bf00      	nop

08001170 <unwind_phase2_forced>:
 8001170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001174:	1d0c      	adds	r4, r1, #4
 8001176:	4605      	mov	r5, r0
 8001178:	4692      	mov	sl, r2
 800117a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800117c:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8001180:	ae03      	add	r6, sp, #12
 8001182:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001184:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001186:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001188:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800118a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800118c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001190:	ac02      	add	r4, sp, #8
 8001192:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8001196:	f8d5 9018 	ldr.w	r9, [r5, #24]
 800119a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 800119e:	2300      	movs	r3, #0
 80011a0:	4628      	mov	r0, r5
 80011a2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80011a4:	6023      	str	r3, [r4, #0]
 80011a6:	f7ff ff3d 	bl	8001024 <get_eit_entry>
 80011aa:	f1ba 0f00 	cmp.w	sl, #0
 80011ae:	4607      	mov	r7, r0
 80011b0:	bf14      	ite	ne
 80011b2:	260a      	movne	r6, #10
 80011b4:	2609      	moveq	r6, #9
 80011b6:	b17f      	cbz	r7, 80011d8 <unwind_phase2_forced+0x68>
 80011b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80011ba:	f046 0110 	orr.w	r1, r6, #16
 80011be:	e88d 0210 	stmia.w	sp, {r4, r9}
 80011c2:	462a      	mov	r2, r5
 80011c4:	6463      	str	r3, [r4, #68]	; 0x44
 80011c6:	2001      	movs	r0, #1
 80011c8:	462b      	mov	r3, r5
 80011ca:	47c0      	blx	r8
 80011cc:	bb78      	cbnz	r0, 800122e <unwind_phase2_forced+0xbe>
 80011ce:	4638      	mov	r0, r7
 80011d0:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80011d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011da:	616b      	str	r3, [r5, #20]
 80011dc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80011e0:	4621      	mov	r1, r4
 80011e2:	a87a      	add	r0, sp, #488	; 0x1e8
 80011e4:	f008 fd00 	bl	8009be8 <memcpy>
 80011e8:	692b      	ldr	r3, [r5, #16]
 80011ea:	aa7a      	add	r2, sp, #488	; 0x1e8
 80011ec:	4629      	mov	r1, r5
 80011ee:	4630      	mov	r0, r6
 80011f0:	4798      	blx	r3
 80011f2:	9b88      	ldr	r3, [sp, #544]	; 0x220
 80011f4:	4682      	mov	sl, r0
 80011f6:	e88d 0210 	stmia.w	sp, {r4, r9}
 80011fa:	4631      	mov	r1, r6
 80011fc:	6463      	str	r3, [r4, #68]	; 0x44
 80011fe:	462a      	mov	r2, r5
 8001200:	462b      	mov	r3, r5
 8001202:	2001      	movs	r0, #1
 8001204:	47c0      	blx	r8
 8001206:	b990      	cbnz	r0, 800122e <unwind_phase2_forced+0xbe>
 8001208:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800120c:	a97a      	add	r1, sp, #488	; 0x1e8
 800120e:	4620      	mov	r0, r4
 8001210:	f008 fcea 	bl	8009be8 <memcpy>
 8001214:	f1ba 0f08 	cmp.w	sl, #8
 8001218:	d106      	bne.n	8001228 <unwind_phase2_forced+0xb8>
 800121a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800121c:	4628      	mov	r0, r5
 800121e:	f7ff ff01 	bl	8001024 <get_eit_entry>
 8001222:	2609      	movs	r6, #9
 8001224:	4607      	mov	r7, r0
 8001226:	e7c6      	b.n	80011b6 <unwind_phase2_forced+0x46>
 8001228:	f1ba 0f07 	cmp.w	sl, #7
 800122c:	d005      	beq.n	800123a <unwind_phase2_forced+0xca>
 800122e:	2709      	movs	r7, #9
 8001230:	4638      	mov	r0, r7
 8001232:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800123a:	4638      	mov	r0, r7
 800123c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800123e:	f7ff ff75 	bl	800112c <_Unwind_DebugHook>
 8001242:	a803      	add	r0, sp, #12
 8001244:	f000 fb86 	bl	8001954 <__restore_core_regs>

08001248 <_Unwind_GetCFA>:
 8001248:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800124a:	4770      	bx	lr

0800124c <__gnu_Unwind_RaiseException>:
 800124c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124e:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001250:	640b      	str	r3, [r1, #64]	; 0x40
 8001252:	1d0e      	adds	r6, r1, #4
 8001254:	460f      	mov	r7, r1
 8001256:	4604      	mov	r4, r0
 8001258:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800125a:	b0f9      	sub	sp, #484	; 0x1e4
 800125c:	ad01      	add	r5, sp, #4
 800125e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001260:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001262:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001264:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001266:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001268:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800126c:	f04f 36ff 	mov.w	r6, #4294967295
 8001270:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001274:	9600      	str	r6, [sp, #0]
 8001276:	e006      	b.n	8001286 <__gnu_Unwind_RaiseException+0x3a>
 8001278:	6923      	ldr	r3, [r4, #16]
 800127a:	466a      	mov	r2, sp
 800127c:	4621      	mov	r1, r4
 800127e:	4798      	blx	r3
 8001280:	2808      	cmp	r0, #8
 8001282:	4605      	mov	r5, r0
 8001284:	d108      	bne.n	8001298 <__gnu_Unwind_RaiseException+0x4c>
 8001286:	9910      	ldr	r1, [sp, #64]	; 0x40
 8001288:	4620      	mov	r0, r4
 800128a:	f7ff fecb 	bl	8001024 <get_eit_entry>
 800128e:	2800      	cmp	r0, #0
 8001290:	d0f2      	beq.n	8001278 <__gnu_Unwind_RaiseException+0x2c>
 8001292:	2009      	movs	r0, #9
 8001294:	b079      	add	sp, #484	; 0x1e4
 8001296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001298:	4668      	mov	r0, sp
 800129a:	f7ff ff13 	bl	80010c4 <restore_non_core_regs>
 800129e:	2d06      	cmp	r5, #6
 80012a0:	d1f7      	bne.n	8001292 <__gnu_Unwind_RaiseException+0x46>
 80012a2:	4639      	mov	r1, r7
 80012a4:	4620      	mov	r0, r4
 80012a6:	f7ff ff43 	bl	8001130 <unwind_phase2>
 80012aa:	bf00      	nop

080012ac <__gnu_Unwind_ForcedUnwind>:
 80012ac:	b430      	push	{r4, r5}
 80012ae:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80012b0:	60c1      	str	r1, [r0, #12]
 80012b2:	6182      	str	r2, [r0, #24]
 80012b4:	4619      	mov	r1, r3
 80012b6:	641d      	str	r5, [r3, #64]	; 0x40
 80012b8:	2200      	movs	r2, #0
 80012ba:	bc30      	pop	{r4, r5}
 80012bc:	e758      	b.n	8001170 <unwind_phase2_forced>
 80012be:	bf00      	nop

080012c0 <__gnu_Unwind_Resume>:
 80012c0:	b570      	push	{r4, r5, r6, lr}
 80012c2:	68c6      	ldr	r6, [r0, #12]
 80012c4:	6943      	ldr	r3, [r0, #20]
 80012c6:	640b      	str	r3, [r1, #64]	; 0x40
 80012c8:	b126      	cbz	r6, 80012d4 <__gnu_Unwind_Resume+0x14>
 80012ca:	2201      	movs	r2, #1
 80012cc:	f7ff ff50 	bl	8001170 <unwind_phase2_forced>
 80012d0:	f009 fa3d 	bl	800a74e <abort>
 80012d4:	6903      	ldr	r3, [r0, #16]
 80012d6:	460a      	mov	r2, r1
 80012d8:	4604      	mov	r4, r0
 80012da:	460d      	mov	r5, r1
 80012dc:	4601      	mov	r1, r0
 80012de:	2002      	movs	r0, #2
 80012e0:	4798      	blx	r3
 80012e2:	2807      	cmp	r0, #7
 80012e4:	d007      	beq.n	80012f6 <__gnu_Unwind_Resume+0x36>
 80012e6:	2808      	cmp	r0, #8
 80012e8:	d103      	bne.n	80012f2 <__gnu_Unwind_Resume+0x32>
 80012ea:	4629      	mov	r1, r5
 80012ec:	4620      	mov	r0, r4
 80012ee:	f7ff ff1f 	bl	8001130 <unwind_phase2>
 80012f2:	f009 fa2c 	bl	800a74e <abort>
 80012f6:	4630      	mov	r0, r6
 80012f8:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80012fa:	f7ff ff17 	bl	800112c <_Unwind_DebugHook>
 80012fe:	1d28      	adds	r0, r5, #4
 8001300:	f000 fb28 	bl	8001954 <__restore_core_regs>

08001304 <__gnu_Unwind_Resume_or_Rethrow>:
 8001304:	68c2      	ldr	r2, [r0, #12]
 8001306:	b11a      	cbz	r2, 8001310 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8001308:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800130a:	640a      	str	r2, [r1, #64]	; 0x40
 800130c:	2200      	movs	r2, #0
 800130e:	e72f      	b.n	8001170 <unwind_phase2_forced>
 8001310:	e79c      	b.n	800124c <__gnu_Unwind_RaiseException>
 8001312:	bf00      	nop

08001314 <_Unwind_Complete>:
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop

08001318 <_Unwind_DeleteException>:
 8001318:	6883      	ldr	r3, [r0, #8]
 800131a:	b113      	cbz	r3, 8001322 <_Unwind_DeleteException+0xa>
 800131c:	4601      	mov	r1, r0
 800131e:	2001      	movs	r0, #1
 8001320:	4718      	bx	r3
 8001322:	4770      	bx	lr

08001324 <_Unwind_VRS_Get>:
 8001324:	b500      	push	{lr}
 8001326:	2904      	cmp	r1, #4
 8001328:	d807      	bhi.n	800133a <_Unwind_VRS_Get+0x16>
 800132a:	e8df f001 	tbb	[pc, r1]
 800132e:	0903      	.short	0x0903
 8001330:	0906      	.short	0x0906
 8001332:	09          	.byte	0x09
 8001333:	00          	.byte	0x00
 8001334:	b90b      	cbnz	r3, 800133a <_Unwind_VRS_Get+0x16>
 8001336:	2a0f      	cmp	r2, #15
 8001338:	d905      	bls.n	8001346 <_Unwind_VRS_Get+0x22>
 800133a:	2002      	movs	r0, #2
 800133c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001340:	2001      	movs	r0, #1
 8001342:	f85d fb04 	ldr.w	pc, [sp], #4
 8001346:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800134a:	4618      	mov	r0, r3
 800134c:	6853      	ldr	r3, [r2, #4]
 800134e:	9a01      	ldr	r2, [sp, #4]
 8001350:	6013      	str	r3, [r2, #0]
 8001352:	f85d fb04 	ldr.w	pc, [sp], #4
 8001356:	bf00      	nop

08001358 <_Unwind_GetGR>:
 8001358:	b510      	push	{r4, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	2300      	movs	r3, #0
 800135e:	ac03      	add	r4, sp, #12
 8001360:	460a      	mov	r2, r1
 8001362:	9400      	str	r4, [sp, #0]
 8001364:	4619      	mov	r1, r3
 8001366:	f7ff ffdd 	bl	8001324 <_Unwind_VRS_Get>
 800136a:	9803      	ldr	r0, [sp, #12]
 800136c:	b004      	add	sp, #16
 800136e:	bd10      	pop	{r4, pc}

08001370 <_Unwind_VRS_Set>:
 8001370:	b500      	push	{lr}
 8001372:	2904      	cmp	r1, #4
 8001374:	d807      	bhi.n	8001386 <_Unwind_VRS_Set+0x16>
 8001376:	e8df f001 	tbb	[pc, r1]
 800137a:	0903      	.short	0x0903
 800137c:	0906      	.short	0x0906
 800137e:	09          	.byte	0x09
 800137f:	00          	.byte	0x00
 8001380:	b90b      	cbnz	r3, 8001386 <_Unwind_VRS_Set+0x16>
 8001382:	2a0f      	cmp	r2, #15
 8001384:	d905      	bls.n	8001392 <_Unwind_VRS_Set+0x22>
 8001386:	2002      	movs	r0, #2
 8001388:	f85d fb04 	ldr.w	pc, [sp], #4
 800138c:	2001      	movs	r0, #1
 800138e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001392:	9901      	ldr	r1, [sp, #4]
 8001394:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001398:	6809      	ldr	r1, [r1, #0]
 800139a:	6051      	str	r1, [r2, #4]
 800139c:	4618      	mov	r0, r3
 800139e:	f85d fb04 	ldr.w	pc, [sp], #4
 80013a2:	bf00      	nop

080013a4 <_Unwind_SetGR>:
 80013a4:	b510      	push	{r4, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	ac04      	add	r4, sp, #16
 80013aa:	2300      	movs	r3, #0
 80013ac:	f844 2d04 	str.w	r2, [r4, #-4]!
 80013b0:	460a      	mov	r2, r1
 80013b2:	9400      	str	r4, [sp, #0]
 80013b4:	4619      	mov	r1, r3
 80013b6:	f7ff ffdb 	bl	8001370 <_Unwind_VRS_Set>
 80013ba:	b004      	add	sp, #16
 80013bc:	bd10      	pop	{r4, pc}
 80013be:	bf00      	nop

080013c0 <__gnu_Unwind_Backtrace>:
 80013c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013c2:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80013c4:	6413      	str	r3, [r2, #64]	; 0x40
 80013c6:	1d15      	adds	r5, r2, #4
 80013c8:	4607      	mov	r7, r0
 80013ca:	460e      	mov	r6, r1
 80013cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ce:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80013d2:	ac17      	add	r4, sp, #92	; 0x5c
 80013d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013de:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80013e2:	f04f 35ff 	mov.w	r5, #4294967295
 80013e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80013ea:	9516      	str	r5, [sp, #88]	; 0x58
 80013ec:	e010      	b.n	8001410 <__gnu_Unwind_Backtrace+0x50>
 80013ee:	a816      	add	r0, sp, #88	; 0x58
 80013f0:	f7ff ffd8 	bl	80013a4 <_Unwind_SetGR>
 80013f4:	4631      	mov	r1, r6
 80013f6:	a816      	add	r0, sp, #88	; 0x58
 80013f8:	47b8      	blx	r7
 80013fa:	aa16      	add	r2, sp, #88	; 0x58
 80013fc:	4669      	mov	r1, sp
 80013fe:	b978      	cbnz	r0, 8001420 <__gnu_Unwind_Backtrace+0x60>
 8001400:	9b04      	ldr	r3, [sp, #16]
 8001402:	2008      	movs	r0, #8
 8001404:	4798      	blx	r3
 8001406:	2805      	cmp	r0, #5
 8001408:	4604      	mov	r4, r0
 800140a:	d00a      	beq.n	8001422 <__gnu_Unwind_Backtrace+0x62>
 800140c:	2809      	cmp	r0, #9
 800140e:	d007      	beq.n	8001420 <__gnu_Unwind_Backtrace+0x60>
 8001410:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001412:	4668      	mov	r0, sp
 8001414:	f7ff fe06 	bl	8001024 <get_eit_entry>
 8001418:	466a      	mov	r2, sp
 800141a:	210c      	movs	r1, #12
 800141c:	2800      	cmp	r0, #0
 800141e:	d0e6      	beq.n	80013ee <__gnu_Unwind_Backtrace+0x2e>
 8001420:	2409      	movs	r4, #9
 8001422:	a816      	add	r0, sp, #88	; 0x58
 8001424:	f7ff fe4e 	bl	80010c4 <restore_non_core_regs>
 8001428:	4620      	mov	r0, r4
 800142a:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 800142e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001430 <__gnu_unwind_pr_common>:
 8001430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001434:	460d      	mov	r5, r1
 8001436:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8001438:	b08b      	sub	sp, #44	; 0x2c
 800143a:	1d0c      	adds	r4, r1, #4
 800143c:	6809      	ldr	r1, [r1, #0]
 800143e:	9107      	str	r1, [sp, #28]
 8001440:	4691      	mov	r9, r2
 8001442:	9408      	str	r4, [sp, #32]
 8001444:	f000 0b03 	and.w	fp, r0, #3
 8001448:	461e      	mov	r6, r3
 800144a:	2b00      	cmp	r3, #0
 800144c:	d160      	bne.n	8001510 <__gnu_unwind_pr_common+0xe0>
 800144e:	0209      	lsls	r1, r1, #8
 8001450:	2303      	movs	r3, #3
 8001452:	9107      	str	r1, [sp, #28]
 8001454:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8001458:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800145c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800145e:	f1bb 0f02 	cmp.w	fp, #2
 8001462:	bf08      	it	eq
 8001464:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8001466:	f013 0301 	ands.w	r3, r3, #1
 800146a:	d140      	bne.n	80014ee <__gnu_unwind_pr_common+0xbe>
 800146c:	9301      	str	r3, [sp, #4]
 800146e:	f000 0308 	and.w	r3, r0, #8
 8001472:	9303      	str	r3, [sp, #12]
 8001474:	f8d4 8000 	ldr.w	r8, [r4]
 8001478:	f1b8 0f00 	cmp.w	r8, #0
 800147c:	d039      	beq.n	80014f2 <__gnu_unwind_pr_common+0xc2>
 800147e:	2e02      	cmp	r6, #2
 8001480:	d043      	beq.n	800150a <__gnu_unwind_pr_common+0xda>
 8001482:	f8b4 8000 	ldrh.w	r8, [r4]
 8001486:	8867      	ldrh	r7, [r4, #2]
 8001488:	3404      	adds	r4, #4
 800148a:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800148c:	f027 0a01 	bic.w	sl, r7, #1
 8001490:	210f      	movs	r1, #15
 8001492:	4648      	mov	r0, r9
 8001494:	449a      	add	sl, r3
 8001496:	f7ff ff5f 	bl	8001358 <_Unwind_GetGR>
 800149a:	4582      	cmp	sl, r0
 800149c:	d833      	bhi.n	8001506 <__gnu_unwind_pr_common+0xd6>
 800149e:	f028 0301 	bic.w	r3, r8, #1
 80014a2:	449a      	add	sl, r3
 80014a4:	4550      	cmp	r0, sl
 80014a6:	bf2c      	ite	cs
 80014a8:	2000      	movcs	r0, #0
 80014aa:	2001      	movcc	r0, #1
 80014ac:	007f      	lsls	r7, r7, #1
 80014ae:	f007 0702 	and.w	r7, r7, #2
 80014b2:	f008 0801 	and.w	r8, r8, #1
 80014b6:	ea47 0708 	orr.w	r7, r7, r8
 80014ba:	2f01      	cmp	r7, #1
 80014bc:	d03e      	beq.n	800153c <__gnu_unwind_pr_common+0x10c>
 80014be:	d335      	bcc.n	800152c <__gnu_unwind_pr_common+0xfc>
 80014c0:	2f02      	cmp	r7, #2
 80014c2:	d11c      	bne.n	80014fe <__gnu_unwind_pr_common+0xce>
 80014c4:	6823      	ldr	r3, [r4, #0]
 80014c6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80014ca:	9202      	str	r2, [sp, #8]
 80014cc:	f1bb 0f00 	cmp.w	fp, #0
 80014d0:	d176      	bne.n	80015c0 <__gnu_unwind_pr_common+0x190>
 80014d2:	b128      	cbz	r0, 80014e0 <__gnu_unwind_pr_common+0xb0>
 80014d4:	9903      	ldr	r1, [sp, #12]
 80014d6:	2900      	cmp	r1, #0
 80014d8:	d07e      	beq.n	80015d8 <__gnu_unwind_pr_common+0x1a8>
 80014da:	2a00      	cmp	r2, #0
 80014dc:	f000 80a6 	beq.w	800162c <__gnu_unwind_pr_common+0x1fc>
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	db77      	blt.n	80015d4 <__gnu_unwind_pr_common+0x1a4>
 80014e4:	9b02      	ldr	r3, [sp, #8]
 80014e6:	3301      	adds	r3, #1
 80014e8:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80014ec:	e7c2      	b.n	8001474 <__gnu_unwind_pr_common+0x44>
 80014ee:	2300      	movs	r3, #0
 80014f0:	9301      	str	r3, [sp, #4]
 80014f2:	2e02      	cmp	r6, #2
 80014f4:	dd3e      	ble.n	8001574 <__gnu_unwind_pr_common+0x144>
 80014f6:	f7ff fe17 	bl	8001128 <__gnu_unwind_24bit.isra.1>
 80014fa:	2800      	cmp	r0, #0
 80014fc:	d040      	beq.n	8001580 <__gnu_unwind_pr_common+0x150>
 80014fe:	2009      	movs	r0, #9
 8001500:	b00b      	add	sp, #44	; 0x2c
 8001502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001506:	2000      	movs	r0, #0
 8001508:	e7d0      	b.n	80014ac <__gnu_unwind_pr_common+0x7c>
 800150a:	6867      	ldr	r7, [r4, #4]
 800150c:	3408      	adds	r4, #8
 800150e:	e7bc      	b.n	800148a <__gnu_unwind_pr_common+0x5a>
 8001510:	2b02      	cmp	r3, #2
 8001512:	dca3      	bgt.n	800145c <__gnu_unwind_pr_common+0x2c>
 8001514:	0c0b      	lsrs	r3, r1, #16
 8001516:	b2da      	uxtb	r2, r3
 8001518:	0409      	lsls	r1, r1, #16
 800151a:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 800151e:	2302      	movs	r3, #2
 8001520:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8001524:	9107      	str	r1, [sp, #28]
 8001526:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800152a:	e797      	b.n	800145c <__gnu_unwind_pr_common+0x2c>
 800152c:	f1bb 0f00 	cmp.w	fp, #0
 8001530:	d002      	beq.n	8001538 <__gnu_unwind_pr_common+0x108>
 8001532:	2800      	cmp	r0, #0
 8001534:	f040 80bd 	bne.w	80016b2 <__gnu_unwind_pr_common+0x282>
 8001538:	3404      	adds	r4, #4
 800153a:	e79b      	b.n	8001474 <__gnu_unwind_pr_common+0x44>
 800153c:	f1bb 0f00 	cmp.w	fp, #0
 8001540:	d125      	bne.n	800158e <__gnu_unwind_pr_common+0x15e>
 8001542:	b1a8      	cbz	r0, 8001570 <__gnu_unwind_pr_common+0x140>
 8001544:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001548:	1c99      	adds	r1, r3, #2
 800154a:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 800154e:	d0d6      	beq.n	80014fe <__gnu_unwind_pr_common+0xce>
 8001550:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8001554:	3301      	adds	r3, #1
 8001556:	9106      	str	r1, [sp, #24]
 8001558:	f000 80a3 	beq.w	80016a2 <__gnu_unwind_pr_common+0x272>
 800155c:	1d20      	adds	r0, r4, #4
 800155e:	f7ff fddd 	bl	800111c <_Unwind_decode_typeinfo_ptr.isra.0>
 8001562:	ab06      	add	r3, sp, #24
 8001564:	4601      	mov	r1, r0
 8001566:	4628      	mov	r0, r5
 8001568:	f3af 8000 	nop.w
 800156c:	2800      	cmp	r0, #0
 800156e:	d177      	bne.n	8001660 <__gnu_unwind_pr_common+0x230>
 8001570:	3408      	adds	r4, #8
 8001572:	e77f      	b.n	8001474 <__gnu_unwind_pr_common+0x44>
 8001574:	a907      	add	r1, sp, #28
 8001576:	4648      	mov	r0, r9
 8001578:	f000 faee 	bl	8001b58 <__gnu_unwind_execute>
 800157c:	2800      	cmp	r0, #0
 800157e:	d1be      	bne.n	80014fe <__gnu_unwind_pr_common+0xce>
 8001580:	9b01      	ldr	r3, [sp, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d15c      	bne.n	8001640 <__gnu_unwind_pr_common+0x210>
 8001586:	2008      	movs	r0, #8
 8001588:	b00b      	add	sp, #44	; 0x2c
 800158a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800158e:	210d      	movs	r1, #13
 8001590:	4648      	mov	r0, r9
 8001592:	6a2f      	ldr	r7, [r5, #32]
 8001594:	f7ff fee0 	bl	8001358 <_Unwind_GetGR>
 8001598:	4287      	cmp	r7, r0
 800159a:	d1e9      	bne.n	8001570 <__gnu_unwind_pr_common+0x140>
 800159c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800159e:	429c      	cmp	r4, r3
 80015a0:	d1e6      	bne.n	8001570 <__gnu_unwind_pr_common+0x140>
 80015a2:	4620      	mov	r0, r4
 80015a4:	f7ff fcf0 	bl	8000f88 <selfrel_offset31>
 80015a8:	210f      	movs	r1, #15
 80015aa:	4602      	mov	r2, r0
 80015ac:	4648      	mov	r0, r9
 80015ae:	f7ff fef9 	bl	80013a4 <_Unwind_SetGR>
 80015b2:	4648      	mov	r0, r9
 80015b4:	462a      	mov	r2, r5
 80015b6:	2100      	movs	r1, #0
 80015b8:	f7ff fef4 	bl	80013a4 <_Unwind_SetGR>
 80015bc:	2007      	movs	r0, #7
 80015be:	e79f      	b.n	8001500 <__gnu_unwind_pr_common+0xd0>
 80015c0:	210d      	movs	r1, #13
 80015c2:	4648      	mov	r0, r9
 80015c4:	6a2f      	ldr	r7, [r5, #32]
 80015c6:	f7ff fec7 	bl	8001358 <_Unwind_GetGR>
 80015ca:	4287      	cmp	r7, r0
 80015cc:	d058      	beq.n	8001680 <__gnu_unwind_pr_common+0x250>
 80015ce:	6823      	ldr	r3, [r4, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	da87      	bge.n	80014e4 <__gnu_unwind_pr_common+0xb4>
 80015d4:	3404      	adds	r4, #4
 80015d6:	e785      	b.n	80014e4 <__gnu_unwind_pr_common+0xb4>
 80015d8:	9b02      	ldr	r3, [sp, #8]
 80015da:	b33b      	cbz	r3, 800162c <__gnu_unwind_pr_common+0x1fc>
 80015dc:	f105 0358 	add.w	r3, r5, #88	; 0x58
 80015e0:	1d27      	adds	r7, r4, #4
 80015e2:	f8cd b010 	str.w	fp, [sp, #16]
 80015e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80015ea:	f8dd a008 	ldr.w	sl, [sp, #8]
 80015ee:	9605      	str	r6, [sp, #20]
 80015f0:	46a3      	mov	fp, r4
 80015f2:	461c      	mov	r4, r3
 80015f4:	e002      	b.n	80015fc <__gnu_unwind_pr_common+0x1cc>
 80015f6:	45b2      	cmp	sl, r6
 80015f8:	46b0      	mov	r8, r6
 80015fa:	d016      	beq.n	800162a <__gnu_unwind_pr_common+0x1fa>
 80015fc:	4638      	mov	r0, r7
 80015fe:	9406      	str	r4, [sp, #24]
 8001600:	f7ff fd8c 	bl	800111c <_Unwind_decode_typeinfo_ptr.isra.0>
 8001604:	ab06      	add	r3, sp, #24
 8001606:	4601      	mov	r1, r0
 8001608:	2200      	movs	r2, #0
 800160a:	4628      	mov	r0, r5
 800160c:	f3af 8000 	nop.w
 8001610:	f108 0601 	add.w	r6, r8, #1
 8001614:	3704      	adds	r7, #4
 8001616:	2800      	cmp	r0, #0
 8001618:	d0ed      	beq.n	80015f6 <__gnu_unwind_pr_common+0x1c6>
 800161a:	9b02      	ldr	r3, [sp, #8]
 800161c:	9e05      	ldr	r6, [sp, #20]
 800161e:	4543      	cmp	r3, r8
 8001620:	465c      	mov	r4, fp
 8001622:	f8dd b010 	ldr.w	fp, [sp, #16]
 8001626:	d1d2      	bne.n	80015ce <__gnu_unwind_pr_common+0x19e>
 8001628:	e000      	b.n	800162c <__gnu_unwind_pr_common+0x1fc>
 800162a:	465c      	mov	r4, fp
 800162c:	4648      	mov	r0, r9
 800162e:	210d      	movs	r1, #13
 8001630:	f7ff fe92 	bl	8001358 <_Unwind_GetGR>
 8001634:	9b06      	ldr	r3, [sp, #24]
 8001636:	6228      	str	r0, [r5, #32]
 8001638:	62ac      	str	r4, [r5, #40]	; 0x28
 800163a:	626b      	str	r3, [r5, #36]	; 0x24
 800163c:	2006      	movs	r0, #6
 800163e:	e75f      	b.n	8001500 <__gnu_unwind_pr_common+0xd0>
 8001640:	210f      	movs	r1, #15
 8001642:	4648      	mov	r0, r9
 8001644:	f7ff fe88 	bl	8001358 <_Unwind_GetGR>
 8001648:	210e      	movs	r1, #14
 800164a:	4602      	mov	r2, r0
 800164c:	4648      	mov	r0, r9
 800164e:	f7ff fea9 	bl	80013a4 <_Unwind_SetGR>
 8001652:	4648      	mov	r0, r9
 8001654:	4a29      	ldr	r2, [pc, #164]	; (80016fc <__gnu_unwind_pr_common+0x2cc>)
 8001656:	210f      	movs	r1, #15
 8001658:	f7ff fea4 	bl	80013a4 <_Unwind_SetGR>
 800165c:	2007      	movs	r0, #7
 800165e:	e74f      	b.n	8001500 <__gnu_unwind_pr_common+0xd0>
 8001660:	4607      	mov	r7, r0
 8001662:	210d      	movs	r1, #13
 8001664:	4648      	mov	r0, r9
 8001666:	f7ff fe77 	bl	8001358 <_Unwind_GetGR>
 800166a:	2f02      	cmp	r7, #2
 800166c:	6228      	str	r0, [r5, #32]
 800166e:	d11d      	bne.n	80016ac <__gnu_unwind_pr_common+0x27c>
 8001670:	462b      	mov	r3, r5
 8001672:	9a06      	ldr	r2, [sp, #24]
 8001674:	f843 2f2c 	str.w	r2, [r3, #44]!
 8001678:	626b      	str	r3, [r5, #36]	; 0x24
 800167a:	62ac      	str	r4, [r5, #40]	; 0x28
 800167c:	2006      	movs	r0, #6
 800167e:	e73f      	b.n	8001500 <__gnu_unwind_pr_common+0xd0>
 8001680:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001682:	429c      	cmp	r4, r3
 8001684:	d1a3      	bne.n	80015ce <__gnu_unwind_pr_common+0x19e>
 8001686:	2204      	movs	r2, #4
 8001688:	2700      	movs	r7, #0
 800168a:	18a3      	adds	r3, r4, r2
 800168c:	9902      	ldr	r1, [sp, #8]
 800168e:	62a9      	str	r1, [r5, #40]	; 0x28
 8001690:	62ef      	str	r7, [r5, #44]	; 0x2c
 8001692:	632a      	str	r2, [r5, #48]	; 0x30
 8001694:	636b      	str	r3, [r5, #52]	; 0x34
 8001696:	6823      	ldr	r3, [r4, #0]
 8001698:	42bb      	cmp	r3, r7
 800169a:	db1d      	blt.n	80016d8 <__gnu_unwind_pr_common+0x2a8>
 800169c:	2301      	movs	r3, #1
 800169e:	9301      	str	r3, [sp, #4]
 80016a0:	e720      	b.n	80014e4 <__gnu_unwind_pr_common+0xb4>
 80016a2:	4648      	mov	r0, r9
 80016a4:	210d      	movs	r1, #13
 80016a6:	f7ff fe57 	bl	8001358 <_Unwind_GetGR>
 80016aa:	6228      	str	r0, [r5, #32]
 80016ac:	9b06      	ldr	r3, [sp, #24]
 80016ae:	626b      	str	r3, [r5, #36]	; 0x24
 80016b0:	e7e3      	b.n	800167a <__gnu_unwind_pr_common+0x24a>
 80016b2:	4620      	mov	r0, r4
 80016b4:	f7ff fc68 	bl	8000f88 <selfrel_offset31>
 80016b8:	3404      	adds	r4, #4
 80016ba:	4606      	mov	r6, r0
 80016bc:	63ac      	str	r4, [r5, #56]	; 0x38
 80016be:	4628      	mov	r0, r5
 80016c0:	f3af 8000 	nop.w
 80016c4:	2800      	cmp	r0, #0
 80016c6:	f43f af1a 	beq.w	80014fe <__gnu_unwind_pr_common+0xce>
 80016ca:	4648      	mov	r0, r9
 80016cc:	4632      	mov	r2, r6
 80016ce:	210f      	movs	r1, #15
 80016d0:	f7ff fe68 	bl	80013a4 <_Unwind_SetGR>
 80016d4:	2007      	movs	r0, #7
 80016d6:	e713      	b.n	8001500 <__gnu_unwind_pr_common+0xd0>
 80016d8:	4608      	mov	r0, r1
 80016da:	3001      	adds	r0, #1
 80016dc:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80016e0:	f7ff fc52 	bl	8000f88 <selfrel_offset31>
 80016e4:	210f      	movs	r1, #15
 80016e6:	4602      	mov	r2, r0
 80016e8:	4648      	mov	r0, r9
 80016ea:	f7ff fe5b 	bl	80013a4 <_Unwind_SetGR>
 80016ee:	4648      	mov	r0, r9
 80016f0:	462a      	mov	r2, r5
 80016f2:	4639      	mov	r1, r7
 80016f4:	f7ff fe56 	bl	80013a4 <_Unwind_SetGR>
 80016f8:	2007      	movs	r0, #7
 80016fa:	e701      	b.n	8001500 <__gnu_unwind_pr_common+0xd0>
 80016fc:	00000000 	.word	0x00000000

08001700 <__aeabi_unwind_cpp_pr0>:
 8001700:	2300      	movs	r3, #0
 8001702:	e695      	b.n	8001430 <__gnu_unwind_pr_common>

08001704 <__aeabi_unwind_cpp_pr1>:
 8001704:	2301      	movs	r3, #1
 8001706:	e693      	b.n	8001430 <__gnu_unwind_pr_common>

08001708 <__aeabi_unwind_cpp_pr2>:
 8001708:	2302      	movs	r3, #2
 800170a:	e691      	b.n	8001430 <__gnu_unwind_pr_common>

0800170c <_Unwind_VRS_Pop>:
 800170c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800170e:	4604      	mov	r4, r0
 8001710:	b0c5      	sub	sp, #276	; 0x114
 8001712:	2904      	cmp	r1, #4
 8001714:	d80d      	bhi.n	8001732 <_Unwind_VRS_Pop+0x26>
 8001716:	e8df f001 	tbb	[pc, r1]
 800171a:	0353      	.short	0x0353
 800171c:	310c      	.short	0x310c
 800171e:	0f          	.byte	0x0f
 800171f:	00          	.byte	0x00
 8001720:	2b01      	cmp	r3, #1
 8001722:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8001726:	b295      	uxth	r5, r2
 8001728:	d162      	bne.n	80017f0 <_Unwind_VRS_Pop+0xe4>
 800172a:	1972      	adds	r2, r6, r5
 800172c:	2a10      	cmp	r2, #16
 800172e:	f240 809b 	bls.w	8001868 <_Unwind_VRS_Pop+0x15c>
 8001732:	2002      	movs	r0, #2
 8001734:	b045      	add	sp, #276	; 0x114
 8001736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1fa      	bne.n	8001732 <_Unwind_VRS_Pop+0x26>
 800173c:	2a10      	cmp	r2, #16
 800173e:	d8f8      	bhi.n	8001732 <_Unwind_VRS_Pop+0x26>
 8001740:	6823      	ldr	r3, [r4, #0]
 8001742:	06d8      	lsls	r0, r3, #27
 8001744:	f100 80c6 	bmi.w	80018d4 <_Unwind_VRS_Pop+0x1c8>
 8001748:	ae22      	add	r6, sp, #136	; 0x88
 800174a:	4630      	mov	r0, r6
 800174c:	9201      	str	r2, [sp, #4]
 800174e:	f000 f973 	bl	8001a38 <__gnu_Unwind_Save_WMMXC>
 8001752:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001754:	9a01      	ldr	r2, [sp, #4]
 8001756:	2300      	movs	r3, #0
 8001758:	2501      	movs	r5, #1
 800175a:	fa05 f103 	lsl.w	r1, r5, r3
 800175e:	4211      	tst	r1, r2
 8001760:	d003      	beq.n	800176a <_Unwind_VRS_Pop+0x5e>
 8001762:	6801      	ldr	r1, [r0, #0]
 8001764:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8001768:	3004      	adds	r0, #4
 800176a:	3301      	adds	r3, #1
 800176c:	2b04      	cmp	r3, #4
 800176e:	d1f4      	bne.n	800175a <_Unwind_VRS_Pop+0x4e>
 8001770:	63a0      	str	r0, [r4, #56]	; 0x38
 8001772:	4630      	mov	r0, r6
 8001774:	f000 f956 	bl	8001a24 <__gnu_Unwind_Restore_WMMXC>
 8001778:	2000      	movs	r0, #0
 800177a:	e7db      	b.n	8001734 <_Unwind_VRS_Pop+0x28>
 800177c:	2b03      	cmp	r3, #3
 800177e:	d1d8      	bne.n	8001732 <_Unwind_VRS_Pop+0x26>
 8001780:	0c15      	lsrs	r5, r2, #16
 8001782:	b297      	uxth	r7, r2
 8001784:	19eb      	adds	r3, r5, r7
 8001786:	2b10      	cmp	r3, #16
 8001788:	d8d3      	bhi.n	8001732 <_Unwind_VRS_Pop+0x26>
 800178a:	6823      	ldr	r3, [r4, #0]
 800178c:	071e      	lsls	r6, r3, #28
 800178e:	f100 80b5 	bmi.w	80018fc <_Unwind_VRS_Pop+0x1f0>
 8001792:	ae22      	add	r6, sp, #136	; 0x88
 8001794:	4630      	mov	r0, r6
 8001796:	f000 f923 	bl	80019e0 <__gnu_Unwind_Save_WMMXD>
 800179a:	00ed      	lsls	r5, r5, #3
 800179c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800179e:	b14f      	cbz	r7, 80017b4 <_Unwind_VRS_Pop+0xa8>
 80017a0:	3d04      	subs	r5, #4
 80017a2:	1971      	adds	r1, r6, r5
 80017a4:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 80017a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80017ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80017b0:	4283      	cmp	r3, r0
 80017b2:	d1f9      	bne.n	80017a8 <_Unwind_VRS_Pop+0x9c>
 80017b4:	4630      	mov	r0, r6
 80017b6:	63a3      	str	r3, [r4, #56]	; 0x38
 80017b8:	f000 f8f0 	bl	800199c <__gnu_Unwind_Restore_WMMXD>
 80017bc:	2000      	movs	r0, #0
 80017be:	e7b9      	b.n	8001734 <_Unwind_VRS_Pop+0x28>
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d1b6      	bne.n	8001732 <_Unwind_VRS_Pop+0x26>
 80017c4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80017c6:	b297      	uxth	r7, r2
 80017c8:	1d20      	adds	r0, r4, #4
 80017ca:	2601      	movs	r6, #1
 80017cc:	fa06 f103 	lsl.w	r1, r6, r3
 80017d0:	4239      	tst	r1, r7
 80017d2:	f103 0301 	add.w	r3, r3, #1
 80017d6:	d002      	beq.n	80017de <_Unwind_VRS_Pop+0xd2>
 80017d8:	6829      	ldr	r1, [r5, #0]
 80017da:	6001      	str	r1, [r0, #0]
 80017dc:	3504      	adds	r5, #4
 80017de:	2b10      	cmp	r3, #16
 80017e0:	f100 0004 	add.w	r0, r0, #4
 80017e4:	d1f2      	bne.n	80017cc <_Unwind_VRS_Pop+0xc0>
 80017e6:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 80017ea:	d13b      	bne.n	8001864 <_Unwind_VRS_Pop+0x158>
 80017ec:	63a5      	str	r5, [r4, #56]	; 0x38
 80017ee:	e7a1      	b.n	8001734 <_Unwind_VRS_Pop+0x28>
 80017f0:	2b05      	cmp	r3, #5
 80017f2:	d19e      	bne.n	8001732 <_Unwind_VRS_Pop+0x26>
 80017f4:	1977      	adds	r7, r6, r5
 80017f6:	2f20      	cmp	r7, #32
 80017f8:	d89b      	bhi.n	8001732 <_Unwind_VRS_Pop+0x26>
 80017fa:	2e0f      	cmp	r6, #15
 80017fc:	d966      	bls.n	80018cc <_Unwind_VRS_Pop+0x1c0>
 80017fe:	462f      	mov	r7, r5
 8001800:	2d00      	cmp	r5, #0
 8001802:	d13a      	bne.n	800187a <_Unwind_VRS_Pop+0x16e>
 8001804:	462a      	mov	r2, r5
 8001806:	2700      	movs	r7, #0
 8001808:	2a00      	cmp	r2, #0
 800180a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800180c:	dd72      	ble.n	80018f4 <_Unwind_VRS_Pop+0x1e8>
 800180e:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8001812:	4601      	mov	r1, r0
 8001814:	a844      	add	r0, sp, #272	; 0x110
 8001816:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800181a:	388c      	subs	r0, #140	; 0x8c
 800181c:	f851 5b04 	ldr.w	r5, [r1], #4
 8001820:	f840 5f04 	str.w	r5, [r0, #4]!
 8001824:	4291      	cmp	r1, r2
 8001826:	d1f9      	bne.n	800181c <_Unwind_VRS_Pop+0x110>
 8001828:	4608      	mov	r0, r1
 800182a:	b197      	cbz	r7, 8001852 <_Unwind_VRS_Pop+0x146>
 800182c:	2e10      	cmp	r6, #16
 800182e:	4632      	mov	r2, r6
 8001830:	a944      	add	r1, sp, #272	; 0x110
 8001832:	bf38      	it	cc
 8001834:	2210      	movcc	r2, #16
 8001836:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800183a:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 800183e:	0079      	lsls	r1, r7, #1
 8001840:	3a04      	subs	r2, #4
 8001842:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8001846:	f850 5b04 	ldr.w	r5, [r0], #4
 800184a:	f842 5f04 	str.w	r5, [r2, #4]!
 800184e:	4288      	cmp	r0, r1
 8001850:	d1f9      	bne.n	8001846 <_Unwind_VRS_Pop+0x13a>
 8001852:	2b01      	cmp	r3, #1
 8001854:	d048      	beq.n	80018e8 <_Unwind_VRS_Pop+0x1dc>
 8001856:	2e0f      	cmp	r6, #15
 8001858:	63a1      	str	r1, [r4, #56]	; 0x38
 800185a:	d933      	bls.n	80018c4 <_Unwind_VRS_Pop+0x1b8>
 800185c:	b117      	cbz	r7, 8001864 <_Unwind_VRS_Pop+0x158>
 800185e:	a802      	add	r0, sp, #8
 8001860:	f000 f894 	bl	800198c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001864:	2000      	movs	r0, #0
 8001866:	e765      	b.n	8001734 <_Unwind_VRS_Pop+0x28>
 8001868:	2e0f      	cmp	r6, #15
 800186a:	f63f af62 	bhi.w	8001732 <_Unwind_VRS_Pop+0x26>
 800186e:	2700      	movs	r7, #0
 8001870:	6822      	ldr	r2, [r4, #0]
 8001872:	07d1      	lsls	r1, r2, #31
 8001874:	d417      	bmi.n	80018a6 <_Unwind_VRS_Pop+0x19a>
 8001876:	2f00      	cmp	r7, #0
 8001878:	d060      	beq.n	800193c <_Unwind_VRS_Pop+0x230>
 800187a:	6822      	ldr	r2, [r4, #0]
 800187c:	0751      	lsls	r1, r2, #29
 800187e:	d445      	bmi.n	800190c <_Unwind_VRS_Pop+0x200>
 8001880:	2b01      	cmp	r3, #1
 8001882:	d04d      	beq.n	8001920 <_Unwind_VRS_Pop+0x214>
 8001884:	2e0f      	cmp	r6, #15
 8001886:	d806      	bhi.n	8001896 <_Unwind_VRS_Pop+0x18a>
 8001888:	a822      	add	r0, sp, #136	; 0x88
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	f000 f87a 	bl	8001984 <__gnu_Unwind_Save_VFP_D>
 8001890:	9b01      	ldr	r3, [sp, #4]
 8001892:	2f00      	cmp	r7, #0
 8001894:	d0b6      	beq.n	8001804 <_Unwind_VRS_Pop+0xf8>
 8001896:	a802      	add	r0, sp, #8
 8001898:	9301      	str	r3, [sp, #4]
 800189a:	f000 f87b 	bl	8001994 <__gnu_Unwind_Save_VFP_D_16_to_31>
 800189e:	9b01      	ldr	r3, [sp, #4]
 80018a0:	f1c6 0210 	rsb	r2, r6, #16
 80018a4:	e7b0      	b.n	8001808 <_Unwind_VRS_Pop+0xfc>
 80018a6:	f022 0101 	bic.w	r1, r2, #1
 80018aa:	2b05      	cmp	r3, #5
 80018ac:	6021      	str	r1, [r4, #0]
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	4620      	mov	r0, r4
 80018b2:	d03b      	beq.n	800192c <_Unwind_VRS_Pop+0x220>
 80018b4:	f022 0203 	bic.w	r2, r2, #3
 80018b8:	f840 2b48 	str.w	r2, [r0], #72
 80018bc:	f000 f85a 	bl	8001974 <__gnu_Unwind_Save_VFP>
 80018c0:	9b01      	ldr	r3, [sp, #4]
 80018c2:	e7d8      	b.n	8001876 <_Unwind_VRS_Pop+0x16a>
 80018c4:	a822      	add	r0, sp, #136	; 0x88
 80018c6:	f000 f859 	bl	800197c <__gnu_Unwind_Restore_VFP_D>
 80018ca:	e7c7      	b.n	800185c <_Unwind_VRS_Pop+0x150>
 80018cc:	2f10      	cmp	r7, #16
 80018ce:	d9ce      	bls.n	800186e <_Unwind_VRS_Pop+0x162>
 80018d0:	3f10      	subs	r7, #16
 80018d2:	e7cd      	b.n	8001870 <_Unwind_VRS_Pop+0x164>
 80018d4:	f023 0310 	bic.w	r3, r3, #16
 80018d8:	6023      	str	r3, [r4, #0]
 80018da:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80018de:	9201      	str	r2, [sp, #4]
 80018e0:	f000 f8aa 	bl	8001a38 <__gnu_Unwind_Save_WMMXC>
 80018e4:	9a01      	ldr	r2, [sp, #4]
 80018e6:	e72f      	b.n	8001748 <_Unwind_VRS_Pop+0x3c>
 80018e8:	3104      	adds	r1, #4
 80018ea:	63a1      	str	r1, [r4, #56]	; 0x38
 80018ec:	a822      	add	r0, sp, #136	; 0x88
 80018ee:	f000 f83d 	bl	800196c <__gnu_Unwind_Restore_VFP>
 80018f2:	e7b7      	b.n	8001864 <_Unwind_VRS_Pop+0x158>
 80018f4:	2f00      	cmp	r7, #0
 80018f6:	d199      	bne.n	800182c <_Unwind_VRS_Pop+0x120>
 80018f8:	4601      	mov	r1, r0
 80018fa:	e7aa      	b.n	8001852 <_Unwind_VRS_Pop+0x146>
 80018fc:	f023 0308 	bic.w	r3, r3, #8
 8001900:	6023      	str	r3, [r4, #0]
 8001902:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8001906:	f000 f86b 	bl	80019e0 <__gnu_Unwind_Save_WMMXD>
 800190a:	e742      	b.n	8001792 <_Unwind_VRS_Pop+0x86>
 800190c:	4620      	mov	r0, r4
 800190e:	f022 0204 	bic.w	r2, r2, #4
 8001912:	f840 2bd0 	str.w	r2, [r0], #208
 8001916:	9301      	str	r3, [sp, #4]
 8001918:	f000 f83c 	bl	8001994 <__gnu_Unwind_Save_VFP_D_16_to_31>
 800191c:	9b01      	ldr	r3, [sp, #4]
 800191e:	e7af      	b.n	8001880 <_Unwind_VRS_Pop+0x174>
 8001920:	a822      	add	r0, sp, #136	; 0x88
 8001922:	9301      	str	r3, [sp, #4]
 8001924:	f000 f826 	bl	8001974 <__gnu_Unwind_Save_VFP>
 8001928:	9b01      	ldr	r3, [sp, #4]
 800192a:	e7b9      	b.n	80018a0 <_Unwind_VRS_Pop+0x194>
 800192c:	f041 0102 	orr.w	r1, r1, #2
 8001930:	f840 1b48 	str.w	r1, [r0], #72
 8001934:	f000 f826 	bl	8001984 <__gnu_Unwind_Save_VFP_D>
 8001938:	9b01      	ldr	r3, [sp, #4]
 800193a:	e79c      	b.n	8001876 <_Unwind_VRS_Pop+0x16a>
 800193c:	2b01      	cmp	r3, #1
 800193e:	d003      	beq.n	8001948 <_Unwind_VRS_Pop+0x23c>
 8001940:	2e0f      	cmp	r6, #15
 8001942:	f63f af5f 	bhi.w	8001804 <_Unwind_VRS_Pop+0xf8>
 8001946:	e79f      	b.n	8001888 <_Unwind_VRS_Pop+0x17c>
 8001948:	a822      	add	r0, sp, #136	; 0x88
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	f000 f812 	bl	8001974 <__gnu_Unwind_Save_VFP>
 8001950:	9b01      	ldr	r3, [sp, #4]
 8001952:	e757      	b.n	8001804 <_Unwind_VRS_Pop+0xf8>

08001954 <__restore_core_regs>:
 8001954:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001958:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 800195c:	469c      	mov	ip, r3
 800195e:	46a6      	mov	lr, r4
 8001960:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001964:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8001968:	46e5      	mov	sp, ip
 800196a:	bd00      	pop	{pc}

0800196c <__gnu_Unwind_Restore_VFP>:
 800196c:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop

08001974 <__gnu_Unwind_Save_VFP>:
 8001974:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop

0800197c <__gnu_Unwind_Restore_VFP_D>:
 800197c:	ec90 0b20 	vldmia	r0, {d0-d15}
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop

08001984 <__gnu_Unwind_Save_VFP_D>:
 8001984:	ec80 0b20 	vstmia	r0, {d0-d15}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop

0800198c <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 800198c:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop

08001994 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8001994:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop

0800199c <__gnu_Unwind_Restore_WMMXD>:
 800199c:	ecf0 0102 	ldfe	f0, [r0], #8
 80019a0:	ecf0 1102 	ldfe	f1, [r0], #8
 80019a4:	ecf0 2102 	ldfe	f2, [r0], #8
 80019a8:	ecf0 3102 	ldfe	f3, [r0], #8
 80019ac:	ecf0 4102 	ldfe	f4, [r0], #8
 80019b0:	ecf0 5102 	ldfe	f5, [r0], #8
 80019b4:	ecf0 6102 	ldfe	f6, [r0], #8
 80019b8:	ecf0 7102 	ldfe	f7, [r0], #8
 80019bc:	ecf0 8102 	ldfp	f0, [r0], #8
 80019c0:	ecf0 9102 	ldfp	f1, [r0], #8
 80019c4:	ecf0 a102 	ldfp	f2, [r0], #8
 80019c8:	ecf0 b102 	ldfp	f3, [r0], #8
 80019cc:	ecf0 c102 	ldfp	f4, [r0], #8
 80019d0:	ecf0 d102 	ldfp	f5, [r0], #8
 80019d4:	ecf0 e102 	ldfp	f6, [r0], #8
 80019d8:	ecf0 f102 	ldfp	f7, [r0], #8
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop

080019e0 <__gnu_Unwind_Save_WMMXD>:
 80019e0:	ece0 0102 	stfe	f0, [r0], #8
 80019e4:	ece0 1102 	stfe	f1, [r0], #8
 80019e8:	ece0 2102 	stfe	f2, [r0], #8
 80019ec:	ece0 3102 	stfe	f3, [r0], #8
 80019f0:	ece0 4102 	stfe	f4, [r0], #8
 80019f4:	ece0 5102 	stfe	f5, [r0], #8
 80019f8:	ece0 6102 	stfe	f6, [r0], #8
 80019fc:	ece0 7102 	stfe	f7, [r0], #8
 8001a00:	ece0 8102 	stfp	f0, [r0], #8
 8001a04:	ece0 9102 	stfp	f1, [r0], #8
 8001a08:	ece0 a102 	stfp	f2, [r0], #8
 8001a0c:	ece0 b102 	stfp	f3, [r0], #8
 8001a10:	ece0 c102 	stfp	f4, [r0], #8
 8001a14:	ece0 d102 	stfp	f5, [r0], #8
 8001a18:	ece0 e102 	stfp	f6, [r0], #8
 8001a1c:	ece0 f102 	stfp	f7, [r0], #8
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop

08001a24 <__gnu_Unwind_Restore_WMMXC>:
 8001a24:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001a28:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001a2c:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001a30:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop

08001a38 <__gnu_Unwind_Save_WMMXC>:
 8001a38:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001a3c:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001a40:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001a44:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop

08001a4c <_Unwind_RaiseException>:
 8001a4c:	46ec      	mov	ip, sp
 8001a4e:	b500      	push	{lr}
 8001a50:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a54:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a58:	f04f 0300 	mov.w	r3, #0
 8001a5c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a60:	a901      	add	r1, sp, #4
 8001a62:	f7ff fbf3 	bl	800124c <__gnu_Unwind_RaiseException>
 8001a66:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a6a:	b012      	add	sp, #72	; 0x48
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop

08001a70 <_Unwind_Resume>:
 8001a70:	46ec      	mov	ip, sp
 8001a72:	b500      	push	{lr}
 8001a74:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a78:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a7c:	f04f 0300 	mov.w	r3, #0
 8001a80:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a84:	a901      	add	r1, sp, #4
 8001a86:	f7ff fc1b 	bl	80012c0 <__gnu_Unwind_Resume>
 8001a8a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a8e:	b012      	add	sp, #72	; 0x48
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop

08001a94 <_Unwind_Resume_or_Rethrow>:
 8001a94:	46ec      	mov	ip, sp
 8001a96:	b500      	push	{lr}
 8001a98:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a9c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001aa8:	a901      	add	r1, sp, #4
 8001aaa:	f7ff fc2b 	bl	8001304 <__gnu_Unwind_Resume_or_Rethrow>
 8001aae:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001ab2:	b012      	add	sp, #72	; 0x48
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop

08001ab8 <_Unwind_ForcedUnwind>:
 8001ab8:	46ec      	mov	ip, sp
 8001aba:	b500      	push	{lr}
 8001abc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001ac0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001ac4:	f04f 0300 	mov.w	r3, #0
 8001ac8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001acc:	ab01      	add	r3, sp, #4
 8001ace:	f7ff fbed 	bl	80012ac <__gnu_Unwind_ForcedUnwind>
 8001ad2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001ad6:	b012      	add	sp, #72	; 0x48
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop

08001adc <_Unwind_Backtrace>:
 8001adc:	46ec      	mov	ip, sp
 8001ade:	b500      	push	{lr}
 8001ae0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001ae4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001ae8:	f04f 0300 	mov.w	r3, #0
 8001aec:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001af0:	aa01      	add	r2, sp, #4
 8001af2:	f7ff fc65 	bl	80013c0 <__gnu_Unwind_Backtrace>
 8001af6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001afa:	b012      	add	sp, #72	; 0x48
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop

08001b00 <next_unwind_byte>:
 8001b00:	7a02      	ldrb	r2, [r0, #8]
 8001b02:	b91a      	cbnz	r2, 8001b0c <next_unwind_byte+0xc>
 8001b04:	7a43      	ldrb	r3, [r0, #9]
 8001b06:	b943      	cbnz	r3, 8001b1a <next_unwind_byte+0x1a>
 8001b08:	20b0      	movs	r0, #176	; 0xb0
 8001b0a:	4770      	bx	lr
 8001b0c:	6803      	ldr	r3, [r0, #0]
 8001b0e:	3a01      	subs	r2, #1
 8001b10:	7202      	strb	r2, [r0, #8]
 8001b12:	021a      	lsls	r2, r3, #8
 8001b14:	6002      	str	r2, [r0, #0]
 8001b16:	0e18      	lsrs	r0, r3, #24
 8001b18:	4770      	bx	lr
 8001b1a:	6842      	ldr	r2, [r0, #4]
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	b410      	push	{r4}
 8001b20:	7243      	strb	r3, [r0, #9]
 8001b22:	6813      	ldr	r3, [r2, #0]
 8001b24:	2103      	movs	r1, #3
 8001b26:	1d14      	adds	r4, r2, #4
 8001b28:	7201      	strb	r1, [r0, #8]
 8001b2a:	021a      	lsls	r2, r3, #8
 8001b2c:	6044      	str	r4, [r0, #4]
 8001b2e:	6002      	str	r2, [r0, #0]
 8001b30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b34:	0e18      	lsrs	r0, r3, #24
 8001b36:	4770      	bx	lr

08001b38 <_Unwind_GetGR.constprop.0>:
 8001b38:	b500      	push	{lr}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	aa03      	add	r2, sp, #12
 8001b3e:	2300      	movs	r3, #0
 8001b40:	9200      	str	r2, [sp, #0]
 8001b42:	4619      	mov	r1, r3
 8001b44:	220c      	movs	r2, #12
 8001b46:	f7ff fbed 	bl	8001324 <_Unwind_VRS_Get>
 8001b4a:	9803      	ldr	r0, [sp, #12]
 8001b4c:	b005      	add	sp, #20
 8001b4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b52:	bf00      	nop

08001b54 <unwind_UCB_from_context>:
 8001b54:	e7f0      	b.n	8001b38 <_Unwind_GetGR.constprop.0>
 8001b56:	bf00      	nop

08001b58 <__gnu_unwind_execute>:
 8001b58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b5c:	4606      	mov	r6, r0
 8001b5e:	b085      	sub	sp, #20
 8001b60:	460f      	mov	r7, r1
 8001b62:	f04f 0800 	mov.w	r8, #0
 8001b66:	4638      	mov	r0, r7
 8001b68:	f7ff ffca 	bl	8001b00 <next_unwind_byte>
 8001b6c:	28b0      	cmp	r0, #176	; 0xb0
 8001b6e:	4604      	mov	r4, r0
 8001b70:	d023      	beq.n	8001bba <__gnu_unwind_execute+0x62>
 8001b72:	0605      	lsls	r5, r0, #24
 8001b74:	d427      	bmi.n	8001bc6 <__gnu_unwind_execute+0x6e>
 8001b76:	2300      	movs	r3, #0
 8001b78:	f10d 090c 	add.w	r9, sp, #12
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	0085      	lsls	r5, r0, #2
 8001b80:	220d      	movs	r2, #13
 8001b82:	f8cd 9000 	str.w	r9, [sp]
 8001b86:	4630      	mov	r0, r6
 8001b88:	f7ff fbcc 	bl	8001324 <_Unwind_VRS_Get>
 8001b8c:	b2ed      	uxtb	r5, r5
 8001b8e:	9b03      	ldr	r3, [sp, #12]
 8001b90:	f8cd 9000 	str.w	r9, [sp]
 8001b94:	0660      	lsls	r0, r4, #25
 8001b96:	f105 0504 	add.w	r5, r5, #4
 8001b9a:	bf4c      	ite	mi
 8001b9c:	1b5d      	submi	r5, r3, r5
 8001b9e:	18ed      	addpl	r5, r5, r3
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	220d      	movs	r2, #13
 8001ba6:	4630      	mov	r0, r6
 8001ba8:	9503      	str	r5, [sp, #12]
 8001baa:	f7ff fbe1 	bl	8001370 <_Unwind_VRS_Set>
 8001bae:	4638      	mov	r0, r7
 8001bb0:	f7ff ffa6 	bl	8001b00 <next_unwind_byte>
 8001bb4:	28b0      	cmp	r0, #176	; 0xb0
 8001bb6:	4604      	mov	r4, r0
 8001bb8:	d1db      	bne.n	8001b72 <__gnu_unwind_execute+0x1a>
 8001bba:	f1b8 0f00 	cmp.w	r8, #0
 8001bbe:	f000 8095 	beq.w	8001cec <__gnu_unwind_execute+0x194>
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	e01c      	b.n	8001c00 <__gnu_unwind_execute+0xa8>
 8001bc6:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001bca:	2b80      	cmp	r3, #128	; 0x80
 8001bcc:	d05d      	beq.n	8001c8a <__gnu_unwind_execute+0x132>
 8001bce:	2b90      	cmp	r3, #144	; 0x90
 8001bd0:	d019      	beq.n	8001c06 <__gnu_unwind_execute+0xae>
 8001bd2:	2ba0      	cmp	r3, #160	; 0xa0
 8001bd4:	d02c      	beq.n	8001c30 <__gnu_unwind_execute+0xd8>
 8001bd6:	2bb0      	cmp	r3, #176	; 0xb0
 8001bd8:	d03f      	beq.n	8001c5a <__gnu_unwind_execute+0x102>
 8001bda:	2bc0      	cmp	r3, #192	; 0xc0
 8001bdc:	d06c      	beq.n	8001cb8 <__gnu_unwind_execute+0x160>
 8001bde:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001be2:	2bd0      	cmp	r3, #208	; 0xd0
 8001be4:	d10b      	bne.n	8001bfe <__gnu_unwind_execute+0xa6>
 8001be6:	f000 0207 	and.w	r2, r0, #7
 8001bea:	3201      	adds	r2, #1
 8001bec:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001bf0:	2305      	movs	r3, #5
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	4630      	mov	r0, r6
 8001bf6:	f7ff fd89 	bl	800170c <_Unwind_VRS_Pop>
 8001bfa:	2800      	cmp	r0, #0
 8001bfc:	d0b3      	beq.n	8001b66 <__gnu_unwind_execute+0xe>
 8001bfe:	2009      	movs	r0, #9
 8001c00:	b005      	add	sp, #20
 8001c02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c06:	f000 030d 	and.w	r3, r0, #13
 8001c0a:	2b0d      	cmp	r3, #13
 8001c0c:	d0f7      	beq.n	8001bfe <__gnu_unwind_execute+0xa6>
 8001c0e:	ad03      	add	r5, sp, #12
 8001c10:	2300      	movs	r3, #0
 8001c12:	f000 020f 	and.w	r2, r0, #15
 8001c16:	4619      	mov	r1, r3
 8001c18:	9500      	str	r5, [sp, #0]
 8001c1a:	4630      	mov	r0, r6
 8001c1c:	f7ff fb82 	bl	8001324 <_Unwind_VRS_Get>
 8001c20:	2300      	movs	r3, #0
 8001c22:	9500      	str	r5, [sp, #0]
 8001c24:	4619      	mov	r1, r3
 8001c26:	220d      	movs	r2, #13
 8001c28:	4630      	mov	r0, r6
 8001c2a:	f7ff fba1 	bl	8001370 <_Unwind_VRS_Set>
 8001c2e:	e79a      	b.n	8001b66 <__gnu_unwind_execute+0xe>
 8001c30:	43c2      	mvns	r2, r0
 8001c32:	f002 0307 	and.w	r3, r2, #7
 8001c36:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001c3a:	411a      	asrs	r2, r3
 8001c3c:	0701      	lsls	r1, r0, #28
 8001c3e:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001c42:	f04f 0300 	mov.w	r3, #0
 8001c46:	bf48      	it	mi
 8001c48:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4630      	mov	r0, r6
 8001c50:	f7ff fd5c 	bl	800170c <_Unwind_VRS_Pop>
 8001c54:	2800      	cmp	r0, #0
 8001c56:	d1d2      	bne.n	8001bfe <__gnu_unwind_execute+0xa6>
 8001c58:	e785      	b.n	8001b66 <__gnu_unwind_execute+0xe>
 8001c5a:	28b1      	cmp	r0, #177	; 0xb1
 8001c5c:	d057      	beq.n	8001d0e <__gnu_unwind_execute+0x1b6>
 8001c5e:	28b2      	cmp	r0, #178	; 0xb2
 8001c60:	d068      	beq.n	8001d34 <__gnu_unwind_execute+0x1dc>
 8001c62:	28b3      	cmp	r0, #179	; 0xb3
 8001c64:	f000 8095 	beq.w	8001d92 <__gnu_unwind_execute+0x23a>
 8001c68:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001c6c:	2bb4      	cmp	r3, #180	; 0xb4
 8001c6e:	d0c6      	beq.n	8001bfe <__gnu_unwind_execute+0xa6>
 8001c70:	f000 0207 	and.w	r2, r0, #7
 8001c74:	3201      	adds	r2, #1
 8001c76:	2301      	movs	r3, #1
 8001c78:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4630      	mov	r0, r6
 8001c80:	f7ff fd44 	bl	800170c <_Unwind_VRS_Pop>
 8001c84:	2800      	cmp	r0, #0
 8001c86:	d1ba      	bne.n	8001bfe <__gnu_unwind_execute+0xa6>
 8001c88:	e76d      	b.n	8001b66 <__gnu_unwind_execute+0xe>
 8001c8a:	4638      	mov	r0, r7
 8001c8c:	f7ff ff38 	bl	8001b00 <next_unwind_byte>
 8001c90:	0224      	lsls	r4, r4, #8
 8001c92:	4304      	orrs	r4, r0
 8001c94:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001c98:	d0b1      	beq.n	8001bfe <__gnu_unwind_execute+0xa6>
 8001c9a:	0124      	lsls	r4, r4, #4
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	b2a2      	uxth	r2, r4
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4630      	mov	r0, r6
 8001ca4:	f7ff fd32 	bl	800170c <_Unwind_VRS_Pop>
 8001ca8:	2800      	cmp	r0, #0
 8001caa:	d1a8      	bne.n	8001bfe <__gnu_unwind_execute+0xa6>
 8001cac:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001cb0:	bf18      	it	ne
 8001cb2:	f04f 0801 	movne.w	r8, #1
 8001cb6:	e756      	b.n	8001b66 <__gnu_unwind_execute+0xe>
 8001cb8:	28c6      	cmp	r0, #198	; 0xc6
 8001cba:	d07d      	beq.n	8001db8 <__gnu_unwind_execute+0x260>
 8001cbc:	28c7      	cmp	r0, #199	; 0xc7
 8001cbe:	f000 8086 	beq.w	8001dce <__gnu_unwind_execute+0x276>
 8001cc2:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001cc6:	2bc0      	cmp	r3, #192	; 0xc0
 8001cc8:	f000 8094 	beq.w	8001df4 <__gnu_unwind_execute+0x29c>
 8001ccc:	28c8      	cmp	r0, #200	; 0xc8
 8001cce:	f000 809f 	beq.w	8001e10 <__gnu_unwind_execute+0x2b8>
 8001cd2:	28c9      	cmp	r0, #201	; 0xc9
 8001cd4:	d193      	bne.n	8001bfe <__gnu_unwind_execute+0xa6>
 8001cd6:	4638      	mov	r0, r7
 8001cd8:	f7ff ff12 	bl	8001b00 <next_unwind_byte>
 8001cdc:	0302      	lsls	r2, r0, #12
 8001cde:	f000 000f 	and.w	r0, r0, #15
 8001ce2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001ce6:	3001      	adds	r0, #1
 8001ce8:	4302      	orrs	r2, r0
 8001cea:	e781      	b.n	8001bf0 <__gnu_unwind_execute+0x98>
 8001cec:	ac03      	add	r4, sp, #12
 8001cee:	4643      	mov	r3, r8
 8001cf0:	220e      	movs	r2, #14
 8001cf2:	4641      	mov	r1, r8
 8001cf4:	9400      	str	r4, [sp, #0]
 8001cf6:	4630      	mov	r0, r6
 8001cf8:	f7ff fb14 	bl	8001324 <_Unwind_VRS_Get>
 8001cfc:	9400      	str	r4, [sp, #0]
 8001cfe:	4630      	mov	r0, r6
 8001d00:	4643      	mov	r3, r8
 8001d02:	220f      	movs	r2, #15
 8001d04:	4641      	mov	r1, r8
 8001d06:	f7ff fb33 	bl	8001370 <_Unwind_VRS_Set>
 8001d0a:	4640      	mov	r0, r8
 8001d0c:	e778      	b.n	8001c00 <__gnu_unwind_execute+0xa8>
 8001d0e:	4638      	mov	r0, r7
 8001d10:	f7ff fef6 	bl	8001b00 <next_unwind_byte>
 8001d14:	2800      	cmp	r0, #0
 8001d16:	f43f af72 	beq.w	8001bfe <__gnu_unwind_execute+0xa6>
 8001d1a:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001d1e:	f47f af6e 	bne.w	8001bfe <__gnu_unwind_execute+0xa6>
 8001d22:	4602      	mov	r2, r0
 8001d24:	4619      	mov	r1, r3
 8001d26:	4630      	mov	r0, r6
 8001d28:	f7ff fcf0 	bl	800170c <_Unwind_VRS_Pop>
 8001d2c:	2800      	cmp	r0, #0
 8001d2e:	f47f af66 	bne.w	8001bfe <__gnu_unwind_execute+0xa6>
 8001d32:	e718      	b.n	8001b66 <__gnu_unwind_execute+0xe>
 8001d34:	2300      	movs	r3, #0
 8001d36:	f10d 090c 	add.w	r9, sp, #12
 8001d3a:	220d      	movs	r2, #13
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	f8cd 9000 	str.w	r9, [sp]
 8001d42:	4630      	mov	r0, r6
 8001d44:	f7ff faee 	bl	8001324 <_Unwind_VRS_Get>
 8001d48:	4638      	mov	r0, r7
 8001d4a:	f7ff fed9 	bl	8001b00 <next_unwind_byte>
 8001d4e:	0602      	lsls	r2, r0, #24
 8001d50:	f04f 0402 	mov.w	r4, #2
 8001d54:	d50c      	bpl.n	8001d70 <__gnu_unwind_execute+0x218>
 8001d56:	9b03      	ldr	r3, [sp, #12]
 8001d58:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001d5c:	40a0      	lsls	r0, r4
 8001d5e:	4403      	add	r3, r0
 8001d60:	4638      	mov	r0, r7
 8001d62:	9303      	str	r3, [sp, #12]
 8001d64:	f7ff fecc 	bl	8001b00 <next_unwind_byte>
 8001d68:	0603      	lsls	r3, r0, #24
 8001d6a:	f104 0407 	add.w	r4, r4, #7
 8001d6e:	d4f2      	bmi.n	8001d56 <__gnu_unwind_execute+0x1fe>
 8001d70:	9b03      	ldr	r3, [sp, #12]
 8001d72:	f8cd 9000 	str.w	r9, [sp]
 8001d76:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001d7a:	40a2      	lsls	r2, r4
 8001d7c:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001d80:	2300      	movs	r3, #0
 8001d82:	4414      	add	r4, r2
 8001d84:	4619      	mov	r1, r3
 8001d86:	220d      	movs	r2, #13
 8001d88:	4630      	mov	r0, r6
 8001d8a:	9403      	str	r4, [sp, #12]
 8001d8c:	f7ff faf0 	bl	8001370 <_Unwind_VRS_Set>
 8001d90:	e6e9      	b.n	8001b66 <__gnu_unwind_execute+0xe>
 8001d92:	4638      	mov	r0, r7
 8001d94:	f7ff feb4 	bl	8001b00 <next_unwind_byte>
 8001d98:	0301      	lsls	r1, r0, #12
 8001d9a:	f000 000f 	and.w	r0, r0, #15
 8001d9e:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001da2:	1c42      	adds	r2, r0, #1
 8001da4:	2301      	movs	r3, #1
 8001da6:	430a      	orrs	r2, r1
 8001da8:	4630      	mov	r0, r6
 8001daa:	4619      	mov	r1, r3
 8001dac:	f7ff fcae 	bl	800170c <_Unwind_VRS_Pop>
 8001db0:	2800      	cmp	r0, #0
 8001db2:	f47f af24 	bne.w	8001bfe <__gnu_unwind_execute+0xa6>
 8001db6:	e6d6      	b.n	8001b66 <__gnu_unwind_execute+0xe>
 8001db8:	4638      	mov	r0, r7
 8001dba:	f7ff fea1 	bl	8001b00 <next_unwind_byte>
 8001dbe:	0301      	lsls	r1, r0, #12
 8001dc0:	f000 000f 	and.w	r0, r0, #15
 8001dc4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001dc8:	1c42      	adds	r2, r0, #1
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e7eb      	b.n	8001da6 <__gnu_unwind_execute+0x24e>
 8001dce:	4638      	mov	r0, r7
 8001dd0:	f7ff fe96 	bl	8001b00 <next_unwind_byte>
 8001dd4:	2800      	cmp	r0, #0
 8001dd6:	f43f af12 	beq.w	8001bfe <__gnu_unwind_execute+0xa6>
 8001dda:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001dde:	f47f af0e 	bne.w	8001bfe <__gnu_unwind_execute+0xa6>
 8001de2:	4602      	mov	r2, r0
 8001de4:	2104      	movs	r1, #4
 8001de6:	4630      	mov	r0, r6
 8001de8:	f7ff fc90 	bl	800170c <_Unwind_VRS_Pop>
 8001dec:	2800      	cmp	r0, #0
 8001dee:	f47f af06 	bne.w	8001bfe <__gnu_unwind_execute+0xa6>
 8001df2:	e6b8      	b.n	8001b66 <__gnu_unwind_execute+0xe>
 8001df4:	f000 020f 	and.w	r2, r0, #15
 8001df8:	3201      	adds	r2, #1
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001e00:	4619      	mov	r1, r3
 8001e02:	4630      	mov	r0, r6
 8001e04:	f7ff fc82 	bl	800170c <_Unwind_VRS_Pop>
 8001e08:	2800      	cmp	r0, #0
 8001e0a:	f47f aef8 	bne.w	8001bfe <__gnu_unwind_execute+0xa6>
 8001e0e:	e6aa      	b.n	8001b66 <__gnu_unwind_execute+0xe>
 8001e10:	4638      	mov	r0, r7
 8001e12:	f7ff fe75 	bl	8001b00 <next_unwind_byte>
 8001e16:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001e1a:	f000 030f 	and.w	r3, r0, #15
 8001e1e:	3210      	adds	r2, #16
 8001e20:	3301      	adds	r3, #1
 8001e22:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001e26:	e6e3      	b.n	8001bf0 <__gnu_unwind_execute+0x98>

08001e28 <__gnu_unwind_frame>:
 8001e28:	b510      	push	{r4, lr}
 8001e2a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001e2c:	b084      	sub	sp, #16
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	2003      	movs	r0, #3
 8001e32:	f88d 000c 	strb.w	r0, [sp, #12]
 8001e36:	79dc      	ldrb	r4, [r3, #7]
 8001e38:	f88d 400d 	strb.w	r4, [sp, #13]
 8001e3c:	0212      	lsls	r2, r2, #8
 8001e3e:	3308      	adds	r3, #8
 8001e40:	4608      	mov	r0, r1
 8001e42:	a901      	add	r1, sp, #4
 8001e44:	9201      	str	r2, [sp, #4]
 8001e46:	9302      	str	r3, [sp, #8]
 8001e48:	f7ff fe86 	bl	8001b58 <__gnu_unwind_execute>
 8001e4c:	b004      	add	sp, #16
 8001e4e:	bd10      	pop	{r4, pc}

08001e50 <_Unwind_GetRegionStart>:
 8001e50:	b508      	push	{r3, lr}
 8001e52:	f7ff fe7f 	bl	8001b54 <unwind_UCB_from_context>
 8001e56:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001e58:	bd08      	pop	{r3, pc}
 8001e5a:	bf00      	nop

08001e5c <_Unwind_GetLanguageSpecificData>:
 8001e5c:	b508      	push	{r3, lr}
 8001e5e:	f7ff fe79 	bl	8001b54 <unwind_UCB_from_context>
 8001e62:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001e64:	79c3      	ldrb	r3, [r0, #7]
 8001e66:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001e6a:	3008      	adds	r0, #8
 8001e6c:	bd08      	pop	{r3, pc}
 8001e6e:	bf00      	nop

08001e70 <_Unwind_GetTextRelBase>:
 8001e70:	b508      	push	{r3, lr}
 8001e72:	f008 fc6c 	bl	800a74e <abort>
 8001e76:	bf00      	nop

08001e78 <_Unwind_GetDataRelBase>:
 8001e78:	b508      	push	{r3, lr}
 8001e7a:	f7ff fff9 	bl	8001e70 <_Unwind_GetTextRelBase>
 8001e7e:	bf00      	nop

08001e80 <__aeabi_idiv0>:
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop

08001e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e84:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001e86:	4b0a      	ldr	r3, [pc, #40]	; (8001eb0 <HAL_InitTick+0x2c>)
{
 8001e88:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001e8a:	6818      	ldr	r0, [r3, #0]
 8001e8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e90:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e94:	f000 fd08 	bl	80028a8 <HAL_SYSTICK_Config>
 8001e98:	4604      	mov	r4, r0
 8001e9a:	b938      	cbnz	r0, 8001eac <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	4629      	mov	r1, r5
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea4:	f000 fccc 	bl	8002840 <HAL_NVIC_SetPriority>
 8001ea8:	4620      	mov	r0, r4
 8001eaa:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 8001eac:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001eae:	bd38      	pop	{r3, r4, r5, pc}
 8001eb0:	20000000 	.word	0x20000000

08001eb4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eb4:	4a09      	ldr	r2, [pc, #36]	; (8001edc <HAL_Init+0x28>)
 8001eb6:	6813      	ldr	r3, [r2, #0]
 8001eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8001ebc:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ebe:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ec2:	f000 fcab 	bl	800281c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ec6:	2000      	movs	r0, #0
 8001ec8:	f7ff ffdc 	bl	8001e84 <HAL_InitTick>
 8001ecc:	4604      	mov	r4, r0
 8001ece:	b918      	cbnz	r0, 8001ed8 <HAL_Init+0x24>
    HAL_MspInit();
 8001ed0:	f004 feda 	bl	8006c88 <HAL_MspInit>
}
 8001ed4:	4620      	mov	r0, r4
 8001ed6:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001ed8:	2401      	movs	r4, #1
 8001eda:	e7fb      	b.n	8001ed4 <HAL_Init+0x20>
 8001edc:	40022000 	.word	0x40022000

08001ee0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001ee0:	4a02      	ldr	r2, [pc, #8]	; (8001eec <HAL_IncTick+0xc>)
 8001ee2:	6813      	ldr	r3, [r2, #0]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	6013      	str	r3, [r2, #0]
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	200002a4 	.word	0x200002a4

08001ef0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001ef0:	4b01      	ldr	r3, [pc, #4]	; (8001ef8 <HAL_GetTick+0x8>)
 8001ef2:	6818      	ldr	r0, [r3, #0]
}
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	200002a4 	.word	0x200002a4

08001efc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001efc:	b538      	push	{r3, r4, r5, lr}
 8001efe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001f00:	f7ff fff6 	bl	8001ef0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f04:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001f06:	4605      	mov	r5, r0
  {
    wait++;
 8001f08:	bf18      	it	ne
 8001f0a:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f0c:	f7ff fff0 	bl	8001ef0 <HAL_GetTick>
 8001f10:	1b40      	subs	r0, r0, r5
 8001f12:	4284      	cmp	r4, r0
 8001f14:	d8fa      	bhi.n	8001f0c <HAL_Delay+0x10>
  {
  }
}
 8001f16:	bd38      	pop	{r3, r4, r5, pc}

08001f18 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f18:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001f1a:	0dcc      	lsrs	r4, r1, #23
 8001f1c:	f004 0404 	and.w	r4, r4, #4
 8001f20:	3014      	adds	r0, #20
  
  MODIFY_REG(*preg,
 8001f22:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8001f26:	2307      	movs	r3, #7
 8001f28:	fa03 f501 	lsl.w	r5, r3, r1
 8001f2c:	5823      	ldr	r3, [r4, r0]
 8001f2e:	fa02 f101 	lsl.w	r1, r2, r1
 8001f32:	ea23 0305 	bic.w	r3, r3, r5
 8001f36:	4319      	orrs	r1, r3
 8001f38:	5021      	str	r1, [r4, r0]
 8001f3a:	bd30      	pop	{r4, r5, pc}

08001f3c <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f3c:	6880      	ldr	r0, [r0, #8]
}
 8001f3e:	f000 0001 	and.w	r0, r0, #1
 8001f42:	4770      	bx	lr

08001f44 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f44:	6880      	ldr	r0, [r0, #8]
}
 8001f46:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8001f4a:	4770      	bx	lr

08001f4c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f52:	4604      	mov	r4, r0
 8001f54:	2800      	cmp	r0, #0
 8001f56:	f000 8085 	beq.w	8002064 <HAL_ADC_Init+0x118>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f5a:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8001f5c:	b925      	cbnz	r5, 8001f68 <HAL_ADC_Init+0x1c>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f5e:	f004 fa1d 	bl	800639c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f62:	65a5      	str	r5, [r4, #88]	; 0x58
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f64:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if(LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f68:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001f6a:	6883      	ldr	r3, [r0, #8]
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	d47b      	bmi.n	8002068 <HAL_ADC_Init+0x11c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f70:	6883      	ldr	r3, [r0, #8]
 8001f72:	00dd      	lsls	r5, r3, #3
 8001f74:	d57f      	bpl.n	8002076 <HAL_ADC_Init+0x12a>
 8001f76:	6883      	ldr	r3, [r0, #8]
 8001f78:	00d9      	lsls	r1, r3, #3
 8001f7a:	f140 808a 	bpl.w	8002092 <HAL_ADC_Init+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f7e:	2100      	movs	r1, #0
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f80:	f7ff ffe0 	bl	8001f44 <LL_ADC_REG_IsConversionOngoing>
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f84:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001f86:	f013 0f10 	tst.w	r3, #16
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f8a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f8c:	d167      	bne.n	800205e <HAL_ADC_Init+0x112>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001f8e:	2800      	cmp	r0, #0
 8001f90:	d165      	bne.n	800205e <HAL_ADC_Init+0x112>
    ADC_STATE_CLR_SET(hadc->State,
 8001f92:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001f96:	f043 0302 	orr.w	r3, r3, #2
 8001f9a:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f9c:	6820      	ldr	r0, [r4, #0]
 8001f9e:	f7ff ffcd 	bl	8001f3c <LL_ADC_IsEnabled>
 8001fa2:	b998      	cbnz	r0, 8001fcc <HAL_ADC_Init+0x80>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fa4:	4852      	ldr	r0, [pc, #328]	; (80020f0 <HAL_ADC_Init+0x1a4>)
 8001fa6:	f7ff ffc9 	bl	8001f3c <LL_ADC_IsEnabled>
 8001faa:	4603      	mov	r3, r0
 8001fac:	4851      	ldr	r0, [pc, #324]	; (80020f4 <HAL_ADC_Init+0x1a8>)
 8001fae:	f7ff ffc5 	bl	8001f3c <LL_ADC_IsEnabled>
 8001fb2:	4303      	orrs	r3, r0
 8001fb4:	4850      	ldr	r0, [pc, #320]	; (80020f8 <HAL_ADC_Init+0x1ac>)
 8001fb6:	f7ff ffc1 	bl	8001f3c <LL_ADC_IsEnabled>
 8001fba:	4303      	orrs	r3, r0
 8001fbc:	d106      	bne.n	8001fcc <HAL_ADC_Init+0x80>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001fbe:	4a4f      	ldr	r2, [pc, #316]	; (80020fc <HAL_ADC_Init+0x1b0>)
 8001fc0:	6860      	ldr	r0, [r4, #4]
 8001fc2:	6893      	ldr	r3, [r2, #8]
 8001fc4:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001fc8:	4303      	orrs	r3, r0
 8001fca:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8001fcc:	68e0      	ldr	r0, [r4, #12]
 8001fce:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode)  );
 8001fd0:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 8001fd4:	4303      	orrs	r3, r0
 8001fd6:	68a0      	ldr	r0, [r4, #8]
 8001fd8:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001fda:	7e60      	ldrb	r0, [r4, #25]
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fdc:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 8001fde:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001fe2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001fe6:	bf02      	ittt	eq
 8001fe8:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 8001fea:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8001fee:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ff2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001ff4:	b122      	cbz	r2, 8002000 <HAL_ADC_Init+0xb4>
    {
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8001ff6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ff8:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001ffc:	4302      	orrs	r2, r0
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ffe:	4313      	orrs	r3, r2
                 );
    }
    
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 8002000:	6820      	ldr	r0, [r4, #0]
 8002002:	4a3f      	ldr	r2, [pc, #252]	; (8002100 <HAL_ADC_Init+0x1b4>)
 8002004:	68c5      	ldr	r5, [r0, #12]
 8002006:	402a      	ands	r2, r5
 8002008:	4313      	orrs	r3, r2
 800200a:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800200c:	f7ff ff9a 	bl	8001f44 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002010:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	0712      	lsls	r2, r2, #28
 8002016:	d546      	bpl.n	80020a6 <HAL_ADC_Init+0x15a>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002018:	6922      	ldr	r2, [r4, #16]
 800201a:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800201c:	bf05      	ittet	eq
 800201e:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 8002020:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002022:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002024:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8002028:	bf06      	itte	eq
 800202a:	f020 000f 	biceq.w	r0, r0, #15
 800202e:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002030:	f022 020f 	bicne.w	r2, r2, #15
 8002034:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002036:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002038:	f023 0303 	bic.w	r3, r3, #3
 800203c:	f043 0301 	orr.w	r3, r3, #1
 8002040:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8002042:	4608      	mov	r0, r1
 8002044:	b003      	add	sp, #12
 8002046:	bd30      	pop	{r4, r5, pc}
      wait_loop_index--;
 8002048:	9b01      	ldr	r3, [sp, #4]
 800204a:	3b01      	subs	r3, #1
 800204c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 800204e:	9b01      	ldr	r3, [sp, #4]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d1f9      	bne.n	8002048 <HAL_ADC_Init+0xfc>
 8002054:	e78f      	b.n	8001f76 <HAL_ADC_Init+0x2a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002056:	691a      	ldr	r2, [r3, #16]
 8002058:	f022 0201 	bic.w	r2, r2, #1
 800205c:	e045      	b.n	80020ea <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800205e:	f043 0310 	orr.w	r3, r3, #16
 8002062:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8002064:	2101      	movs	r1, #1
 8002066:	e7ec      	b.n	8002042 <HAL_ADC_Init+0xf6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002068:	6883      	ldr	r3, [r0, #8]
 800206a:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800206e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002072:	6083      	str	r3, [r0, #8]
 8002074:	e77c      	b.n	8001f70 <HAL_ADC_Init+0x24>
  MODIFY_REG(ADCx->CR,
 8002076:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002078:	4a22      	ldr	r2, [pc, #136]	; (8002104 <HAL_ADC_Init+0x1b8>)
 800207a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800207e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002082:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002086:	6083      	str	r3, [r0, #8]
 8002088:	4b1f      	ldr	r3, [pc, #124]	; (8002108 <HAL_ADC_Init+0x1bc>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002090:	e7dc      	b.n	800204c <HAL_ADC_Init+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002092:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002094:	f043 0310 	orr.w	r3, r3, #16
 8002098:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800209a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80020a2:	2101      	movs	r1, #1
 80020a4:	e76c      	b.n	8001f80 <HAL_ADC_Init+0x34>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 80020a6:	2800      	cmp	r0, #0
 80020a8:	d1b6      	bne.n	8002018 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80020aa:	68d8      	ldr	r0, [r3, #12]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80020ac:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020b0:	7e25      	ldrb	r5, [r4, #24]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80020b2:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80020b4:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                            |
 80020b8:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80020bc:	f020 0002 	bic.w	r0, r0, #2
 80020c0:	4302      	orrs	r2, r0
 80020c2:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80020c4:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80020c8:	2a01      	cmp	r2, #1
 80020ca:	d1c4      	bne.n	8002056 <HAL_ADC_Init+0x10a>
        MODIFY_REG(hadc->Instance->CFGR2,
 80020cc:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80020ce:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80020d0:	6918      	ldr	r0, [r3, #16]
 80020d2:	432a      	orrs	r2, r5
 80020d4:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	432a      	orrs	r2, r5
 80020dc:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80020de:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80020e2:	432a      	orrs	r2, r5
 80020e4:	f020 0004 	bic.w	r0, r0, #4
 80020e8:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80020ea:	611a      	str	r2, [r3, #16]
 80020ec:	e794      	b.n	8002018 <HAL_ADC_Init+0xcc>
 80020ee:	bf00      	nop
 80020f0:	50040000 	.word	0x50040000
 80020f4:	50040100 	.word	0x50040100
 80020f8:	50040200 	.word	0x50040200
 80020fc:	50040300 	.word	0x50040300
 8002100:	fff0c007 	.word	0xfff0c007
 8002104:	00030d40 	.word	0x00030d40
 8002108:	20000000 	.word	0x20000000

0800210c <HAL_ADC_PollForConversion>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800210c:	4b38      	ldr	r3, [pc, #224]	; (80021f0 <HAL_ADC_PollForConversion+0xe4>)
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800210e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002112:	6945      	ldr	r5, [r0, #20]
 8002114:	689e      	ldr	r6, [r3, #8]
 8002116:	2d08      	cmp	r5, #8
{
 8002118:	4604      	mov	r4, r0
 800211a:	460f      	mov	r7, r1
 800211c:	f006 061f 	and.w	r6, r6, #31
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002120:	d017      	beq.n	8002152 <HAL_ADC_PollForConversion+0x46>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (    (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002122:	2e09      	cmp	r6, #9
 8002124:	d810      	bhi.n	8002148 <HAL_ADC_PollForConversion+0x3c>
 8002126:	f240 2221 	movw	r2, #545	; 0x221
 800212a:	40f2      	lsrs	r2, r6
 800212c:	07d1      	lsls	r1, r2, #31
 800212e:	d50b      	bpl.n	8002148 <HAL_ADC_PollForConversion+0x3c>
         || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
         || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002130:	6803      	ldr	r3, [r0, #0]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	f013 0f01 	tst.w	r3, #1
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002138:	d00a      	beq.n	8002150 <HAL_ADC_PollForConversion+0x44>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800213a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800213c:	f043 0320 	orr.w	r3, r3, #32
 8002140:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8002142:	2001      	movs	r0, #1
 8002144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002148:	689b      	ldr	r3, [r3, #8]
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800214a:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 800214e:	e7f3      	b.n	8002138 <HAL_ADC_PollForConversion+0x2c>
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002150:	2504      	movs	r5, #4
    }
#endif
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002152:	f7ff fecd 	bl	8001ef0 <HAL_GetTick>
 8002156:	4680      	mov	r8, r0
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002158:	6823      	ldr	r3, [r4, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	4215      	tst	r5, r2
 800215e:	d021      	beq.n	80021a4 <HAL_ADC_PollForConversion+0x98>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002160:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002162:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002166:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002168:	68da      	ldr	r2, [r3, #12]
 800216a:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800216e:	d10f      	bne.n	8002190 <HAL_ADC_PollForConversion+0x84>
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(   (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
     && (hadc->Init.ContinuousConvMode == DISABLE)
 8002170:	7e62      	ldrb	r2, [r4, #25]
 8002172:	b96a      	cbnz	r2, 8002190 <HAL_ADC_PollForConversion+0x84>
    )
  {
    /* Check whether end of sequence is reached */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	0710      	lsls	r0, r2, #28
 8002178:	d50a      	bpl.n	8002190 <HAL_ADC_PollForConversion+0x84>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800217a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800217c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002180:	6562      	str	r2, [r4, #84]	; 0x54
      
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002182:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002184:	04d1      	lsls	r1, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002186:	bf5e      	ittt	pl
 8002188:	6d62      	ldrpl	r2, [r4, #84]	; 0x54
 800218a:	f042 0201 	orrpl.w	r2, r2, #1
 800218e:	6562      	strpl	r2, [r4, #84]	; 0x54
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002190:	4a18      	ldr	r2, [pc, #96]	; (80021f4 <HAL_ADC_PollForConversion+0xe8>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d021      	beq.n	80021da <HAL_ADC_PollForConversion+0xce>
       || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
       || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002196:	68d8      	ldr	r0, [r3, #12]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif
  
  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002198:	2d08      	cmp	r5, #8
 800219a:	d117      	bne.n	80021cc <HAL_ADC_PollForConversion+0xc0>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);  
 800219c:	601d      	str	r5, [r3, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800219e:	2000      	movs	r0, #0
 80021a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80021a4:	1c7a      	adds	r2, r7, #1
 80021a6:	d0d8      	beq.n	800215a <HAL_ADC_PollForConversion+0x4e>
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80021a8:	f7ff fea2 	bl	8001ef0 <HAL_GetTick>
 80021ac:	eba0 0008 	sub.w	r0, r0, r8
 80021b0:	4287      	cmp	r7, r0
 80021b2:	d301      	bcc.n	80021b8 <HAL_ADC_PollForConversion+0xac>
 80021b4:	2f00      	cmp	r7, #0
 80021b6:	d1cf      	bne.n	8002158 <HAL_ADC_PollForConversion+0x4c>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80021ba:	f043 0304 	orr.w	r3, r3, #4
 80021be:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 80021c0:	2300      	movs	r3, #0
 80021c2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        return HAL_TIMEOUT;
 80021c6:	2003      	movs	r0, #3
 80021c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80021cc:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 80021d0:	d1e5      	bne.n	800219e <HAL_ADC_PollForConversion+0x92>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80021d2:	220c      	movs	r2, #12
 80021d4:	601a      	str	r2, [r3, #0]
 80021d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021da:	2e09      	cmp	r6, #9
 80021dc:	d805      	bhi.n	80021ea <HAL_ADC_PollForConversion+0xde>
 80021de:	f240 2221 	movw	r2, #545	; 0x221
 80021e2:	fa22 f606 	lsr.w	r6, r2, r6
 80021e6:	07f2      	lsls	r2, r6, #31
 80021e8:	d4d5      	bmi.n	8002196 <HAL_ADC_PollForConversion+0x8a>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80021ea:	4a03      	ldr	r2, [pc, #12]	; (80021f8 <HAL_ADC_PollForConversion+0xec>)
 80021ec:	68d0      	ldr	r0, [r2, #12]
 80021ee:	e7d3      	b.n	8002198 <HAL_ADC_PollForConversion+0x8c>
 80021f0:	50040300 	.word	0x50040300
 80021f4:	50040100 	.word	0x50040100
 80021f8:	50040000 	.word	0x50040000

080021fc <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80021fc:	6803      	ldr	r3, [r0, #0]
 80021fe:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8002200:	4770      	bx	lr
	...

08002204 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002204:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002206:	2300      	movs	r3, #0
 8002208:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800220a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800220e:	2b01      	cmp	r3, #1
{
 8002210:	4605      	mov	r5, r0
 8002212:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8002214:	f000 8187 	beq.w	8002526 <HAL_ADC_ConfigChannel+0x322>
 8002218:	2301      	movs	r3, #1
 800221a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800221e:	6800      	ldr	r0, [r0, #0]
 8002220:	f7ff fe90 	bl	8001f44 <LL_ADC_REG_IsConversionOngoing>
 8002224:	2800      	cmp	r0, #0
 8002226:	f040 8178 	bne.w	800251a <HAL_ADC_ConfigChannel+0x316>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800222a:	684b      	ldr	r3, [r1, #4]
 800222c:	2b05      	cmp	r3, #5
 800222e:	d808      	bhi.n	8002242 <HAL_ADC_ConfigChannel+0x3e>
    {
      switch (sConfig->Rank)
 8002230:	3b02      	subs	r3, #2
 8002232:	2b03      	cmp	r3, #3
 8002234:	d865      	bhi.n	8002302 <HAL_ADC_ConfigChannel+0xfe>
 8002236:	e8df f003 	tbb	[pc, r3]
 800223a:	5d02      	.short	0x5d02
 800223c:	615f      	.short	0x615f
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 800223e:	230c      	movs	r3, #12
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8002240:	6063      	str	r3, [r4, #4]
      }
    }
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002242:	6861      	ldr	r1, [r4, #4]
 8002244:	6828      	ldr	r0, [r5, #0]
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002246:	098e      	lsrs	r6, r1, #6
 8002248:	f100 0730 	add.w	r7, r0, #48	; 0x30
 800224c:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 8002250:	f001 011f 	and.w	r1, r1, #31
 8002254:	231f      	movs	r3, #31
 8002256:	fa03 f201 	lsl.w	r2, r3, r1
 800225a:	59f3      	ldr	r3, [r6, r7]
 800225c:	ea23 0302 	bic.w	r3, r3, r2
 8002260:	6822      	ldr	r2, [r4, #0]
 8002262:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8002266:	408a      	lsls	r2, r1
 8002268:	4313      	orrs	r3, r2
 800226a:	51f3      	str	r3, [r6, r7]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800226c:	f7ff fe6a 	bl	8001f44 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002270:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	0711      	lsls	r1, r2, #28
 8002276:	f140 8158 	bpl.w	800252a <HAL_ADC_ConfigChannel+0x326>
    }
    
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800227a:	6828      	ldr	r0, [r5, #0]
 800227c:	f7ff fe5e 	bl	8001f3c <LL_ADC_IsEnabled>
 8002280:	2800      	cmp	r0, #0
 8002282:	f040 80d7 	bne.w	8002434 <HAL_ADC_ConfigChannel+0x230>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002286:	68e6      	ldr	r6, [r4, #12]
 8002288:	6828      	ldr	r0, [r5, #0]
 800228a:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 800228c:	4ac3      	ldr	r2, [pc, #780]	; (800259c <HAL_ADC_ConfigChannel+0x398>)
 800228e:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 8002292:	f006 0e18 	and.w	lr, r6, #24
 8002296:	f3c3 0712 	ubfx	r7, r3, #0, #19
 800229a:	fa22 f20e 	lsr.w	r2, r2, lr
 800229e:	401a      	ands	r2, r3
 80022a0:	ea21 0107 	bic.w	r1, r1, r7
 80022a4:	430a      	orrs	r2, r1
 80022a6:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      
      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80022aa:	4abd      	ldr	r2, [pc, #756]	; (80025a0 <HAL_ADC_ConfigChannel+0x39c>)
 80022ac:	4296      	cmp	r6, r2
 80022ae:	f040 80c1 	bne.w	8002434 <HAL_ADC_ConfigChannel+0x230>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 80022b2:	2f00      	cmp	r7, #0
 80022b4:	f040 8093 	bne.w	80023de <HAL_ADC_ConfigChannel+0x1da>
 80022b8:	0e9e      	lsrs	r6, r3, #26
 80022ba:	3601      	adds	r6, #1
 80022bc:	f006 021f 	and.w	r2, r6, #31
 80022c0:	2a09      	cmp	r2, #9
 80022c2:	f04f 0101 	mov.w	r1, #1
 80022c6:	ea4f 6686 	mov.w	r6, r6, lsl #26
 80022ca:	f240 80a2 	bls.w	8002412 <HAL_ADC_ConfigChannel+0x20e>
 80022ce:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80022d2:	4091      	lsls	r1, r2
 80022d4:	ea41 0206 	orr.w	r2, r1, r6
 80022d8:	2f00      	cmp	r7, #0
 80022da:	f040 80cb 	bne.w	8002474 <HAL_ADC_ConfigChannel+0x270>
 80022de:	0e9b      	lsrs	r3, r3, #26
 80022e0:	3301      	adds	r3, #1
 80022e2:	f003 031f 	and.w	r3, r3, #31
 80022e6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80022ea:	391e      	subs	r1, #30
 80022ec:	0509      	lsls	r1, r1, #20
 80022ee:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 80022f2:	e09b      	b.n	800242c <HAL_ADC_ConfigChannel+0x228>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 80022f4:	2312      	movs	r3, #18
 80022f6:	e7a3      	b.n	8002240 <HAL_ADC_ConfigChannel+0x3c>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80022f8:	2318      	movs	r3, #24
 80022fa:	e7a1      	b.n	8002240 <HAL_ADC_ConfigChannel+0x3c>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 80022fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002300:	e79e      	b.n	8002240 <HAL_ADC_ConfigChannel+0x3c>
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8002302:	2306      	movs	r3, #6
 8002304:	e79c      	b.n	8002240 <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002306:	f8de 1060 	ldr.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800230a:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800230e:	f3c1 6784 	ubfx	r7, r1, #26, #5
 8002312:	f10e 0664 	add.w	r6, lr, #100	; 0x64
 8002316:	2800      	cmp	r0, #0
 8002318:	d13a      	bne.n	8002390 <HAL_ADC_ConfigChannel+0x18c>
 800231a:	f3c3 6084 	ubfx	r0, r3, #26, #5
 800231e:	4287      	cmp	r7, r0
 8002320:	f040 8128 	bne.w	8002574 <HAL_ADC_ConfigChannel+0x370>
  MODIFY_REG(*preg,
 8002324:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002328:	f8ce 1060 	str.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800232c:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800232e:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 8002332:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8002336:	f3c1 6084 	ubfx	r0, r1, #26, #5
 800233a:	bb9f      	cbnz	r7, 80023a4 <HAL_ADC_ConfigChannel+0x1a0>
 800233c:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8002340:	4283      	cmp	r3, r0
 8002342:	f040 811c 	bne.w	800257e <HAL_ADC_ConfigChannel+0x37a>
  MODIFY_REG(*preg,
 8002346:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800234a:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800234c:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800234e:	6891      	ldr	r1, [r2, #8]
 8002350:	f3c3 0712 	ubfx	r7, r3, #0, #19
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002354:	f102 0608 	add.w	r6, r2, #8
 8002358:	f3c1 6084 	ubfx	r0, r1, #26, #5
 800235c:	bb77      	cbnz	r7, 80023bc <HAL_ADC_ConfigChannel+0x1b8>
 800235e:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8002362:	4283      	cmp	r3, r0
 8002364:	f040 8112 	bne.w	800258c <HAL_ADC_ConfigChannel+0x388>
  MODIFY_REG(*preg,
 8002368:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800236c:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800236e:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002370:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002374:	68d2      	ldr	r2, [r2, #12]
 8002376:	f3c3 0612 	ubfx	r6, r3, #0, #19
 800237a:	f3c2 6184 	ubfx	r1, r2, #26, #5
 800237e:	bb4e      	cbnz	r6, 80023d4 <HAL_ADC_ConfigChannel+0x1d0>
 8002380:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8002384:	428b      	cmp	r3, r1
  MODIFY_REG(*preg,
 8002386:	bf04      	itt	eq
 8002388:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 800238c:	6002      	streq	r2, [r0, #0]
 800238e:	e774      	b.n	800227a <HAL_ADC_ConfigChannel+0x76>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002390:	fa93 f0a3 	rbit	r0, r3
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002394:	fab0 f080 	clz	r0, r0
 8002398:	4287      	cmp	r7, r0
 800239a:	d0c3      	beq.n	8002324 <HAL_ADC_ConfigChannel+0x120>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800239c:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80023a0:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80023a4:	fa93 f3a3 	rbit	r3, r3
 80023a8:	fab3 f383 	clz	r3, r3
 80023ac:	4283      	cmp	r3, r0
 80023ae:	d0ca      	beq.n	8002346 <HAL_ADC_ConfigChannel+0x142>
 80023b0:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80023b2:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023b4:	f102 0608 	add.w	r6, r2, #8
 80023b8:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80023bc:	fa93 f3a3 	rbit	r3, r3
 80023c0:	fab3 f383 	clz	r3, r3
 80023c4:	4283      	cmp	r3, r0
 80023c6:	d0cf      	beq.n	8002368 <HAL_ADC_ConfigChannel+0x164>
 80023c8:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80023cc:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80023ce:	6823      	ldr	r3, [r4, #0]
 80023d0:	f3c2 6184 	ubfx	r1, r2, #26, #5
 80023d4:	fa93 f3a3 	rbit	r3, r3
 80023d8:	fab3 f383 	clz	r3, r3
 80023dc:	e7d2      	b.n	8002384 <HAL_ADC_ConfigChannel+0x180>
 80023de:	fa93 f2a3 	rbit	r2, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 80023e2:	fab2 f282 	clz	r2, r2
 80023e6:	3201      	adds	r2, #1
 80023e8:	f002 021f 	and.w	r2, r2, #31
 80023ec:	2a09      	cmp	r2, #9
 80023ee:	d830      	bhi.n	8002452 <HAL_ADC_ConfigChannel+0x24e>
 80023f0:	fa93 f6a3 	rbit	r6, r3
 80023f4:	fab6 f686 	clz	r6, r6
 80023f8:	3601      	adds	r6, #1
 80023fa:	06b6      	lsls	r6, r6, #26
 80023fc:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8002400:	fa93 f1a3 	rbit	r1, r3
 8002404:	fab1 f181 	clz	r1, r1
 8002408:	3101      	adds	r1, #1
 800240a:	f001 021f 	and.w	r2, r1, #31
 800240e:	2101      	movs	r1, #1
 8002410:	e001      	b.n	8002416 <HAL_ADC_ConfigChannel+0x212>
 8002412:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8002416:	4091      	lsls	r1, r2
 8002418:	ea41 0206 	orr.w	r2, r1, r6
 800241c:	b9a7      	cbnz	r7, 8002448 <HAL_ADC_ConfigChannel+0x244>
 800241e:	0e99      	lsrs	r1, r3, #26
 8002420:	3101      	adds	r1, #1
 8002422:	f001 011f 	and.w	r1, r1, #31
 8002426:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800242a:	0509      	lsls	r1, r1, #20
 800242c:	4311      	orrs	r1, r2
 800242e:	68a2      	ldr	r2, [r4, #8]
 8002430:	f7ff fd72 	bl	8001f18 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */
    
    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002434:	6822      	ldr	r2, [r4, #0]
 8002436:	4b5b      	ldr	r3, [pc, #364]	; (80025a4 <HAL_ADC_ConfigChannel+0x3a0>)
 8002438:	421a      	tst	r2, r3
 800243a:	d120      	bne.n	800247e <HAL_ADC_ConfigChannel+0x27a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800243c:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800243e:	2300      	movs	r3, #0
 8002440:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
  
  /* Return function status */
  return tmp_hal_status;
}
 8002444:	b003      	add	sp, #12
 8002446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002448:	fa93 f1a3 	rbit	r1, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 800244c:	fab1 f181 	clz	r1, r1
 8002450:	e7e6      	b.n	8002420 <HAL_ADC_ConfigChannel+0x21c>
 8002452:	fa93 f2a3 	rbit	r2, r3
 8002456:	fab2 f282 	clz	r2, r2
 800245a:	3201      	adds	r2, #1
 800245c:	0692      	lsls	r2, r2, #26
 800245e:	f002 46f8 	and.w	r6, r2, #2080374784	; 0x7c000000
 8002462:	fa93 f1a3 	rbit	r1, r3
 8002466:	fab1 f181 	clz	r1, r1
 800246a:	3101      	adds	r1, #1
 800246c:	f001 021f 	and.w	r2, r1, #31
 8002470:	2101      	movs	r1, #1
 8002472:	e72e      	b.n	80022d2 <HAL_ADC_ConfigChannel+0xce>
 8002474:	fa93 f3a3 	rbit	r3, r3
 8002478:	fab3 f383 	clz	r3, r3
 800247c:	e730      	b.n	80022e0 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800247e:	494a      	ldr	r1, [pc, #296]	; (80025a8 <HAL_ADC_ConfigChannel+0x3a4>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002480:	4b4a      	ldr	r3, [pc, #296]	; (80025ac <HAL_ADC_ConfigChannel+0x3a8>)
 8002482:	6888      	ldr	r0, [r1, #8]
 8002484:	429a      	cmp	r2, r3
 8002486:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 800248a:	460c      	mov	r4, r1
 800248c:	d11e      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x2c8>
 800248e:	0202      	lsls	r2, r0, #8
 8002490:	d4d4      	bmi.n	800243c <HAL_ADC_ConfigChannel+0x238>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 8002492:	682b      	ldr	r3, [r5, #0]
 8002494:	4a46      	ldr	r2, [pc, #280]	; (80025b0 <HAL_ADC_ConfigChannel+0x3ac>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d003      	beq.n	80024a2 <HAL_ADC_ConfigChannel+0x29e>
 800249a:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800249e:	4293      	cmp	r3, r2
 80024a0:	d1cc      	bne.n	800243c <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80024a2:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80024a4:	4a43      	ldr	r2, [pc, #268]	; (80025b4 <HAL_ADC_ConfigChannel+0x3b0>)
 80024a6:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80024aa:	4333      	orrs	r3, r6
 80024ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80024b0:	60a3      	str	r3, [r4, #8]
 80024b2:	4b41      	ldr	r3, [pc, #260]	; (80025b8 <HAL_ADC_ConfigChannel+0x3b4>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80024ba:	230c      	movs	r3, #12
 80024bc:	4353      	muls	r3, r2
            wait_loop_index--;
 80024be:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0UL)
 80024c0:	9b01      	ldr	r3, [sp, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d0ba      	beq.n	800243c <HAL_ADC_ConfigChannel+0x238>
            wait_loop_index--;
 80024c6:	9b01      	ldr	r3, [sp, #4]
 80024c8:	3b01      	subs	r3, #1
 80024ca:	e7f8      	b.n	80024be <HAL_ADC_ConfigChannel+0x2ba>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80024cc:	4b3b      	ldr	r3, [pc, #236]	; (80025bc <HAL_ADC_ConfigChannel+0x3b8>)
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d111      	bne.n	80024f6 <HAL_ADC_ConfigChannel+0x2f2>
 80024d2:	01c3      	lsls	r3, r0, #7
 80024d4:	d4b2      	bmi.n	800243c <HAL_ADC_ConfigChannel+0x238>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80024d6:	682b      	ldr	r3, [r5, #0]
 80024d8:	4a35      	ldr	r2, [pc, #212]	; (80025b0 <HAL_ADC_ConfigChannel+0x3ac>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d003      	beq.n	80024e6 <HAL_ADC_ConfigChannel+0x2e2>
 80024de:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d1aa      	bne.n	800243c <HAL_ADC_ConfigChannel+0x238>
 80024e6:	68a3      	ldr	r3, [r4, #8]
 80024e8:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80024ec:	4333      	orrs	r3, r6
 80024ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024f2:	60a3      	str	r3, [r4, #8]
 80024f4:	e7a2      	b.n	800243c <HAL_ADC_ConfigChannel+0x238>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80024f6:	4b32      	ldr	r3, [pc, #200]	; (80025c0 <HAL_ADC_ConfigChannel+0x3bc>)
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d19f      	bne.n	800243c <HAL_ADC_ConfigChannel+0x238>
 80024fc:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8002500:	d19c      	bne.n	800243c <HAL_ADC_ConfigChannel+0x238>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002502:	682a      	ldr	r2, [r5, #0]
 8002504:	4b2a      	ldr	r3, [pc, #168]	; (80025b0 <HAL_ADC_ConfigChannel+0x3ac>)
 8002506:	429a      	cmp	r2, r3
 8002508:	d198      	bne.n	800243c <HAL_ADC_ConfigChannel+0x238>
 800250a:	688b      	ldr	r3, [r1, #8]
 800250c:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8002510:	4333      	orrs	r3, r6
 8002512:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002516:	608b      	str	r3, [r1, #8]
 8002518:	e791      	b.n	800243e <HAL_ADC_ConfigChannel+0x23a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800251a:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 800251c:	f042 0220 	orr.w	r2, r2, #32
 8002520:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8002522:	4618      	mov	r0, r3
 8002524:	e78b      	b.n	800243e <HAL_ADC_ConfigChannel+0x23a>
  __HAL_LOCK(hadc);
 8002526:	2002      	movs	r0, #2
 8002528:	e78c      	b.n	8002444 <HAL_ADC_ConfigChannel+0x240>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 800252a:	2800      	cmp	r0, #0
 800252c:	f47f aea5 	bne.w	800227a <HAL_ADC_ConfigChannel+0x76>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002530:	68a2      	ldr	r2, [r4, #8]
 8002532:	6821      	ldr	r1, [r4, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff fcef 	bl	8001f18 <LL_ADC_SetChannelSamplingTime>
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800253a:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800253c:	f8d5 e000 	ldr.w	lr, [r5]
 8002540:	6823      	ldr	r3, [r4, #0]
 8002542:	f8de 100c 	ldr.w	r1, [lr, #12]
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002546:	2e04      	cmp	r6, #4
 8002548:	f10e 0260 	add.w	r2, lr, #96	; 0x60
 800254c:	f43f aedb 	beq.w	8002306 <HAL_ADC_ConfigChannel+0x102>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002550:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8002554:	0048      	lsls	r0, r1, #1
 8002556:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8002558:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
 800255c:	4081      	lsls	r1, r0
 800255e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002562:	4319      	orrs	r1, r3
 8002564:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 8002568:	4b16      	ldr	r3, [pc, #88]	; (80025c4 <HAL_ADC_ConfigChannel+0x3c0>)
 800256a:	4003      	ands	r3, r0
 800256c:	4319      	orrs	r1, r3
 800256e:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
 8002572:	e682      	b.n	800227a <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002574:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002578:	f3c1 6084 	ubfx	r0, r1, #26, #5
 800257c:	e6de      	b.n	800233c <HAL_ADC_ConfigChannel+0x138>
 800257e:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002580:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002582:	f102 0608 	add.w	r6, r2, #8
 8002586:	f3c1 6084 	ubfx	r0, r1, #26, #5
 800258a:	e6e8      	b.n	800235e <HAL_ADC_ConfigChannel+0x15a>
 800258c:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002590:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8002598:	e6f2      	b.n	8002380 <HAL_ADC_ConfigChannel+0x17c>
 800259a:	bf00      	nop
 800259c:	0007ffff 	.word	0x0007ffff
 80025a0:	407f0000 	.word	0x407f0000
 80025a4:	80080000 	.word	0x80080000
 80025a8:	50040300 	.word	0x50040300
 80025ac:	c7520000 	.word	0xc7520000
 80025b0:	50040000 	.word	0x50040000
 80025b4:	00030d40 	.word	0x00030d40
 80025b8:	20000000 	.word	0x20000000
 80025bc:	cb840000 	.word	0xcb840000
 80025c0:	80000001 	.word	0x80000001
 80025c4:	03fff000 	.word	0x03fff000

080025c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80025c8:	b570      	push	{r4, r5, r6, lr}
 80025ca:	4604      	mov	r4, r0
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025cc:	6800      	ldr	r0, [r0, #0]
 80025ce:	f7ff fcb5 	bl	8001f3c <LL_ADC_IsEnabled>
 80025d2:	b108      	cbz	r0, 80025d8 <ADC_Enable+0x10>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80025d4:	2000      	movs	r0, #0
 80025d6:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80025d8:	6822      	ldr	r2, [r4, #0]
 80025da:	4b15      	ldr	r3, [pc, #84]	; (8002630 <ADC_Enable+0x68>)
 80025dc:	6891      	ldr	r1, [r2, #8]
 80025de:	4219      	tst	r1, r3
 80025e0:	d009      	beq.n	80025f6 <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025e2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80025e4:	f043 0310 	orr.w	r3, r3, #16
 80025e8:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80025ec:	f043 0301 	orr.w	r3, r3, #1
 80025f0:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 80025f2:	2001      	movs	r0, #1
 80025f4:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 80025f6:	6893      	ldr	r3, [r2, #8]
 80025f8:	4d0e      	ldr	r5, [pc, #56]	; (8002634 <ADC_Enable+0x6c>)
 80025fa:	402b      	ands	r3, r5
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8002602:	f7ff fc75 	bl	8001ef0 <HAL_GetTick>
 8002606:	4606      	mov	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002608:	6820      	ldr	r0, [r4, #0]
 800260a:	6803      	ldr	r3, [r0, #0]
 800260c:	07db      	lsls	r3, r3, #31
 800260e:	d4e1      	bmi.n	80025d4 <ADC_Enable+0xc>
      if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002610:	f7ff fc94 	bl	8001f3c <LL_ADC_IsEnabled>
 8002614:	b928      	cbnz	r0, 8002622 <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 8002616:	6822      	ldr	r2, [r4, #0]
 8002618:	6893      	ldr	r3, [r2, #8]
 800261a:	402b      	ands	r3, r5
 800261c:	f043 0301 	orr.w	r3, r3, #1
 8002620:	6093      	str	r3, [r2, #8]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002622:	f7ff fc65 	bl	8001ef0 <HAL_GetTick>
 8002626:	1b80      	subs	r0, r0, r6
 8002628:	2802      	cmp	r0, #2
 800262a:	d9ed      	bls.n	8002608 <ADC_Enable+0x40>
 800262c:	e7d9      	b.n	80025e2 <ADC_Enable+0x1a>
 800262e:	bf00      	nop
 8002630:	8000003f 	.word	0x8000003f
 8002634:	7fffffc0 	.word	0x7fffffc0

08002638 <HAL_ADC_Start>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002638:	4b35      	ldr	r3, [pc, #212]	; (8002710 <HAL_ADC_Start+0xd8>)
{
 800263a:	b570      	push	{r4, r5, r6, lr}
 800263c:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800263e:	6800      	ldr	r0, [r0, #0]
 8002640:	689e      	ldr	r6, [r3, #8]
 8002642:	f7ff fc7f 	bl	8001f44 <LL_ADC_REG_IsConversionOngoing>
 8002646:	4605      	mov	r5, r0
 8002648:	2800      	cmp	r0, #0
 800264a:	d15a      	bne.n	8002702 <HAL_ADC_Start+0xca>
    __HAL_LOCK(hadc);
 800264c:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8002650:	2b01      	cmp	r3, #1
 8002652:	d056      	beq.n	8002702 <HAL_ADC_Start+0xca>
 8002654:	2301      	movs	r3, #1
 8002656:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 800265a:	4620      	mov	r0, r4
 800265c:	f7ff ffb4 	bl	80025c8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002660:	2800      	cmp	r0, #0
 8002662:	d14b      	bne.n	80026fc <HAL_ADC_Start+0xc4>
      ADC_STATE_CLR_SET(hadc->State,
 8002664:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002666:	4a2b      	ldr	r2, [pc, #172]	; (8002714 <HAL_ADC_Start+0xdc>)
      ADC_STATE_CLR_SET(hadc->State,
 8002668:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800266c:	f023 0301 	bic.w	r3, r3, #1
 8002670:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002674:	6563      	str	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002676:	6823      	ldr	r3, [r4, #0]
 8002678:	4293      	cmp	r3, r2
 800267a:	f006 061f 	and.w	r6, r6, #31
 800267e:	d042      	beq.n	8002706 <HAL_ADC_Start+0xce>
 8002680:	461d      	mov	r5, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002682:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002684:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002688:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800268a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800268c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002690:	bf1c      	itt	ne
 8002692:	6da2      	ldrne	r2, [r4, #88]	; 0x58
 8002694:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc); 
 8002698:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800269a:	221c      	movs	r2, #28
 800269c:	601a      	str	r2, [r3, #0]
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800269e:	42ab      	cmp	r3, r5
      __HAL_UNLOCK(hadc);
 80026a0:	f04f 0200 	mov.w	r2, #0
 80026a4:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026a8:	d008      	beq.n	80026bc <HAL_ADC_Start+0x84>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026aa:	2e09      	cmp	r6, #9
 80026ac:	bf9d      	ittte	ls
 80026ae:	f240 2221 	movwls	r2, #545	; 0x221
 80026b2:	40f2      	lsrls	r2, r6
 80026b4:	43d2      	mvnls	r2, r2
 80026b6:	2201      	movhi	r2, #1
 80026b8:	07d1      	lsls	r1, r2, #31
 80026ba:	d411      	bmi.n	80026e0 <HAL_ADC_Start+0xa8>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80026bc:	68da      	ldr	r2, [r3, #12]
 80026be:	0192      	lsls	r2, r2, #6
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026c0:	bf41      	itttt	mi
 80026c2:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80026c4:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80026c8:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80026cc:	6562      	strmi	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80026d4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80026d8:	f042 0204 	orr.w	r2, r2, #4
 80026dc:	609a      	str	r2, [r3, #8]
 80026de:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026e6:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80026e8:	68eb      	ldr	r3, [r5, #12]
 80026ea:	019b      	lsls	r3, r3, #6
 80026ec:	d50f      	bpl.n	800270e <HAL_ADC_Start+0xd6>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026ee:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026f0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80026f8:	6563      	str	r3, [r4, #84]	; 0x54
 80026fa:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 80026fc:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8002700:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8002702:	2002      	movs	r0, #2
 8002704:	bd70      	pop	{r4, r5, r6, pc}
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002706:	4d04      	ldr	r5, [pc, #16]	; (8002718 <HAL_ADC_Start+0xe0>)
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002708:	2e00      	cmp	r6, #0
 800270a:	d0ba      	beq.n	8002682 <HAL_ADC_Start+0x4a>
 800270c:	e7bd      	b.n	800268a <HAL_ADC_Start+0x52>
}
 800270e:	bd70      	pop	{r4, r5, r6, pc}
 8002710:	50040300 	.word	0x50040300
 8002714:	50040100 	.word	0x50040100
 8002718:	50040000 	.word	0x50040000

0800271c <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800271c:	6880      	ldr	r0, [r0, #8]
}
 800271e:	f000 0001 	and.w	r0, r0, #1
 8002722:	4770      	bx	lr

08002724 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002724:	6880      	ldr	r0, [r0, #8]
}
 8002726:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800272a:	4770      	bx	lr

0800272c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800272c:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800272e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8002732:	2b01      	cmp	r3, #1
{
 8002734:	b09b      	sub	sp, #108	; 0x6c
 8002736:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8002738:	d066      	beq.n	8002808 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 800273a:	2301      	movs	r3, #1
 800273c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002740:	4b32      	ldr	r3, [pc, #200]	; (800280c <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8002742:	6800      	ldr	r0, [r0, #0]
 8002744:	4298      	cmp	r0, r3
 8002746:	bf0c      	ite	eq
 8002748:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 800274c:	2300      	movne	r3, #0
 800274e:	9301      	str	r3, [sp, #4]
  
  if (tmphadcSlave.Instance == NULL)
 8002750:	9801      	ldr	r0, [sp, #4]
 8002752:	b940      	cbnz	r0, 8002766 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002754:	6d53      	ldr	r3, [r2, #84]	; 0x54
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002756:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800275a:	f043 0320 	orr.w	r3, r3, #32
 800275e:	6553      	str	r3, [r2, #84]	; 0x54
    
    return HAL_ERROR;
 8002760:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
} 
 8002762:	b01b      	add	sp, #108	; 0x6c
 8002764:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002766:	f7ff ffdd 	bl	8002724 <LL_ADC_REG_IsConversionOngoing>
 800276a:	4603      	mov	r3, r0
  if ( (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) 
 800276c:	6810      	ldr	r0, [r2, #0]
 800276e:	f7ff ffd9 	bl	8002724 <LL_ADC_REG_IsConversionOngoing>
 8002772:	2800      	cmp	r0, #0
 8002774:	d142      	bne.n	80027fc <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    && (tmphadcSlave_conversion_on_going == 0UL) )
 8002776:	2b00      	cmp	r3, #0
 8002778:	d140      	bne.n	80027fc <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800277a:	680b      	ldr	r3, [r1, #0]
 800277c:	4c24      	ldr	r4, [pc, #144]	; (8002810 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 800277e:	b333      	cbz	r3, 80027ce <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, 
 8002780:	68a3      	ldr	r3, [r4, #8]
 8002782:	6848      	ldr	r0, [r1, #4]
 8002784:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002788:	4303      	orrs	r3, r0
 800278a:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 800278e:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 8002792:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002794:	481d      	ldr	r0, [pc, #116]	; (800280c <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8002796:	f7ff ffc1 	bl	800271c <LL_ADC_IsEnabled>
 800279a:	4603      	mov	r3, r0
 800279c:	481d      	ldr	r0, [pc, #116]	; (8002814 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 800279e:	f7ff ffbd 	bl	800271c <LL_ADC_IsEnabled>
 80027a2:	4303      	orrs	r3, r0
 80027a4:	481c      	ldr	r0, [pc, #112]	; (8002818 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 80027a6:	f7ff ffb9 	bl	800271c <LL_ADC_IsEnabled>
 80027aa:	4318      	orrs	r0, r3
 80027ac:	d004      	beq.n	80027b8 <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027ae:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80027b0:	2300      	movs	r3, #0
 80027b2:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 80027b6:	e7d4      	b.n	8002762 <HAL_ADCEx_MultiModeConfigChannel+0x36>
          MODIFY_REG(tmpADC_Common->CCR,
 80027b8:	680b      	ldr	r3, [r1, #0]
 80027ba:	68a5      	ldr	r5, [r4, #8]
 80027bc:	6889      	ldr	r1, [r1, #8]
 80027be:	430b      	orrs	r3, r1
 80027c0:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 80027c4:	f021 010f 	bic.w	r1, r1, #15
 80027c8:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80027ca:	60a3      	str	r3, [r4, #8]
 80027cc:	e7f0      	b.n	80027b0 <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80027ce:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027d0:	480e      	ldr	r0, [pc, #56]	; (800280c <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80027d2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80027d6:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027d8:	f7ff ffa0 	bl	800271c <LL_ADC_IsEnabled>
 80027dc:	4603      	mov	r3, r0
 80027de:	480d      	ldr	r0, [pc, #52]	; (8002814 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 80027e0:	f7ff ff9c 	bl	800271c <LL_ADC_IsEnabled>
 80027e4:	4303      	orrs	r3, r0
 80027e6:	480c      	ldr	r0, [pc, #48]	; (8002818 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 80027e8:	f7ff ff98 	bl	800271c <LL_ADC_IsEnabled>
 80027ec:	4318      	orrs	r0, r3
 80027ee:	d1de      	bne.n	80027ae <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80027f0:	68a3      	ldr	r3, [r4, #8]
 80027f2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80027f6:	f023 030f 	bic.w	r3, r3, #15
 80027fa:	e7e6      	b.n	80027ca <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027fc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80027fe:	f043 0320 	orr.w	r3, r3, #32
 8002802:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8002804:	2001      	movs	r0, #1
 8002806:	e7d3      	b.n	80027b0 <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 8002808:	2002      	movs	r0, #2
 800280a:	e7aa      	b.n	8002762 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800280c:	50040000 	.word	0x50040000
 8002810:	50040300 	.word	0x50040300
 8002814:	50040100 	.word	0x50040100
 8002818:	50040200 	.word	0x50040200

0800281c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800281c:	4a07      	ldr	r2, [pc, #28]	; (800283c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800281e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002820:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002824:	041b      	lsls	r3, r3, #16
 8002826:	0c1b      	lsrs	r3, r3, #16
 8002828:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800282c:	0200      	lsls	r0, r0, #8
 800282e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002832:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8002836:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002838:	60d3      	str	r3, [r2, #12]
 800283a:	4770      	bx	lr
 800283c:	e000ed00 	.word	0xe000ed00

08002840 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002840:	4b17      	ldr	r3, [pc, #92]	; (80028a0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002842:	b530      	push	{r4, r5, lr}
 8002844:	68dc      	ldr	r4, [r3, #12]
 8002846:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800284a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800284e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002850:	2b04      	cmp	r3, #4
 8002852:	bf28      	it	cs
 8002854:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002856:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002858:	f04f 0501 	mov.w	r5, #1
 800285c:	fa05 f303 	lsl.w	r3, r5, r3
 8002860:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002864:	bf8c      	ite	hi
 8002866:	3c03      	subhi	r4, #3
 8002868:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800286a:	4019      	ands	r1, r3
 800286c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800286e:	fa05 f404 	lsl.w	r4, r5, r4
 8002872:	3c01      	subs	r4, #1
 8002874:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8002876:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002878:	ea42 0201 	orr.w	r2, r2, r1
 800287c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002880:	bfaf      	iteee	ge
 8002882:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002886:	f000 000f 	andlt.w	r0, r0, #15
 800288a:	4b06      	ldrlt	r3, [pc, #24]	; (80028a4 <HAL_NVIC_SetPriority+0x64>)
 800288c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800288e:	bfa5      	ittet	ge
 8002890:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8002894:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002896:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002898:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800289c:	bd30      	pop	{r4, r5, pc}
 800289e:	bf00      	nop
 80028a0:	e000ed00 	.word	0xe000ed00
 80028a4:	e000ed14 	.word	0xe000ed14

080028a8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028a8:	3801      	subs	r0, #1
 80028aa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80028ae:	d20a      	bcs.n	80028c6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028b0:	4b06      	ldr	r3, [pc, #24]	; (80028cc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b2:	4a07      	ldr	r2, [pc, #28]	; (80028d0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028b4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b6:	21f0      	movs	r1, #240	; 0xf0
 80028b8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028bc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028be:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028c0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028c2:	601a      	str	r2, [r3, #0]
 80028c4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80028c6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	e000e010 	.word	0xe000e010
 80028d0:	e000ed00 	.word	0xe000ed00

080028d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028d8:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028da:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028dc:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002a88 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80028e0:	4c67      	ldr	r4, [pc, #412]	; (8002a80 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028e2:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 80028e4:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028e6:	9a01      	ldr	r2, [sp, #4]
 80028e8:	40da      	lsrs	r2, r3
 80028ea:	d102      	bne.n	80028f2 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 80028ec:	b005      	add	sp, #20
 80028ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028f2:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 80028f4:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028f6:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 80028f8:	ea12 0e06 	ands.w	lr, r2, r6
 80028fc:	f000 80b1 	beq.w	8002a62 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002900:	684a      	ldr	r2, [r1, #4]
 8002902:	f022 0710 	bic.w	r7, r2, #16
 8002906:	2f02      	cmp	r7, #2
 8002908:	d116      	bne.n	8002938 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 800290a:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800290e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002912:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8002916:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800291a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800291e:	f04f 0c0f 	mov.w	ip, #15
 8002922:	fa0c fc0a 	lsl.w	ip, ip, sl
 8002926:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800292a:	690d      	ldr	r5, [r1, #16]
 800292c:	fa05 f50a 	lsl.w	r5, r5, sl
 8002930:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8002934:	f8c9 5020 	str.w	r5, [r9, #32]
 8002938:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800293c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800293e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002942:	fa05 f50c 	lsl.w	r5, r5, ip
 8002946:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002948:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800294c:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002950:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002954:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002956:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800295a:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800295c:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002960:	d811      	bhi.n	8002986 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8002962:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002964:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002968:	68cf      	ldr	r7, [r1, #12]
 800296a:	fa07 f70c 	lsl.w	r7, r7, ip
 800296e:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8002972:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002974:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002976:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800297a:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800297e:	409f      	lsls	r7, r3
 8002980:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8002984:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002986:	f1ba 0f03 	cmp.w	sl, #3
 800298a:	d107      	bne.n	800299c <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 800298c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800298e:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002992:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8002996:	409f      	lsls	r7, r3
 8002998:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 800299a:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 800299c:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800299e:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80029a0:	688e      	ldr	r6, [r1, #8]
 80029a2:	fa06 f60c 	lsl.w	r6, r6, ip
 80029a6:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 80029a8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029aa:	00d5      	lsls	r5, r2, #3
 80029ac:	d559      	bpl.n	8002a62 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ae:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80029b2:	f045 0501 	orr.w	r5, r5, #1
 80029b6:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 80029ba:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80029be:	f023 0603 	bic.w	r6, r3, #3
 80029c2:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80029c6:	f005 0501 	and.w	r5, r5, #1
 80029ca:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80029ce:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80029d0:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029d4:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 80029d6:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80029d8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80029dc:	270f      	movs	r7, #15
 80029de:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80029e2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80029e6:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80029ea:	d03c      	beq.n	8002a66 <HAL_GPIO_Init+0x192>
 80029ec:	4d25      	ldr	r5, [pc, #148]	; (8002a84 <HAL_GPIO_Init+0x1b0>)
 80029ee:	42a8      	cmp	r0, r5
 80029f0:	d03b      	beq.n	8002a6a <HAL_GPIO_Init+0x196>
 80029f2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80029f6:	42a8      	cmp	r0, r5
 80029f8:	d039      	beq.n	8002a6e <HAL_GPIO_Init+0x19a>
 80029fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80029fe:	42a8      	cmp	r0, r5
 8002a00:	d037      	beq.n	8002a72 <HAL_GPIO_Init+0x19e>
 8002a02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a06:	42a8      	cmp	r0, r5
 8002a08:	d035      	beq.n	8002a76 <HAL_GPIO_Init+0x1a2>
 8002a0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a0e:	42a8      	cmp	r0, r5
 8002a10:	d033      	beq.n	8002a7a <HAL_GPIO_Init+0x1a6>
 8002a12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a16:	42a8      	cmp	r0, r5
 8002a18:	bf14      	ite	ne
 8002a1a:	2507      	movne	r5, #7
 8002a1c:	2506      	moveq	r5, #6
 8002a1e:	fa05 f50c 	lsl.w	r5, r5, ip
 8002a22:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a24:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8002a26:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8002a28:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a2c:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 8002a2e:	bf54      	ite	pl
 8002a30:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8002a32:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8002a36:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8002a38:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a3a:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8002a3c:	bf54      	ite	pl
 8002a3e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8002a40:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8002a44:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8002a46:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a48:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8002a4a:	bf54      	ite	pl
 8002a4c:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8002a4e:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8002a52:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8002a54:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a56:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8002a58:	bf54      	ite	pl
 8002a5a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8002a5c:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8002a60:	60e5      	str	r5, [r4, #12]
    position++;
 8002a62:	3301      	adds	r3, #1
 8002a64:	e73f      	b.n	80028e6 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a66:	2500      	movs	r5, #0
 8002a68:	e7d9      	b.n	8002a1e <HAL_GPIO_Init+0x14a>
 8002a6a:	2501      	movs	r5, #1
 8002a6c:	e7d7      	b.n	8002a1e <HAL_GPIO_Init+0x14a>
 8002a6e:	2502      	movs	r5, #2
 8002a70:	e7d5      	b.n	8002a1e <HAL_GPIO_Init+0x14a>
 8002a72:	2503      	movs	r5, #3
 8002a74:	e7d3      	b.n	8002a1e <HAL_GPIO_Init+0x14a>
 8002a76:	2504      	movs	r5, #4
 8002a78:	e7d1      	b.n	8002a1e <HAL_GPIO_Init+0x14a>
 8002a7a:	2505      	movs	r5, #5
 8002a7c:	e7cf      	b.n	8002a1e <HAL_GPIO_Init+0x14a>
 8002a7e:	bf00      	nop
 8002a80:	40010400 	.word	0x40010400
 8002a84:	48000400 	.word	0x48000400
 8002a88:	40021000 	.word	0x40021000

08002a8c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002a8c:	6903      	ldr	r3, [r0, #16]
 8002a8e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002a90:	bf14      	ite	ne
 8002a92:	2001      	movne	r0, #1
 8002a94:	2000      	moveq	r0, #0
 8002a96:	4770      	bx	lr

08002a98 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a98:	b10a      	cbz	r2, 8002a9e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a9a:	6181      	str	r1, [r0, #24]
 8002a9c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a9e:	6281      	str	r1, [r0, #40]	; 0x28
 8002aa0:	4770      	bx	lr

08002aa2 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002aa2:	6803      	ldr	r3, [r0, #0]
 8002aa4:	699a      	ldr	r2, [r3, #24]
 8002aa6:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8002aa8:	bf44      	itt	mi
 8002aaa:	2200      	movmi	r2, #0
 8002aac:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002aae:	699a      	ldr	r2, [r3, #24]
 8002ab0:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ab2:	bf5e      	ittt	pl
 8002ab4:	699a      	ldrpl	r2, [r3, #24]
 8002ab6:	f042 0201 	orrpl.w	r2, r2, #1
 8002aba:	619a      	strpl	r2, [r3, #24]
 8002abc:	4770      	bx	lr

08002abe <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002abe:	b530      	push	{r4, r5, lr}
 8002ac0:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002ac2:	6805      	ldr	r5, [r0, #0]
 8002ac4:	4323      	orrs	r3, r4
 8002ac6:	0d64      	lsrs	r4, r4, #21
 8002ac8:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8002acc:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8002ad0:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8002ad4:	6868      	ldr	r0, [r5, #4]
 8002ad6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8002ada:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8002ade:	4319      	orrs	r1, r3
 8002ae0:	f044 0403 	orr.w	r4, r4, #3
 8002ae4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002ae8:	ea20 0404 	bic.w	r4, r0, r4
 8002aec:	4321      	orrs	r1, r4
 8002aee:	6069      	str	r1, [r5, #4]
 8002af0:	bd30      	pop	{r4, r5, pc}

08002af2 <I2C_WaitOnFlagUntilTimeout>:
{
 8002af2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002af6:	9f06      	ldr	r7, [sp, #24]
 8002af8:	4604      	mov	r4, r0
 8002afa:	4688      	mov	r8, r1
 8002afc:	4616      	mov	r6, r2
 8002afe:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b00:	6822      	ldr	r2, [r4, #0]
 8002b02:	6993      	ldr	r3, [r2, #24]
 8002b04:	ea38 0303 	bics.w	r3, r8, r3
 8002b08:	bf0c      	ite	eq
 8002b0a:	2301      	moveq	r3, #1
 8002b0c:	2300      	movne	r3, #0
 8002b0e:	42b3      	cmp	r3, r6
 8002b10:	d002      	beq.n	8002b18 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8002b12:	2000      	movs	r0, #0
}
 8002b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002b18:	1c6b      	adds	r3, r5, #1
 8002b1a:	d0f2      	beq.n	8002b02 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b1c:	f7ff f9e8 	bl	8001ef0 <HAL_GetTick>
 8002b20:	1bc0      	subs	r0, r0, r7
 8002b22:	4285      	cmp	r5, r0
 8002b24:	d301      	bcc.n	8002b2a <I2C_WaitOnFlagUntilTimeout+0x38>
 8002b26:	2d00      	cmp	r5, #0
 8002b28:	d1ea      	bne.n	8002b00 <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b2a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b2c:	f043 0320 	orr.w	r3, r3, #32
 8002b30:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002b32:	2320      	movs	r3, #32
 8002b34:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002b3e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002b42:	2001      	movs	r0, #1
 8002b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002b48 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b48:	6803      	ldr	r3, [r0, #0]
{
 8002b4a:	b570      	push	{r4, r5, r6, lr}
 8002b4c:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b4e:	6998      	ldr	r0, [r3, #24]
 8002b50:	f010 0010 	ands.w	r0, r0, #16
{
 8002b54:	460d      	mov	r5, r1
 8002b56:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b58:	d116      	bne.n	8002b88 <I2C_IsAcknowledgeFailed+0x40>
 8002b5a:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8002b5c:	1c69      	adds	r1, r5, #1
 8002b5e:	d014      	beq.n	8002b8a <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b60:	f7ff f9c6 	bl	8001ef0 <HAL_GetTick>
 8002b64:	1b80      	subs	r0, r0, r6
 8002b66:	4285      	cmp	r5, r0
 8002b68:	d300      	bcc.n	8002b6c <I2C_IsAcknowledgeFailed+0x24>
 8002b6a:	b96d      	cbnz	r5, 8002b88 <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b6c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b6e:	f043 0320 	orr.w	r3, r3, #32
 8002b72:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002b74:	2320      	movs	r3, #32
 8002b76:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8002b80:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8002b84:	2001      	movs	r0, #1
}
 8002b86:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b88:	6823      	ldr	r3, [r4, #0]
 8002b8a:	6999      	ldr	r1, [r3, #24]
 8002b8c:	068a      	lsls	r2, r1, #26
 8002b8e:	d5e5      	bpl.n	8002b5c <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b90:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b92:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b94:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8002b96:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b98:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8002b9a:	f7ff ff82 	bl	8002aa2 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8002b9e:	6822      	ldr	r2, [r4, #0]
 8002ba0:	6853      	ldr	r3, [r2, #4]
 8002ba2:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8002ba6:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8002baa:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8002bae:	f023 0301 	bic.w	r3, r3, #1
 8002bb2:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002bb4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002bb6:	f043 0304 	orr.w	r3, r3, #4
 8002bba:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002bbc:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 8002bc0:	e7db      	b.n	8002b7a <I2C_IsAcknowledgeFailed+0x32>

08002bc2 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8002bc2:	b570      	push	{r4, r5, r6, lr}
 8002bc4:	4604      	mov	r4, r0
 8002bc6:	460d      	mov	r5, r1
 8002bc8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002bca:	6823      	ldr	r3, [r4, #0]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	079b      	lsls	r3, r3, #30
 8002bd0:	d501      	bpl.n	8002bd6 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bd6:	4632      	mov	r2, r6
 8002bd8:	4629      	mov	r1, r5
 8002bda:	4620      	mov	r0, r4
 8002bdc:	f7ff ffb4 	bl	8002b48 <I2C_IsAcknowledgeFailed>
 8002be0:	b9a0      	cbnz	r0, 8002c0c <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 8002be2:	1c6a      	adds	r2, r5, #1
 8002be4:	d0f1      	beq.n	8002bca <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002be6:	f7ff f983 	bl	8001ef0 <HAL_GetTick>
 8002bea:	1b80      	subs	r0, r0, r6
 8002bec:	4285      	cmp	r5, r0
 8002bee:	d301      	bcc.n	8002bf4 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8002bf0:	2d00      	cmp	r5, #0
 8002bf2:	d1ea      	bne.n	8002bca <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bf4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002bf6:	f043 0320 	orr.w	r3, r3, #32
 8002bfa:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002bfc:	2320      	movs	r3, #32
 8002bfe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c02:	2300      	movs	r3, #0
 8002c04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002c08:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8002c0c:	2001      	movs	r0, #1
}
 8002c0e:	bd70      	pop	{r4, r5, r6, pc}

08002c10 <I2C_RequestMemoryWrite>:
{
 8002c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c12:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8002c14:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002c16:	4b16      	ldr	r3, [pc, #88]	; (8002c70 <I2C_RequestMemoryWrite+0x60>)
 8002c18:	9300      	str	r3, [sp, #0]
{
 8002c1a:	4605      	mov	r5, r0
 8002c1c:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002c1e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c22:	b2fa      	uxtb	r2, r7
 8002c24:	f7ff ff4b 	bl	8002abe <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c28:	4632      	mov	r2, r6
 8002c2a:	9908      	ldr	r1, [sp, #32]
 8002c2c:	4628      	mov	r0, r5
 8002c2e:	f7ff ffc8 	bl	8002bc2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c32:	b110      	cbz	r0, 8002c3a <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 8002c34:	2001      	movs	r0, #1
}
 8002c36:	b003      	add	sp, #12
 8002c38:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c3a:	2f01      	cmp	r7, #1
 8002c3c:	682b      	ldr	r3, [r5, #0]
 8002c3e:	d10c      	bne.n	8002c5a <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c40:	b2e4      	uxtb	r4, r4
 8002c42:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002c44:	9b08      	ldr	r3, [sp, #32]
 8002c46:	9600      	str	r6, [sp, #0]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	2180      	movs	r1, #128	; 0x80
 8002c4c:	4628      	mov	r0, r5
 8002c4e:	f7ff ff50 	bl	8002af2 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8002c52:	3000      	adds	r0, #0
 8002c54:	bf18      	it	ne
 8002c56:	2001      	movne	r0, #1
 8002c58:	e7ed      	b.n	8002c36 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c5a:	0a22      	lsrs	r2, r4, #8
 8002c5c:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c5e:	9908      	ldr	r1, [sp, #32]
 8002c60:	4632      	mov	r2, r6
 8002c62:	4628      	mov	r0, r5
 8002c64:	f7ff ffad 	bl	8002bc2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c68:	2800      	cmp	r0, #0
 8002c6a:	d1e3      	bne.n	8002c34 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c6c:	682b      	ldr	r3, [r5, #0]
 8002c6e:	e7e7      	b.n	8002c40 <I2C_RequestMemoryWrite+0x30>
 8002c70:	80002000 	.word	0x80002000

08002c74 <I2C_RequestMemoryRead>:
{
 8002c74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c76:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8002c78:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002c7a:	4b16      	ldr	r3, [pc, #88]	; (8002cd4 <I2C_RequestMemoryRead+0x60>)
 8002c7c:	9300      	str	r3, [sp, #0]
{
 8002c7e:	4605      	mov	r5, r0
 8002c80:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002c82:	2300      	movs	r3, #0
 8002c84:	b2fa      	uxtb	r2, r7
 8002c86:	f7ff ff1a 	bl	8002abe <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c8a:	4632      	mov	r2, r6
 8002c8c:	9908      	ldr	r1, [sp, #32]
 8002c8e:	4628      	mov	r0, r5
 8002c90:	f7ff ff97 	bl	8002bc2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c94:	b110      	cbz	r0, 8002c9c <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8002c96:	2001      	movs	r0, #1
}
 8002c98:	b003      	add	sp, #12
 8002c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c9c:	2f01      	cmp	r7, #1
 8002c9e:	682b      	ldr	r3, [r5, #0]
 8002ca0:	d10c      	bne.n	8002cbc <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ca2:	b2e4      	uxtb	r4, r4
 8002ca4:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002ca6:	9b08      	ldr	r3, [sp, #32]
 8002ca8:	9600      	str	r6, [sp, #0]
 8002caa:	2200      	movs	r2, #0
 8002cac:	2140      	movs	r1, #64	; 0x40
 8002cae:	4628      	mov	r0, r5
 8002cb0:	f7ff ff1f 	bl	8002af2 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8002cb4:	3000      	adds	r0, #0
 8002cb6:	bf18      	it	ne
 8002cb8:	2001      	movne	r0, #1
 8002cba:	e7ed      	b.n	8002c98 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002cbc:	0a22      	lsrs	r2, r4, #8
 8002cbe:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cc0:	9908      	ldr	r1, [sp, #32]
 8002cc2:	4632      	mov	r2, r6
 8002cc4:	4628      	mov	r0, r5
 8002cc6:	f7ff ff7c 	bl	8002bc2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002cca:	2800      	cmp	r0, #0
 8002ccc:	d1e3      	bne.n	8002c96 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002cce:	682b      	ldr	r3, [r5, #0]
 8002cd0:	e7e7      	b.n	8002ca2 <I2C_RequestMemoryRead+0x2e>
 8002cd2:	bf00      	nop
 8002cd4:	80002000 	.word	0x80002000

08002cd8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8002cd8:	b570      	push	{r4, r5, r6, lr}
 8002cda:	4604      	mov	r4, r0
 8002cdc:	460d      	mov	r5, r1
 8002cde:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ce0:	6823      	ldr	r3, [r4, #0]
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	069b      	lsls	r3, r3, #26
 8002ce6:	d501      	bpl.n	8002cec <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8002ce8:	2000      	movs	r0, #0
 8002cea:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cec:	4632      	mov	r2, r6
 8002cee:	4629      	mov	r1, r5
 8002cf0:	4620      	mov	r0, r4
 8002cf2:	f7ff ff29 	bl	8002b48 <I2C_IsAcknowledgeFailed>
 8002cf6:	b990      	cbnz	r0, 8002d1e <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf8:	f7ff f8fa 	bl	8001ef0 <HAL_GetTick>
 8002cfc:	1b80      	subs	r0, r0, r6
 8002cfe:	4285      	cmp	r5, r0
 8002d00:	d301      	bcc.n	8002d06 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8002d02:	2d00      	cmp	r5, #0
 8002d04:	d1ec      	bne.n	8002ce0 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d06:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002d08:	f043 0320 	orr.w	r3, r3, #32
 8002d0c:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002d0e:	2320      	movs	r3, #32
 8002d10:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d14:	2300      	movs	r3, #0
 8002d16:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002d1a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8002d1e:	2001      	movs	r0, #1
}
 8002d20:	bd70      	pop	{r4, r5, r6, pc}

08002d22 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8002d22:	b570      	push	{r4, r5, r6, lr}
 8002d24:	4604      	mov	r4, r0
 8002d26:	460d      	mov	r5, r1
 8002d28:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d2a:	6823      	ldr	r3, [r4, #0]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	075b      	lsls	r3, r3, #29
 8002d30:	d40e      	bmi.n	8002d50 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d32:	4632      	mov	r2, r6
 8002d34:	4629      	mov	r1, r5
 8002d36:	4620      	mov	r0, r4
 8002d38:	f7ff ff06 	bl	8002b48 <I2C_IsAcknowledgeFailed>
 8002d3c:	b9f0      	cbnz	r0, 8002d7c <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002d3e:	6823      	ldr	r3, [r4, #0]
 8002d40:	699a      	ldr	r2, [r3, #24]
 8002d42:	0691      	lsls	r1, r2, #26
 8002d44:	d51c      	bpl.n	8002d80 <I2C_WaitOnRXNEFlagUntilTimeout+0x5e>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002d46:	699a      	ldr	r2, [r3, #24]
 8002d48:	0752      	lsls	r2, r2, #29
 8002d4a:	d503      	bpl.n	8002d54 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
 8002d4c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002d4e:	b10a      	cbz	r2, 8002d54 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
        return HAL_OK;
 8002d50:	2000      	movs	r0, #0
 8002d52:	bd70      	pop	{r4, r5, r6, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d54:	2120      	movs	r1, #32
 8002d56:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8002d58:	685a      	ldr	r2, [r3, #4]
 8002d5a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8002d5e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002d62:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002d66:	f022 0201 	bic.w	r2, r2, #1
 8002d6a:	605a      	str	r2, [r3, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d70:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002d78:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8002d7c:	2001      	movs	r0, #1
}
 8002d7e:	bd70      	pop	{r4, r5, r6, pc}
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d80:	f7ff f8b6 	bl	8001ef0 <HAL_GetTick>
 8002d84:	1b80      	subs	r0, r0, r6
 8002d86:	4285      	cmp	r5, r0
 8002d88:	d301      	bcc.n	8002d8e <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
 8002d8a:	2d00      	cmp	r5, #0
 8002d8c:	d1cd      	bne.n	8002d2a <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d8e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002d90:	f043 0320 	orr.w	r3, r3, #32
 8002d94:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002d96:	2320      	movs	r3, #32
 8002d98:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	e7eb      	b.n	8002d78 <I2C_WaitOnRXNEFlagUntilTimeout+0x56>

08002da0 <HAL_I2C_Init>:
{
 8002da0:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8002da2:	4604      	mov	r4, r0
 8002da4:	2800      	cmp	r0, #0
 8002da6:	d04a      	beq.n	8002e3e <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002da8:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002dac:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002db0:	b91b      	cbnz	r3, 8002dba <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8002db2:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002db6:	f003 fbf7 	bl	80065a8 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dba:	2324      	movs	r3, #36	; 0x24
 8002dbc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002dc0:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dc2:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	f022 0201 	bic.w	r2, r2, #1
 8002dca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002dcc:	6862      	ldr	r2, [r4, #4]
 8002dce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002dd2:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002dd4:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dd6:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002dd8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ddc:	609a      	str	r2, [r3, #8]
 8002dde:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002de0:	d124      	bne.n	8002e2c <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002de2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002de6:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002de8:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002dea:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002dec:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002df0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002df4:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002df6:	68da      	ldr	r2, [r3, #12]
 8002df8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dfc:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002dfe:	6922      	ldr	r2, [r4, #16]
 8002e00:	430a      	orrs	r2, r1
 8002e02:	69a1      	ldr	r1, [r4, #24]
 8002e04:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002e08:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e0a:	6a21      	ldr	r1, [r4, #32]
 8002e0c:	69e2      	ldr	r2, [r4, #28]
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	f042 0201 	orr.w	r2, r2, #1
 8002e18:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e1a:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8002e1c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e1e:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002e20:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e24:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e26:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8002e2a:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e2c:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e30:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e32:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002e34:	bf04      	itt	eq
 8002e36:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8002e3a:	605a      	streq	r2, [r3, #4]
 8002e3c:	e7d4      	b.n	8002de8 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8002e3e:	2001      	movs	r0, #1
}
 8002e40:	bd10      	pop	{r4, pc}
	...

08002e44 <HAL_I2C_Master_Transmit>:
{
 8002e44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002e48:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e4a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002e4e:	2b20      	cmp	r3, #32
{
 8002e50:	4604      	mov	r4, r0
 8002e52:	460e      	mov	r6, r1
 8002e54:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e56:	f040 8084 	bne.w	8002f62 <HAL_I2C_Master_Transmit+0x11e>
    __HAL_LOCK(hi2c);
 8002e5a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d07f      	beq.n	8002f62 <HAL_I2C_Master_Transmit+0x11e>
 8002e62:	2701      	movs	r7, #1
 8002e64:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002e68:	f7ff f842 	bl	8001ef0 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e6c:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8002e6e:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e70:	9000      	str	r0, [sp, #0]
 8002e72:	463a      	mov	r2, r7
 8002e74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e78:	4620      	mov	r0, r4
 8002e7a:	f7ff fe3a 	bl	8002af2 <I2C_WaitOnFlagUntilTimeout>
 8002e7e:	b118      	cbz	r0, 8002e88 <HAL_I2C_Master_Transmit+0x44>
      return HAL_ERROR;
 8002e80:	2001      	movs	r0, #1
}
 8002e82:	b003      	add	sp, #12
 8002e84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e88:	2321      	movs	r3, #33	; 0x21
 8002e8a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e8e:	2310      	movs	r3, #16
 8002e90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e94:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8002e96:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e9a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 8002e9c:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 8002ea4:	6360      	str	r0, [r4, #52]	; 0x34
 8002ea6:	4b30      	ldr	r3, [pc, #192]	; (8002f68 <HAL_I2C_Master_Transmit+0x124>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ea8:	d926      	bls.n	8002ef8 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002eaa:	22ff      	movs	r2, #255	; 0xff
 8002eac:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002eae:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002eb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002eb4:	4631      	mov	r1, r6
 8002eb6:	4620      	mov	r0, r4
 8002eb8:	f7ff fe01 	bl	8002abe <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002ebc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ebe:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 8002ec0:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ec2:	462a      	mov	r2, r5
 8002ec4:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8002ec6:	b9fb      	cbnz	r3, 8002f08 <HAL_I2C_Master_Transmit+0xc4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ec8:	f7ff ff06 	bl	8002cd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ecc:	2800      	cmp	r0, #0
 8002ece:	d1d7      	bne.n	8002e80 <HAL_I2C_Master_Transmit+0x3c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ed0:	6823      	ldr	r3, [r4, #0]
 8002ed2:	2120      	movs	r1, #32
 8002ed4:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8002edc:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002ee0:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002ee4:	f022 0201 	bic.w	r2, r2, #1
 8002ee8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002eea:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002eee:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ef2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002ef6:	e7c4      	b.n	8002e82 <HAL_I2C_Master_Transmit+0x3e>
      hi2c->XferSize = hi2c->XferCount;
 8002ef8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002efa:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8002efc:	b292      	uxth	r2, r2
 8002efe:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002f00:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f04:	b2d2      	uxtb	r2, r2
 8002f06:	e7d5      	b.n	8002eb4 <HAL_I2C_Master_Transmit+0x70>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f08:	f7ff fe5b 	bl	8002bc2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f0c:	2800      	cmp	r0, #0
 8002f0e:	d1b7      	bne.n	8002e80 <HAL_I2C_Master_Transmit+0x3c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f12:	6822      	ldr	r2, [r4, #0]
 8002f14:	f813 1b01 	ldrb.w	r1, [r3], #1
 8002f18:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002f1a:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002f1c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002f1e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002f20:	3b01      	subs	r3, #1
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f26:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002f28:	3a01      	subs	r2, #1
 8002f2a:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f2c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002f2e:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d0c3      	beq.n	8002ebc <HAL_I2C_Master_Transmit+0x78>
 8002f34:	2a00      	cmp	r2, #0
 8002f36:	d1c1      	bne.n	8002ebc <HAL_I2C_Master_Transmit+0x78>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f38:	9500      	str	r5, [sp, #0]
 8002f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f3c:	2180      	movs	r1, #128	; 0x80
 8002f3e:	4620      	mov	r0, r4
 8002f40:	f7ff fdd7 	bl	8002af2 <I2C_WaitOnFlagUntilTimeout>
 8002f44:	2800      	cmp	r0, #0
 8002f46:	d19b      	bne.n	8002e80 <HAL_I2C_Master_Transmit+0x3c>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f48:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	2bff      	cmp	r3, #255	; 0xff
 8002f4e:	d903      	bls.n	8002f58 <HAL_I2C_Master_Transmit+0x114>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f50:	22ff      	movs	r2, #255	; 0xff
 8002f52:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002f54:	9000      	str	r0, [sp, #0]
 8002f56:	e7ab      	b.n	8002eb0 <HAL_I2C_Master_Transmit+0x6c>
          hi2c->XferSize = hi2c->XferCount;
 8002f58:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002f5a:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8002f5c:	b292      	uxth	r2, r2
 8002f5e:	8522      	strh	r2, [r4, #40]	; 0x28
 8002f60:	e7ce      	b.n	8002f00 <HAL_I2C_Master_Transmit+0xbc>
    return HAL_BUSY;
 8002f62:	2002      	movs	r0, #2
 8002f64:	e78d      	b.n	8002e82 <HAL_I2C_Master_Transmit+0x3e>
 8002f66:	bf00      	nop
 8002f68:	80002000 	.word	0x80002000

08002f6c <HAL_I2C_Master_Receive>:
{
 8002f6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002f70:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f72:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002f76:	2b20      	cmp	r3, #32
{
 8002f78:	4604      	mov	r4, r0
 8002f7a:	460e      	mov	r6, r1
 8002f7c:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f7e:	f040 8086 	bne.w	800308e <HAL_I2C_Master_Receive+0x122>
    __HAL_LOCK(hi2c);
 8002f82:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	f000 8081 	beq.w	800308e <HAL_I2C_Master_Receive+0x122>
 8002f8c:	2701      	movs	r7, #1
 8002f8e:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002f92:	f7fe ffad 	bl	8001ef0 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f96:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8002f98:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f9a:	9000      	str	r0, [sp, #0]
 8002f9c:	463a      	mov	r2, r7
 8002f9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002fa2:	4620      	mov	r0, r4
 8002fa4:	f7ff fda5 	bl	8002af2 <I2C_WaitOnFlagUntilTimeout>
 8002fa8:	b118      	cbz	r0, 8002fb2 <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 8002faa:	2001      	movs	r0, #1
}
 8002fac:	b003      	add	sp, #12
 8002fae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002fb2:	2322      	movs	r3, #34	; 0x22
 8002fb4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002fb8:	2310      	movs	r3, #16
 8002fba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fbe:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8002fc0:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fc4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 8002fc6:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 8002fce:	6360      	str	r0, [r4, #52]	; 0x34
 8002fd0:	4b30      	ldr	r3, [pc, #192]	; (8003094 <HAL_I2C_Master_Receive+0x128>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fd2:	d926      	bls.n	8003022 <HAL_I2C_Master_Receive+0xb6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fd4:	22ff      	movs	r2, #255	; 0xff
 8002fd6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002fd8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002fda:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002fde:	4631      	mov	r1, r6
 8002fe0:	4620      	mov	r0, r4
 8002fe2:	f7ff fd6c 	bl	8002abe <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002fe6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fe8:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 8002fea:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fec:	462a      	mov	r2, r5
 8002fee:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8002ff0:	b9fb      	cbnz	r3, 8003032 <HAL_I2C_Master_Receive+0xc6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ff2:	f7ff fe71 	bl	8002cd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ff6:	2800      	cmp	r0, #0
 8002ff8:	d1d7      	bne.n	8002faa <HAL_I2C_Master_Receive+0x3e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ffa:	6823      	ldr	r3, [r4, #0]
 8002ffc:	2120      	movs	r1, #32
 8002ffe:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8003006:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800300a:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800300e:	f022 0201 	bic.w	r2, r2, #1
 8003012:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003014:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8003018:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800301c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8003020:	e7c4      	b.n	8002fac <HAL_I2C_Master_Receive+0x40>
      hi2c->XferSize = hi2c->XferCount;
 8003022:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003024:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8003026:	b292      	uxth	r2, r2
 8003028:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800302a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800302e:	b2d2      	uxtb	r2, r2
 8003030:	e7d5      	b.n	8002fde <HAL_I2C_Master_Receive+0x72>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003032:	f7ff fe76 	bl	8002d22 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003036:	2800      	cmp	r0, #0
 8003038:	d1b7      	bne.n	8002faa <HAL_I2C_Master_Receive+0x3e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800303a:	6822      	ldr	r2, [r4, #0]
 800303c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800303e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003040:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003042:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003044:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003046:	3301      	adds	r3, #1
 8003048:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800304a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800304c:	3b01      	subs	r3, #1
 800304e:	b29b      	uxth	r3, r3
 8003050:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003052:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003054:	3a01      	subs	r2, #1
 8003056:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003058:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800305a:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800305c:	2b00      	cmp	r3, #0
 800305e:	d0c2      	beq.n	8002fe6 <HAL_I2C_Master_Receive+0x7a>
 8003060:	2a00      	cmp	r2, #0
 8003062:	d1c0      	bne.n	8002fe6 <HAL_I2C_Master_Receive+0x7a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003064:	9500      	str	r5, [sp, #0]
 8003066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003068:	2180      	movs	r1, #128	; 0x80
 800306a:	4620      	mov	r0, r4
 800306c:	f7ff fd41 	bl	8002af2 <I2C_WaitOnFlagUntilTimeout>
 8003070:	2800      	cmp	r0, #0
 8003072:	d19a      	bne.n	8002faa <HAL_I2C_Master_Receive+0x3e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003074:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003076:	b29b      	uxth	r3, r3
 8003078:	2bff      	cmp	r3, #255	; 0xff
 800307a:	d903      	bls.n	8003084 <HAL_I2C_Master_Receive+0x118>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800307c:	22ff      	movs	r2, #255	; 0xff
 800307e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003080:	9000      	str	r0, [sp, #0]
 8003082:	e7aa      	b.n	8002fda <HAL_I2C_Master_Receive+0x6e>
          hi2c->XferSize = hi2c->XferCount;
 8003084:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003086:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8003088:	b292      	uxth	r2, r2
 800308a:	8522      	strh	r2, [r4, #40]	; 0x28
 800308c:	e7cd      	b.n	800302a <HAL_I2C_Master_Receive+0xbe>
    return HAL_BUSY;
 800308e:	2002      	movs	r0, #2
 8003090:	e78c      	b.n	8002fac <HAL_I2C_Master_Receive+0x40>
 8003092:	bf00      	nop
 8003094:	80002400 	.word	0x80002400

08003098 <HAL_I2C_Mem_Write>:
{
 8003098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800309c:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800309e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80030a2:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 80030a4:	2b20      	cmp	r3, #32
{
 80030a6:	4604      	mov	r4, r0
 80030a8:	460f      	mov	r7, r1
 80030aa:	9203      	str	r2, [sp, #12]
 80030ac:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 80030b0:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 80030b4:	f040 80a5 	bne.w	8003202 <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 80030b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80030ba:	b113      	cbz	r3, 80030c2 <HAL_I2C_Mem_Write+0x2a>
 80030bc:	f1ba 0f00 	cmp.w	sl, #0
 80030c0:	d106      	bne.n	80030d0 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80030c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030c6:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 80030c8:	2001      	movs	r0, #1
}
 80030ca:	b005      	add	sp, #20
 80030cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 80030d0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	f000 8094 	beq.w	8003202 <HAL_I2C_Mem_Write+0x16a>
 80030da:	2501      	movs	r5, #1
 80030dc:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80030e0:	f7fe ff06 	bl	8001ef0 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030e4:	2319      	movs	r3, #25
 80030e6:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80030e8:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030ea:	462a      	mov	r2, r5
 80030ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030f0:	4620      	mov	r0, r4
 80030f2:	f7ff fcfe 	bl	8002af2 <I2C_WaitOnFlagUntilTimeout>
 80030f6:	4681      	mov	r9, r0
 80030f8:	2800      	cmp	r0, #0
 80030fa:	d1e5      	bne.n	80030c8 <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030fc:	2321      	movs	r3, #33	; 0x21
 80030fe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003102:	2340      	movs	r3, #64	; 0x40
 8003104:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8003108:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800310a:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800310c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800310e:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8003110:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003114:	9601      	str	r6, [sp, #4]
 8003116:	f8cd 8000 	str.w	r8, [sp]
 800311a:	465b      	mov	r3, fp
 800311c:	9a03      	ldr	r2, [sp, #12]
 800311e:	4639      	mov	r1, r7
 8003120:	4620      	mov	r0, r4
 8003122:	f7ff fd75 	bl	8002c10 <I2C_RequestMemoryWrite>
 8003126:	b110      	cbz	r0, 800312e <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 8003128:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 800312c:	e7cc      	b.n	80030c8 <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800312e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003130:	b29b      	uxth	r3, r3
 8003132:	2bff      	cmp	r3, #255	; 0xff
 8003134:	d955      	bls.n	80031e2 <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003136:	22ff      	movs	r2, #255	; 0xff
 8003138:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800313a:	9000      	str	r0, [sp, #0]
 800313c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003140:	4639      	mov	r1, r7
 8003142:	4620      	mov	r0, r4
 8003144:	f7ff fcbb 	bl	8002abe <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003148:	4632      	mov	r2, r6
 800314a:	4641      	mov	r1, r8
 800314c:	4620      	mov	r0, r4
 800314e:	f7ff fd38 	bl	8002bc2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003152:	2800      	cmp	r0, #0
 8003154:	d1b8      	bne.n	80030c8 <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003156:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003158:	6822      	ldr	r2, [r4, #0]
 800315a:	f813 1b01 	ldrb.w	r1, [r3], #1
 800315e:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003160:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003162:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003164:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003166:	3b01      	subs	r3, #1
 8003168:	b29b      	uxth	r3, r3
 800316a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800316c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800316e:	3a01      	subs	r2, #1
 8003170:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003172:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8003174:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003176:	b1ab      	cbz	r3, 80031a4 <HAL_I2C_Mem_Write+0x10c>
 8003178:	b9a2      	cbnz	r2, 80031a4 <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800317a:	9600      	str	r6, [sp, #0]
 800317c:	4643      	mov	r3, r8
 800317e:	2180      	movs	r1, #128	; 0x80
 8003180:	4620      	mov	r0, r4
 8003182:	f7ff fcb6 	bl	8002af2 <I2C_WaitOnFlagUntilTimeout>
 8003186:	2800      	cmp	r0, #0
 8003188:	d19e      	bne.n	80030c8 <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800318a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800318c:	b29b      	uxth	r3, r3
 800318e:	2bff      	cmp	r3, #255	; 0xff
 8003190:	d92f      	bls.n	80031f2 <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003192:	22ff      	movs	r2, #255	; 0xff
 8003194:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003196:	9000      	str	r0, [sp, #0]
 8003198:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800319c:	4639      	mov	r1, r7
 800319e:	4620      	mov	r0, r4
 80031a0:	f7ff fc8d 	bl	8002abe <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80031a4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1cd      	bne.n	8003148 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031ac:	4632      	mov	r2, r6
 80031ae:	4641      	mov	r1, r8
 80031b0:	4620      	mov	r0, r4
 80031b2:	f7ff fd91 	bl	8002cd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031b6:	2800      	cmp	r0, #0
 80031b8:	d186      	bne.n	80030c8 <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031ba:	6823      	ldr	r3, [r4, #0]
 80031bc:	2120      	movs	r1, #32
 80031be:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80031c6:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80031ca:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80031ce:	f022 0201 	bic.w	r2, r2, #1
 80031d2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80031d4:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80031d8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80031dc:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80031e0:	e773      	b.n	80030ca <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 80031e2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80031e4:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80031e6:	b292      	uxth	r2, r2
 80031e8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80031ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031ee:	b2d2      	uxtb	r2, r2
 80031f0:	e7a6      	b.n	8003140 <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 80031f2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80031f4:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80031f6:	b292      	uxth	r2, r2
 80031f8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80031fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031fe:	b2d2      	uxtb	r2, r2
 8003200:	e7cc      	b.n	800319c <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 8003202:	2002      	movs	r0, #2
 8003204:	e761      	b.n	80030ca <HAL_I2C_Mem_Write+0x32>
	...

08003208 <HAL_I2C_Mem_Read>:
{
 8003208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800320c:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800320e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8003212:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003214:	2b20      	cmp	r3, #32
{
 8003216:	4604      	mov	r4, r0
 8003218:	460f      	mov	r7, r1
 800321a:	9203      	str	r2, [sp, #12]
 800321c:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8003220:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003224:	f040 80a9 	bne.w	800337a <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8003228:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800322a:	b113      	cbz	r3, 8003232 <HAL_I2C_Mem_Read+0x2a>
 800322c:	f1ba 0f00 	cmp.w	sl, #0
 8003230:	d106      	bne.n	8003240 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003232:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003236:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8003238:	2001      	movs	r0, #1
}
 800323a:	b005      	add	sp, #20
 800323c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8003240:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8003244:	2b01      	cmp	r3, #1
 8003246:	f000 8098 	beq.w	800337a <HAL_I2C_Mem_Read+0x172>
 800324a:	2501      	movs	r5, #1
 800324c:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8003250:	f7fe fe4e 	bl	8001ef0 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003254:	2319      	movs	r3, #25
 8003256:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8003258:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800325a:	462a      	mov	r2, r5
 800325c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003260:	4620      	mov	r0, r4
 8003262:	f7ff fc46 	bl	8002af2 <I2C_WaitOnFlagUntilTimeout>
 8003266:	4681      	mov	r9, r0
 8003268:	2800      	cmp	r0, #0
 800326a:	d1e5      	bne.n	8003238 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800326c:	2322      	movs	r3, #34	; 0x22
 800326e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003272:	2340      	movs	r3, #64	; 0x40
 8003274:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8003278:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800327a:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800327c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800327e:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8003280:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003284:	9601      	str	r6, [sp, #4]
 8003286:	f8cd 8000 	str.w	r8, [sp]
 800328a:	465b      	mov	r3, fp
 800328c:	9a03      	ldr	r2, [sp, #12]
 800328e:	4639      	mov	r1, r7
 8003290:	4620      	mov	r0, r4
 8003292:	f7ff fcef 	bl	8002c74 <I2C_RequestMemoryRead>
 8003296:	b110      	cbz	r0, 800329e <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 8003298:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 800329c:	e7cc      	b.n	8003238 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800329e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	2bff      	cmp	r3, #255	; 0xff
 80032a4:	4b36      	ldr	r3, [pc, #216]	; (8003380 <HAL_I2C_Mem_Read+0x178>)
 80032a6:	d958      	bls.n	800335a <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032a8:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80032aa:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032ac:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80032ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80032b2:	4639      	mov	r1, r7
 80032b4:	4620      	mov	r0, r4
 80032b6:	f7ff fc02 	bl	8002abe <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80032ba:	9600      	str	r6, [sp, #0]
 80032bc:	4643      	mov	r3, r8
 80032be:	2200      	movs	r2, #0
 80032c0:	2104      	movs	r1, #4
 80032c2:	4620      	mov	r0, r4
 80032c4:	f7ff fc15 	bl	8002af2 <I2C_WaitOnFlagUntilTimeout>
 80032c8:	2800      	cmp	r0, #0
 80032ca:	d1b5      	bne.n	8003238 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80032cc:	6822      	ldr	r2, [r4, #0]
 80032ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80032d2:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80032d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80032d6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 80032d8:	3301      	adds	r3, #1
 80032da:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80032dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80032de:	3b01      	subs	r3, #1
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80032e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80032e6:	3a01      	subs	r2, #1
 80032e8:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80032ea:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80032ec:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80032ee:	b1ab      	cbz	r3, 800331c <HAL_I2C_Mem_Read+0x114>
 80032f0:	b9a2      	cbnz	r2, 800331c <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80032f2:	9600      	str	r6, [sp, #0]
 80032f4:	4643      	mov	r3, r8
 80032f6:	2180      	movs	r1, #128	; 0x80
 80032f8:	4620      	mov	r0, r4
 80032fa:	f7ff fbfa 	bl	8002af2 <I2C_WaitOnFlagUntilTimeout>
 80032fe:	2800      	cmp	r0, #0
 8003300:	d19a      	bne.n	8003238 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003302:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003304:	b29b      	uxth	r3, r3
 8003306:	2bff      	cmp	r3, #255	; 0xff
 8003308:	d92f      	bls.n	800336a <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800330a:	22ff      	movs	r2, #255	; 0xff
 800330c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800330e:	9000      	str	r0, [sp, #0]
 8003310:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003314:	4639      	mov	r1, r7
 8003316:	4620      	mov	r0, r4
 8003318:	f7ff fbd1 	bl	8002abe <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 800331c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800331e:	b29b      	uxth	r3, r3
 8003320:	2b00      	cmp	r3, #0
 8003322:	d1ca      	bne.n	80032ba <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003324:	4632      	mov	r2, r6
 8003326:	4641      	mov	r1, r8
 8003328:	4620      	mov	r0, r4
 800332a:	f7ff fcd5 	bl	8002cd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800332e:	2800      	cmp	r0, #0
 8003330:	d182      	bne.n	8003238 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003332:	6823      	ldr	r3, [r4, #0]
 8003334:	2120      	movs	r1, #32
 8003336:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800333e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8003342:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8003346:	f022 0201 	bic.w	r2, r2, #1
 800334a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800334c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8003350:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003354:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8003358:	e76f      	b.n	800323a <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 800335a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800335c:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800335e:	b292      	uxth	r2, r2
 8003360:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003362:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	e7a3      	b.n	80032b2 <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 800336a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800336c:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800336e:	b292      	uxth	r2, r2
 8003370:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003372:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003376:	b2d2      	uxtb	r2, r2
 8003378:	e7cc      	b.n	8003314 <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 800337a:	2002      	movs	r0, #2
 800337c:	e75d      	b.n	800323a <HAL_I2C_Mem_Read+0x32>
 800337e:	bf00      	nop
 8003380:	80002400 	.word	0x80002400

08003384 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003384:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8003388:	b2d2      	uxtb	r2, r2
 800338a:	2a20      	cmp	r2, #32
{
 800338c:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800338e:	d11d      	bne.n	80033cc <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003390:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8003394:	2b01      	cmp	r3, #1
 8003396:	d019      	beq.n	80033cc <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003398:	2324      	movs	r3, #36	; 0x24
 800339a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800339e:	6803      	ldr	r3, [r0, #0]
 80033a0:	681c      	ldr	r4, [r3, #0]
 80033a2:	f024 0401 	bic.w	r4, r4, #1
 80033a6:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80033a8:	681c      	ldr	r4, [r3, #0]
 80033aa:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80033ae:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80033b0:	681c      	ldr	r4, [r3, #0]
 80033b2:	4321      	orrs	r1, r4
 80033b4:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033b6:	6819      	ldr	r1, [r3, #0]
 80033b8:	f041 0101 	orr.w	r1, r1, #1
 80033bc:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033be:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80033c0:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80033c4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80033c8:	4618      	mov	r0, r3
 80033ca:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 80033cc:	2002      	movs	r0, #2
  }
}
 80033ce:	bd10      	pop	{r4, pc}

080033d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80033d0:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033d2:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80033d6:	b2e4      	uxtb	r4, r4
 80033d8:	2c20      	cmp	r4, #32
 80033da:	d11c      	bne.n	8003416 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033dc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d018      	beq.n	8003416 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033e4:	2324      	movs	r3, #36	; 0x24
 80033e6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033ea:	6803      	ldr	r3, [r0, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	f022 0201 	bic.w	r2, r2, #1
 80033f2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80033f4:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80033f6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033fa:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033fe:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	f042 0201 	orr.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003408:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800340a:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800340e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8003412:	4618      	mov	r0, r3
 8003414:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8003416:	2002      	movs	r0, #2
  }
}
 8003418:	bd10      	pop	{r4, pc}
	...

0800341c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim: LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 800341c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpcfgr = 0;

  /* Check the LPTIM handle allocation */
  if(hlptim == NULL)
 800341e:	4604      	mov	r4, r0
 8003420:	2800      	cmp	r0, #0
 8003422:	d047      	beq.n	80034b4 <HAL_LPTIM_Init+0x98>

#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if(hlptim->State == HAL_LPTIM_STATE_RESET)
 8003424:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 8003428:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800342c:	b91b      	cbnz	r3, 8003436 <HAL_LPTIM_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 800342e:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8003432:	f003 f95f 	bl	80066f4 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8003436:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8003438:	6820      	ldr	r0, [r4, #0]

  if ((hlptim->Init.Clock.Source) ==  LPTIM_CLOCKSOURCE_ULPTIM)
 800343a:	6865      	ldr	r5, [r4, #4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800343c:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  tmpcfgr = hlptim->Instance->CFGR;
 8003440:	68c2      	ldr	r2, [r0, #12]
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if ((hlptim->Init.Trigger.Source) !=  LPTIM_TRIGSOURCE_SOFTWARE)
 8003442:	6961      	ldr	r1, [r4, #20]
  {
    tmpcfgr &= (uint32_t)(~ (LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8003444:	4e1c      	ldr	r6, [pc, #112]	; (80034b8 <HAL_LPTIM_Init+0x9c>)
  if ((hlptim->Init.Clock.Source) ==  LPTIM_CLOCKSOURCE_ULPTIM)
 8003446:	2d01      	cmp	r5, #1
  if ((hlptim->Init.Trigger.Source) !=  LPTIM_TRIGSOURCE_SOFTWARE)
 8003448:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800344c:	bf08      	it	eq
 800344e:	f022 021e 	biceq.w	r2, r2, #30
  if ((hlptim->Init.Trigger.Source) !=  LPTIM_TRIGSOURCE_SOFTWARE)
 8003452:	4299      	cmp	r1, r3
    tmpcfgr &= (uint32_t)(~ (LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8003454:	bf1c      	itt	ne
 8003456:	f422 4260 	bicne.w	r2, r2, #57344	; 0xe000
 800345a:	f022 02c0 	bicne.w	r2, r2, #192	; 0xc0
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800345e:	4016      	ands	r6, r2
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE ));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8003460:	68a2      	ldr	r2, [r4, #8]
 8003462:	ea45 0302 	orr.w	r3, r5, r2
              hlptim->Init.Clock.Prescaler |
 8003466:	6a22      	ldr	r2, [r4, #32]
 8003468:	4313      	orrs	r3, r2
              hlptim->Init.OutputPolarity  |
 800346a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800346c:	4313      	orrs	r3, r2
              hlptim->Init.UpdateMode      |
 800346e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
              hlptim->Init.CounterSource);

  if ((hlptim->Init.Clock.Source) ==  LPTIM_CLOCKSOURCE_ULPTIM)
 8003470:	2d01      	cmp	r5, #1
              hlptim->Init.UpdateMode      |
 8003472:	ea43 0302 	orr.w	r3, r3, r2
  {
    tmpcfgr |=  (hlptim->Init.UltraLowPowerClock.Polarity |
 8003476:	bf04      	itt	eq
 8003478:	6925      	ldreq	r5, [r4, #16]
 800347a:	68e2      	ldreq	r2, [r4, #12]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800347c:	ea43 0306 	orr.w	r3, r3, r6
    tmpcfgr |=  (hlptim->Init.UltraLowPowerClock.Polarity |
 8003480:	bf04      	itt	eq
 8003482:	432a      	orreq	r2, r5
 8003484:	4313      	orreq	r3, r2
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  if ((hlptim->Init.Trigger.Source) !=  LPTIM_TRIGSOURCE_SOFTWARE)
 8003486:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800348a:	4291      	cmp	r1, r2
 800348c:	d004      	beq.n	8003498 <HAL_LPTIM_Init+0x7c>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800348e:	69a2      	ldr	r2, [r4, #24]
 8003490:	4311      	orrs	r1, r2
                hlptim->Init.Trigger.ActiveEdge |
 8003492:	69e2      	ldr	r2, [r4, #28]
 8003494:	4311      	orrs	r1, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003496:	430b      	orrs	r3, r1
                hlptim->Init.Trigger.SampleTime);
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8003498:	60c3      	str	r3, [r0, #12]

  /* Configure LPTIM input sources */
  if(hlptim->Instance == LPTIM1)
 800349a:	4b08      	ldr	r3, [pc, #32]	; (80034bc <HAL_LPTIM_Init+0xa0>)
 800349c:	4298      	cmp	r0, r3
    /* Check LPTIM1 Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance,hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance,hlptim->Init.Input2Source));

    /* Configure LPTIM1 Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800349e:	bf08      	it	eq
 80034a0:	6b22      	ldreq	r2, [r4, #48]	; 0x30
 80034a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80034a4:	bf08      	it	eq
 80034a6:	4313      	orreq	r3, r2
  {
    /* Check LPTIM2 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance,hlptim->Init.Input1Source));

    /* Configure LPTIM2 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 80034a8:	6203      	str	r3, [r0, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80034aa:	2301      	movs	r3, #1
 80034ac:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 80034b0:	2000      	movs	r0, #0
 80034b2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80034b4:	2001      	movs	r0, #1
}
 80034b6:	bd70      	pop	{r4, r5, r6, pc}
 80034b8:	ff19f1fe 	.word	0xff19f1fe
 80034bc:	40007c00 	.word	0x40007c00

080034c0 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80034c0:	4b02      	ldr	r3, [pc, #8]	; (80034cc <HAL_PWREx_GetVoltageRange+0xc>)
 80034c2:	6818      	ldr	r0, [r3, #0]
#endif
}
 80034c4:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	40007000 	.word	0x40007000

080034d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80034d0:	4b17      	ldr	r3, [pc, #92]	; (8003530 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80034d2:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034d4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80034d8:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034dc:	d11c      	bne.n	8003518 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80034de:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80034e2:	d015      	beq.n	8003510 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80034ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ee:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80034f0:	4a10      	ldr	r2, [pc, #64]	; (8003534 <HAL_PWREx_ControlVoltageScaling+0x64>)
 80034f2:	6811      	ldr	r1, [r2, #0]
 80034f4:	2232      	movs	r2, #50	; 0x32
 80034f6:	434a      	muls	r2, r1
 80034f8:	490f      	ldr	r1, [pc, #60]	; (8003538 <HAL_PWREx_ControlVoltageScaling+0x68>)
 80034fa:	fbb2 f2f1 	udiv	r2, r2, r1
 80034fe:	4619      	mov	r1, r3
 8003500:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003502:	6958      	ldr	r0, [r3, #20]
 8003504:	0540      	lsls	r0, r0, #21
 8003506:	d500      	bpl.n	800350a <HAL_PWREx_ControlVoltageScaling+0x3a>
 8003508:	b922      	cbnz	r2, 8003514 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800350a:	694b      	ldr	r3, [r1, #20]
 800350c:	055b      	lsls	r3, r3, #21
 800350e:	d40d      	bmi.n	800352c <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003510:	2000      	movs	r0, #0
 8003512:	4770      	bx	lr
        wait_loop_index--;
 8003514:	3a01      	subs	r2, #1
 8003516:	e7f4      	b.n	8003502 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003518:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800351c:	bf1f      	itttt	ne
 800351e:	681a      	ldrne	r2, [r3, #0]
 8003520:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8003524:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8003528:	601a      	strne	r2, [r3, #0]
 800352a:	e7f1      	b.n	8003510 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 800352c:	2003      	movs	r0, #3
}
 800352e:	4770      	bx	lr
 8003530:	40007000 	.word	0x40007000
 8003534:	20000000 	.word	0x20000000
 8003538:	000f4240 	.word	0x000f4240

0800353c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800353c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800353e:	4d1e      	ldr	r5, [pc, #120]	; (80035b8 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8003540:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003542:	00da      	lsls	r2, r3, #3
{
 8003544:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003546:	d518      	bpl.n	800357a <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003548:	f7ff ffba 	bl	80034c0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800354c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003550:	d123      	bne.n	800359a <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003552:	2c80      	cmp	r4, #128	; 0x80
 8003554:	d929      	bls.n	80035aa <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003556:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003558:	bf8c      	ite	hi
 800355a:	2002      	movhi	r0, #2
 800355c:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800355e:	4a17      	ldr	r2, [pc, #92]	; (80035bc <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8003560:	6813      	ldr	r3, [r2, #0]
 8003562:	f023 0307 	bic.w	r3, r3, #7
 8003566:	4303      	orrs	r3, r0
 8003568:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800356a:	6813      	ldr	r3, [r2, #0]
 800356c:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8003570:	1a18      	subs	r0, r3, r0
 8003572:	bf18      	it	ne
 8003574:	2001      	movne	r0, #1
 8003576:	b003      	add	sp, #12
 8003578:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800357a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800357c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003580:	65ab      	str	r3, [r5, #88]	; 0x58
 8003582:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003588:	9301      	str	r3, [sp, #4]
 800358a:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 800358c:	f7ff ff98 	bl	80034c0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8003590:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003592:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003596:	65ab      	str	r3, [r5, #88]	; 0x58
 8003598:	e7d8      	b.n	800354c <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800359a:	2c80      	cmp	r4, #128	; 0x80
 800359c:	d807      	bhi.n	80035ae <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 800359e:	d008      	beq.n	80035b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 80035a0:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 80035a4:	4258      	negs	r0, r3
 80035a6:	4158      	adcs	r0, r3
 80035a8:	e7d9      	b.n	800355e <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80035aa:	2000      	movs	r0, #0
 80035ac:	e7d7      	b.n	800355e <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 80035ae:	2003      	movs	r0, #3
 80035b0:	e7d5      	b.n	800355e <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 80035b2:	2002      	movs	r0, #2
 80035b4:	e7d3      	b.n	800355e <RCC_SetFlashLatencyFromMSIRange+0x22>
 80035b6:	bf00      	nop
 80035b8:	40021000 	.word	0x40021000
 80035bc:	40022000 	.word	0x40022000

080035c0 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035c0:	4b25      	ldr	r3, [pc, #148]	; (8003658 <HAL_RCC_GetSysClockFreq+0x98>)
 80035c2:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035c4:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80035c6:	f012 020c 	ands.w	r2, r2, #12
 80035ca:	d005      	beq.n	80035d8 <HAL_RCC_GetSysClockFreq+0x18>
 80035cc:	2a0c      	cmp	r2, #12
 80035ce:	d115      	bne.n	80035fc <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035d0:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80035d4:	2901      	cmp	r1, #1
 80035d6:	d118      	bne.n	800360a <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80035d8:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 80035da:	4820      	ldr	r0, [pc, #128]	; (800365c <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80035dc:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80035de:	bf55      	itete	pl
 80035e0:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035e4:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80035e6:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035ea:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 80035ee:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035f2:	b382      	cbz	r2, 8003656 <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80035f4:	2a0c      	cmp	r2, #12
 80035f6:	d009      	beq.n	800360c <HAL_RCC_GetSysClockFreq+0x4c>
 80035f8:	2000      	movs	r0, #0
  return sysclockfreq;
 80035fa:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80035fc:	2a04      	cmp	r2, #4
 80035fe:	d029      	beq.n	8003654 <HAL_RCC_GetSysClockFreq+0x94>
 8003600:	2a08      	cmp	r2, #8
 8003602:	4817      	ldr	r0, [pc, #92]	; (8003660 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003604:	bf18      	it	ne
 8003606:	2000      	movne	r0, #0
 8003608:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800360a:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800360c:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800360e:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003610:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003614:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8003618:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800361a:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 800361e:	d005      	beq.n	800362c <HAL_RCC_GetSysClockFreq+0x6c>
 8003620:	2903      	cmp	r1, #3
 8003622:	d012      	beq.n	800364a <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003624:	68d9      	ldr	r1, [r3, #12]
 8003626:	f3c1 2106 	ubfx	r1, r1, #8, #7
 800362a:	e003      	b.n	8003634 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800362c:	68d9      	ldr	r1, [r3, #12]
 800362e:	480d      	ldr	r0, [pc, #52]	; (8003664 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003630:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003634:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003636:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800363a:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800363e:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003640:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003642:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8003644:	fbb0 f0f3 	udiv	r0, r0, r3
 8003648:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800364a:	68d9      	ldr	r1, [r3, #12]
 800364c:	4804      	ldr	r0, [pc, #16]	; (8003660 <HAL_RCC_GetSysClockFreq+0xa0>)
 800364e:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8003652:	e7ef      	b.n	8003634 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8003654:	4803      	ldr	r0, [pc, #12]	; (8003664 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8003656:	4770      	bx	lr
 8003658:	40021000 	.word	0x40021000
 800365c:	0800aca8 	.word	0x0800aca8
 8003660:	007a1200 	.word	0x007a1200
 8003664:	00f42400 	.word	0x00f42400

08003668 <HAL_RCC_OscConfig>:
{
 8003668:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 800366c:	4605      	mov	r5, r0
 800366e:	b918      	cbnz	r0, 8003678 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8003670:	2001      	movs	r0, #1
}
 8003672:	b003      	add	sp, #12
 8003674:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003678:	4ca5      	ldr	r4, [pc, #660]	; (8003910 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800367a:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800367c:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800367e:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003680:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003682:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003686:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800368a:	d53c      	bpl.n	8003706 <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800368c:	b11e      	cbz	r6, 8003696 <HAL_RCC_OscConfig+0x2e>
 800368e:	2e0c      	cmp	r6, #12
 8003690:	d163      	bne.n	800375a <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003692:	2f01      	cmp	r7, #1
 8003694:	d161      	bne.n	800375a <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003696:	6823      	ldr	r3, [r4, #0]
 8003698:	0798      	lsls	r0, r3, #30
 800369a:	d502      	bpl.n	80036a2 <HAL_RCC_OscConfig+0x3a>
 800369c:	69ab      	ldr	r3, [r5, #24]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d0e6      	beq.n	8003670 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80036a2:	6823      	ldr	r3, [r4, #0]
 80036a4:	6a28      	ldr	r0, [r5, #32]
 80036a6:	0719      	lsls	r1, r3, #28
 80036a8:	bf56      	itet	pl
 80036aa:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 80036ae:	6823      	ldrmi	r3, [r4, #0]
 80036b0:	091b      	lsrpl	r3, r3, #4
 80036b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036b6:	4283      	cmp	r3, r0
 80036b8:	d23a      	bcs.n	8003730 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036ba:	f7ff ff3f 	bl	800353c <RCC_SetFlashLatencyFromMSIRange>
 80036be:	2800      	cmp	r0, #0
 80036c0:	d1d6      	bne.n	8003670 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036c2:	6823      	ldr	r3, [r4, #0]
 80036c4:	f043 0308 	orr.w	r3, r3, #8
 80036c8:	6023      	str	r3, [r4, #0]
 80036ca:	6823      	ldr	r3, [r4, #0]
 80036cc:	6a2a      	ldr	r2, [r5, #32]
 80036ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036d2:	4313      	orrs	r3, r2
 80036d4:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036d6:	6863      	ldr	r3, [r4, #4]
 80036d8:	69ea      	ldr	r2, [r5, #28]
 80036da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80036e2:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036e4:	f7ff ff6c 	bl	80035c0 <HAL_RCC_GetSysClockFreq>
 80036e8:	68a3      	ldr	r3, [r4, #8]
 80036ea:	4a8a      	ldr	r2, [pc, #552]	; (8003914 <HAL_RCC_OscConfig+0x2ac>)
 80036ec:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80036f0:	5cd3      	ldrb	r3, [r2, r3]
 80036f2:	f003 031f 	and.w	r3, r3, #31
 80036f6:	40d8      	lsrs	r0, r3
 80036f8:	4b87      	ldr	r3, [pc, #540]	; (8003918 <HAL_RCC_OscConfig+0x2b0>)
 80036fa:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80036fc:	2000      	movs	r0, #0
 80036fe:	f7fe fbc1 	bl	8001e84 <HAL_InitTick>
        if(status != HAL_OK)
 8003702:	2800      	cmp	r0, #0
 8003704:	d1b5      	bne.n	8003672 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003706:	682b      	ldr	r3, [r5, #0]
 8003708:	07d8      	lsls	r0, r3, #31
 800370a:	d45d      	bmi.n	80037c8 <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800370c:	682b      	ldr	r3, [r5, #0]
 800370e:	0799      	lsls	r1, r3, #30
 8003710:	f100 809c 	bmi.w	800384c <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003714:	682b      	ldr	r3, [r5, #0]
 8003716:	0718      	lsls	r0, r3, #28
 8003718:	f100 80d0 	bmi.w	80038bc <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800371c:	682b      	ldr	r3, [r5, #0]
 800371e:	0759      	lsls	r1, r3, #29
 8003720:	f100 80fc 	bmi.w	800391c <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003724:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8003726:	2b00      	cmp	r3, #0
 8003728:	f040 8165 	bne.w	80039f6 <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 800372c:	2000      	movs	r0, #0
 800372e:	e7a0      	b.n	8003672 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003730:	6823      	ldr	r3, [r4, #0]
 8003732:	f043 0308 	orr.w	r3, r3, #8
 8003736:	6023      	str	r3, [r4, #0]
 8003738:	6823      	ldr	r3, [r4, #0]
 800373a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800373e:	4303      	orrs	r3, r0
 8003740:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003742:	6863      	ldr	r3, [r4, #4]
 8003744:	69ea      	ldr	r2, [r5, #28]
 8003746:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800374a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800374e:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003750:	f7ff fef4 	bl	800353c <RCC_SetFlashLatencyFromMSIRange>
 8003754:	2800      	cmp	r0, #0
 8003756:	d0c5      	beq.n	80036e4 <HAL_RCC_OscConfig+0x7c>
 8003758:	e78a      	b.n	8003670 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800375a:	69ab      	ldr	r3, [r5, #24]
 800375c:	b31b      	cbz	r3, 80037a6 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 800375e:	6823      	ldr	r3, [r4, #0]
 8003760:	f043 0301 	orr.w	r3, r3, #1
 8003764:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003766:	f7fe fbc3 	bl	8001ef0 <HAL_GetTick>
 800376a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800376c:	6823      	ldr	r3, [r4, #0]
 800376e:	079a      	lsls	r2, r3, #30
 8003770:	d511      	bpl.n	8003796 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003772:	6823      	ldr	r3, [r4, #0]
 8003774:	f043 0308 	orr.w	r3, r3, #8
 8003778:	6023      	str	r3, [r4, #0]
 800377a:	6823      	ldr	r3, [r4, #0]
 800377c:	6a2a      	ldr	r2, [r5, #32]
 800377e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003782:	4313      	orrs	r3, r2
 8003784:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003786:	6863      	ldr	r3, [r4, #4]
 8003788:	69ea      	ldr	r2, [r5, #28]
 800378a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800378e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003792:	6063      	str	r3, [r4, #4]
 8003794:	e7b7      	b.n	8003706 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003796:	f7fe fbab 	bl	8001ef0 <HAL_GetTick>
 800379a:	eba0 0008 	sub.w	r0, r0, r8
 800379e:	2802      	cmp	r0, #2
 80037a0:	d9e4      	bls.n	800376c <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 80037a2:	2003      	movs	r0, #3
 80037a4:	e765      	b.n	8003672 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 80037a6:	6823      	ldr	r3, [r4, #0]
 80037a8:	f023 0301 	bic.w	r3, r3, #1
 80037ac:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80037ae:	f7fe fb9f 	bl	8001ef0 <HAL_GetTick>
 80037b2:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037b4:	6823      	ldr	r3, [r4, #0]
 80037b6:	079b      	lsls	r3, r3, #30
 80037b8:	d5a5      	bpl.n	8003706 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037ba:	f7fe fb99 	bl	8001ef0 <HAL_GetTick>
 80037be:	eba0 0008 	sub.w	r0, r0, r8
 80037c2:	2802      	cmp	r0, #2
 80037c4:	d9f6      	bls.n	80037b4 <HAL_RCC_OscConfig+0x14c>
 80037c6:	e7ec      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80037c8:	2e08      	cmp	r6, #8
 80037ca:	d003      	beq.n	80037d4 <HAL_RCC_OscConfig+0x16c>
 80037cc:	2e0c      	cmp	r6, #12
 80037ce:	d108      	bne.n	80037e2 <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 80037d0:	2f03      	cmp	r7, #3
 80037d2:	d106      	bne.n	80037e2 <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d4:	6823      	ldr	r3, [r4, #0]
 80037d6:	039a      	lsls	r2, r3, #14
 80037d8:	d598      	bpl.n	800370c <HAL_RCC_OscConfig+0xa4>
 80037da:	686b      	ldr	r3, [r5, #4]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d195      	bne.n	800370c <HAL_RCC_OscConfig+0xa4>
 80037e0:	e746      	b.n	8003670 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037e2:	686b      	ldr	r3, [r5, #4]
 80037e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037e8:	d110      	bne.n	800380c <HAL_RCC_OscConfig+0x1a4>
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037f0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80037f2:	f7fe fb7d 	bl	8001ef0 <HAL_GetTick>
 80037f6:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037f8:	6823      	ldr	r3, [r4, #0]
 80037fa:	039b      	lsls	r3, r3, #14
 80037fc:	d486      	bmi.n	800370c <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037fe:	f7fe fb77 	bl	8001ef0 <HAL_GetTick>
 8003802:	eba0 0008 	sub.w	r0, r0, r8
 8003806:	2864      	cmp	r0, #100	; 0x64
 8003808:	d9f6      	bls.n	80037f8 <HAL_RCC_OscConfig+0x190>
 800380a:	e7ca      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800380c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003810:	d104      	bne.n	800381c <HAL_RCC_OscConfig+0x1b4>
 8003812:	6823      	ldr	r3, [r4, #0]
 8003814:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003818:	6023      	str	r3, [r4, #0]
 800381a:	e7e6      	b.n	80037ea <HAL_RCC_OscConfig+0x182>
 800381c:	6822      	ldr	r2, [r4, #0]
 800381e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003822:	6022      	str	r2, [r4, #0]
 8003824:	6822      	ldr	r2, [r4, #0]
 8003826:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800382a:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1e0      	bne.n	80037f2 <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8003830:	f7fe fb5e 	bl	8001ef0 <HAL_GetTick>
 8003834:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003836:	6823      	ldr	r3, [r4, #0]
 8003838:	0398      	lsls	r0, r3, #14
 800383a:	f57f af67 	bpl.w	800370c <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800383e:	f7fe fb57 	bl	8001ef0 <HAL_GetTick>
 8003842:	eba0 0008 	sub.w	r0, r0, r8
 8003846:	2864      	cmp	r0, #100	; 0x64
 8003848:	d9f5      	bls.n	8003836 <HAL_RCC_OscConfig+0x1ce>
 800384a:	e7aa      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800384c:	2e04      	cmp	r6, #4
 800384e:	d003      	beq.n	8003858 <HAL_RCC_OscConfig+0x1f0>
 8003850:	2e0c      	cmp	r6, #12
 8003852:	d110      	bne.n	8003876 <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8003854:	2f02      	cmp	r7, #2
 8003856:	d10e      	bne.n	8003876 <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003858:	6823      	ldr	r3, [r4, #0]
 800385a:	0559      	lsls	r1, r3, #21
 800385c:	d503      	bpl.n	8003866 <HAL_RCC_OscConfig+0x1fe>
 800385e:	68eb      	ldr	r3, [r5, #12]
 8003860:	2b00      	cmp	r3, #0
 8003862:	f43f af05 	beq.w	8003670 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003866:	6863      	ldr	r3, [r4, #4]
 8003868:	692a      	ldr	r2, [r5, #16]
 800386a:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 800386e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003872:	6063      	str	r3, [r4, #4]
 8003874:	e74e      	b.n	8003714 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003876:	68eb      	ldr	r3, [r5, #12]
 8003878:	b17b      	cbz	r3, 800389a <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 800387a:	6823      	ldr	r3, [r4, #0]
 800387c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003880:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003882:	f7fe fb35 	bl	8001ef0 <HAL_GetTick>
 8003886:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003888:	6823      	ldr	r3, [r4, #0]
 800388a:	055a      	lsls	r2, r3, #21
 800388c:	d4eb      	bmi.n	8003866 <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800388e:	f7fe fb2f 	bl	8001ef0 <HAL_GetTick>
 8003892:	1bc0      	subs	r0, r0, r7
 8003894:	2802      	cmp	r0, #2
 8003896:	d9f7      	bls.n	8003888 <HAL_RCC_OscConfig+0x220>
 8003898:	e783      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 800389a:	6823      	ldr	r3, [r4, #0]
 800389c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038a0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80038a2:	f7fe fb25 	bl	8001ef0 <HAL_GetTick>
 80038a6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038a8:	6823      	ldr	r3, [r4, #0]
 80038aa:	055b      	lsls	r3, r3, #21
 80038ac:	f57f af32 	bpl.w	8003714 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038b0:	f7fe fb1e 	bl	8001ef0 <HAL_GetTick>
 80038b4:	1bc0      	subs	r0, r0, r7
 80038b6:	2802      	cmp	r0, #2
 80038b8:	d9f6      	bls.n	80038a8 <HAL_RCC_OscConfig+0x240>
 80038ba:	e772      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038bc:	696b      	ldr	r3, [r5, #20]
 80038be:	b19b      	cbz	r3, 80038e8 <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 80038c0:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80038c4:	f043 0301 	orr.w	r3, r3, #1
 80038c8:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80038cc:	f7fe fb10 	bl	8001ef0 <HAL_GetTick>
 80038d0:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038d2:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80038d6:	079a      	lsls	r2, r3, #30
 80038d8:	f53f af20 	bmi.w	800371c <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038dc:	f7fe fb08 	bl	8001ef0 <HAL_GetTick>
 80038e0:	1bc0      	subs	r0, r0, r7
 80038e2:	2802      	cmp	r0, #2
 80038e4:	d9f5      	bls.n	80038d2 <HAL_RCC_OscConfig+0x26a>
 80038e6:	e75c      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 80038e8:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80038ec:	f023 0301 	bic.w	r3, r3, #1
 80038f0:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80038f4:	f7fe fafc 	bl	8001ef0 <HAL_GetTick>
 80038f8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038fa:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80038fe:	079b      	lsls	r3, r3, #30
 8003900:	f57f af0c 	bpl.w	800371c <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003904:	f7fe faf4 	bl	8001ef0 <HAL_GetTick>
 8003908:	1bc0      	subs	r0, r0, r7
 800390a:	2802      	cmp	r0, #2
 800390c:	d9f5      	bls.n	80038fa <HAL_RCC_OscConfig+0x292>
 800390e:	e748      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
 8003910:	40021000 	.word	0x40021000
 8003914:	0800ac90 	.word	0x0800ac90
 8003918:	20000000 	.word	0x20000000
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800391c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800391e:	00d8      	lsls	r0, r3, #3
 8003920:	d429      	bmi.n	8003976 <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003922:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003928:	65a3      	str	r3, [r4, #88]	; 0x58
 800392a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800392c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003930:	9301      	str	r3, [sp, #4]
 8003932:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003934:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003938:	4f5d      	ldr	r7, [pc, #372]	; (8003ab0 <HAL_RCC_OscConfig+0x448>)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	05d9      	lsls	r1, r3, #23
 800393e:	d51d      	bpl.n	800397c <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003940:	68ab      	ldr	r3, [r5, #8]
 8003942:	2b01      	cmp	r3, #1
 8003944:	d12b      	bne.n	800399e <HAL_RCC_OscConfig+0x336>
 8003946:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800394a:	f043 0301 	orr.w	r3, r3, #1
 800394e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8003952:	f7fe facd 	bl	8001ef0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003956:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800395a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800395c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8003960:	079b      	lsls	r3, r3, #30
 8003962:	d542      	bpl.n	80039ea <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8003964:	f1b8 0f00 	cmp.w	r8, #0
 8003968:	f43f aedc 	beq.w	8003724 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 800396c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800396e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003972:	65a3      	str	r3, [r4, #88]	; 0x58
 8003974:	e6d6      	b.n	8003724 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 8003976:	f04f 0800 	mov.w	r8, #0
 800397a:	e7dd      	b.n	8003938 <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003982:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8003984:	f7fe fab4 	bl	8001ef0 <HAL_GetTick>
 8003988:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	05da      	lsls	r2, r3, #23
 800398e:	d4d7      	bmi.n	8003940 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003990:	f7fe faae 	bl	8001ef0 <HAL_GetTick>
 8003994:	eba0 0009 	sub.w	r0, r0, r9
 8003998:	2802      	cmp	r0, #2
 800399a:	d9f6      	bls.n	800398a <HAL_RCC_OscConfig+0x322>
 800399c:	e701      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800399e:	2b05      	cmp	r3, #5
 80039a0:	d106      	bne.n	80039b0 <HAL_RCC_OscConfig+0x348>
 80039a2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80039a6:	f043 0304 	orr.w	r3, r3, #4
 80039aa:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80039ae:	e7ca      	b.n	8003946 <HAL_RCC_OscConfig+0x2de>
 80039b0:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80039b4:	f022 0201 	bic.w	r2, r2, #1
 80039b8:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 80039bc:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80039c0:	f022 0204 	bic.w	r2, r2, #4
 80039c4:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1c2      	bne.n	8003952 <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 80039cc:	f7fe fa90 	bl	8001ef0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d0:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80039d4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039d6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80039da:	0798      	lsls	r0, r3, #30
 80039dc:	d5c2      	bpl.n	8003964 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039de:	f7fe fa87 	bl	8001ef0 <HAL_GetTick>
 80039e2:	1bc0      	subs	r0, r0, r7
 80039e4:	4548      	cmp	r0, r9
 80039e6:	d9f6      	bls.n	80039d6 <HAL_RCC_OscConfig+0x36e>
 80039e8:	e6db      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ea:	f7fe fa81 	bl	8001ef0 <HAL_GetTick>
 80039ee:	1bc0      	subs	r0, r0, r7
 80039f0:	4548      	cmp	r0, r9
 80039f2:	d9b3      	bls.n	800395c <HAL_RCC_OscConfig+0x2f4>
 80039f4:	e6d5      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039f6:	2e0c      	cmp	r6, #12
 80039f8:	f43f ae3a 	beq.w	8003670 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80039fc:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 80039fe:	6823      	ldr	r3, [r4, #0]
 8003a00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a04:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a06:	d137      	bne.n	8003a78 <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 8003a08:	f7fe fa72 	bl	8001ef0 <HAL_GetTick>
 8003a0c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a0e:	6823      	ldr	r3, [r4, #0]
 8003a10:	0199      	lsls	r1, r3, #6
 8003a12:	d42b      	bmi.n	8003a6c <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a14:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003a16:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003a18:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003a1c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8003a1e:	3a01      	subs	r2, #1
 8003a20:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8003a24:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8003a26:	0912      	lsrs	r2, r2, #4
 8003a28:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8003a2c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8003a2e:	0852      	lsrs	r2, r2, #1
 8003a30:	3a01      	subs	r2, #1
 8003a32:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8003a36:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003a38:	0852      	lsrs	r2, r2, #1
 8003a3a:	3a01      	subs	r2, #1
 8003a3c:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003a40:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8003a42:	6823      	ldr	r3, [r4, #0]
 8003a44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a48:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a4a:	68e3      	ldr	r3, [r4, #12]
 8003a4c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a50:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8003a52:	f7fe fa4d 	bl	8001ef0 <HAL_GetTick>
 8003a56:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a58:	6823      	ldr	r3, [r4, #0]
 8003a5a:	019a      	lsls	r2, r3, #6
 8003a5c:	f53f ae66 	bmi.w	800372c <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a60:	f7fe fa46 	bl	8001ef0 <HAL_GetTick>
 8003a64:	1b40      	subs	r0, r0, r5
 8003a66:	2802      	cmp	r0, #2
 8003a68:	d9f6      	bls.n	8003a58 <HAL_RCC_OscConfig+0x3f0>
 8003a6a:	e69a      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a6c:	f7fe fa40 	bl	8001ef0 <HAL_GetTick>
 8003a70:	1b80      	subs	r0, r0, r6
 8003a72:	2802      	cmp	r0, #2
 8003a74:	d9cb      	bls.n	8003a0e <HAL_RCC_OscConfig+0x3a6>
 8003a76:	e694      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003a78:	6823      	ldr	r3, [r4, #0]
 8003a7a:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003a7e:	bf02      	ittt	eq
 8003a80:	68e3      	ldreq	r3, [r4, #12]
 8003a82:	f023 0303 	biceq.w	r3, r3, #3
 8003a86:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003a88:	68e3      	ldr	r3, [r4, #12]
 8003a8a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003a8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a92:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8003a94:	f7fe fa2c 	bl	8001ef0 <HAL_GetTick>
 8003a98:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a9a:	6823      	ldr	r3, [r4, #0]
 8003a9c:	019b      	lsls	r3, r3, #6
 8003a9e:	f57f ae45 	bpl.w	800372c <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aa2:	f7fe fa25 	bl	8001ef0 <HAL_GetTick>
 8003aa6:	1b40      	subs	r0, r0, r5
 8003aa8:	2802      	cmp	r0, #2
 8003aaa:	d9f6      	bls.n	8003a9a <HAL_RCC_OscConfig+0x432>
 8003aac:	e679      	b.n	80037a2 <HAL_RCC_OscConfig+0x13a>
 8003aae:	bf00      	nop
 8003ab0:	40007000 	.word	0x40007000

08003ab4 <HAL_RCC_ClockConfig>:
{
 8003ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ab8:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8003aba:	4604      	mov	r4, r0
 8003abc:	b910      	cbnz	r0, 8003ac4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8003abe:	2001      	movs	r0, #1
 8003ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ac4:	4a40      	ldr	r2, [pc, #256]	; (8003bc8 <HAL_RCC_ClockConfig+0x114>)
 8003ac6:	6813      	ldr	r3, [r2, #0]
 8003ac8:	f003 0307 	and.w	r3, r3, #7
 8003acc:	428b      	cmp	r3, r1
 8003ace:	d329      	bcc.n	8003b24 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ad0:	6823      	ldr	r3, [r4, #0]
 8003ad2:	07d9      	lsls	r1, r3, #31
 8003ad4:	d431      	bmi.n	8003b3a <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ad6:	6821      	ldr	r1, [r4, #0]
 8003ad8:	078a      	lsls	r2, r1, #30
 8003ada:	d45b      	bmi.n	8003b94 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003adc:	4a3a      	ldr	r2, [pc, #232]	; (8003bc8 <HAL_RCC_ClockConfig+0x114>)
 8003ade:	6813      	ldr	r3, [r2, #0]
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	429e      	cmp	r6, r3
 8003ae6:	d35d      	bcc.n	8003ba4 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ae8:	f011 0f04 	tst.w	r1, #4
 8003aec:	4d37      	ldr	r5, [pc, #220]	; (8003bcc <HAL_RCC_ClockConfig+0x118>)
 8003aee:	d164      	bne.n	8003bba <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003af0:	070b      	lsls	r3, r1, #28
 8003af2:	d506      	bpl.n	8003b02 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003af4:	68ab      	ldr	r3, [r5, #8]
 8003af6:	6922      	ldr	r2, [r4, #16]
 8003af8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003afc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003b00:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b02:	f7ff fd5d 	bl	80035c0 <HAL_RCC_GetSysClockFreq>
 8003b06:	68ab      	ldr	r3, [r5, #8]
 8003b08:	4a31      	ldr	r2, [pc, #196]	; (8003bd0 <HAL_RCC_ClockConfig+0x11c>)
 8003b0a:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8003b0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b12:	5cd3      	ldrb	r3, [r2, r3]
 8003b14:	f003 031f 	and.w	r3, r3, #31
 8003b18:	40d8      	lsrs	r0, r3
 8003b1a:	4b2e      	ldr	r3, [pc, #184]	; (8003bd4 <HAL_RCC_ClockConfig+0x120>)
 8003b1c:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8003b1e:	2000      	movs	r0, #0
 8003b20:	f7fe b9b0 	b.w	8001e84 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b24:	6813      	ldr	r3, [r2, #0]
 8003b26:	f023 0307 	bic.w	r3, r3, #7
 8003b2a:	430b      	orrs	r3, r1
 8003b2c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b2e:	6813      	ldr	r3, [r2, #0]
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	4299      	cmp	r1, r3
 8003b36:	d1c2      	bne.n	8003abe <HAL_RCC_ClockConfig+0xa>
 8003b38:	e7ca      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b3a:	6862      	ldr	r2, [r4, #4]
 8003b3c:	4d23      	ldr	r5, [pc, #140]	; (8003bcc <HAL_RCC_ClockConfig+0x118>)
 8003b3e:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b40:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b42:	d11b      	bne.n	8003b7c <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b44:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b48:	d0b9      	beq.n	8003abe <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b4a:	68ab      	ldr	r3, [r5, #8]
 8003b4c:	f023 0303 	bic.w	r3, r3, #3
 8003b50:	4313      	orrs	r3, r2
 8003b52:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8003b54:	f7fe f9cc 	bl	8001ef0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b58:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003b5c:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b5e:	68ab      	ldr	r3, [r5, #8]
 8003b60:	6862      	ldr	r2, [r4, #4]
 8003b62:	f003 030c 	and.w	r3, r3, #12
 8003b66:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003b6a:	d0b4      	beq.n	8003ad6 <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b6c:	f7fe f9c0 	bl	8001ef0 <HAL_GetTick>
 8003b70:	1bc0      	subs	r0, r0, r7
 8003b72:	4540      	cmp	r0, r8
 8003b74:	d9f3      	bls.n	8003b5e <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8003b76:	2003      	movs	r0, #3
}
 8003b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b7c:	2a02      	cmp	r2, #2
 8003b7e:	d102      	bne.n	8003b86 <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b80:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003b84:	e7e0      	b.n	8003b48 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b86:	b912      	cbnz	r2, 8003b8e <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b88:	f013 0f02 	tst.w	r3, #2
 8003b8c:	e7dc      	b.n	8003b48 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b8e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003b92:	e7d9      	b.n	8003b48 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b94:	4a0d      	ldr	r2, [pc, #52]	; (8003bcc <HAL_RCC_ClockConfig+0x118>)
 8003b96:	68a0      	ldr	r0, [r4, #8]
 8003b98:	6893      	ldr	r3, [r2, #8]
 8003b9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b9e:	4303      	orrs	r3, r0
 8003ba0:	6093      	str	r3, [r2, #8]
 8003ba2:	e79b      	b.n	8003adc <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ba4:	6813      	ldr	r3, [r2, #0]
 8003ba6:	f023 0307 	bic.w	r3, r3, #7
 8003baa:	4333      	orrs	r3, r6
 8003bac:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bae:	6813      	ldr	r3, [r2, #0]
 8003bb0:	f003 0307 	and.w	r3, r3, #7
 8003bb4:	429e      	cmp	r6, r3
 8003bb6:	d182      	bne.n	8003abe <HAL_RCC_ClockConfig+0xa>
 8003bb8:	e796      	b.n	8003ae8 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bba:	68ab      	ldr	r3, [r5, #8]
 8003bbc:	68e2      	ldr	r2, [r4, #12]
 8003bbe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	60ab      	str	r3, [r5, #8]
 8003bc6:	e793      	b.n	8003af0 <HAL_RCC_ClockConfig+0x3c>
 8003bc8:	40022000 	.word	0x40022000
 8003bcc:	40021000 	.word	0x40021000
 8003bd0:	0800ac90 	.word	0x0800ac90
 8003bd4:	20000000 	.word	0x20000000

08003bd8 <HAL_RCC_GetHCLKFreq>:
}
 8003bd8:	4b01      	ldr	r3, [pc, #4]	; (8003be0 <HAL_RCC_GetHCLKFreq+0x8>)
 8003bda:	6818      	ldr	r0, [r3, #0]
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	20000000 	.word	0x20000000

08003be4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003be4:	4b05      	ldr	r3, [pc, #20]	; (8003bfc <HAL_RCC_GetPCLK1Freq+0x18>)
 8003be6:	4a06      	ldr	r2, [pc, #24]	; (8003c00 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003bee:	5cd3      	ldrb	r3, [r2, r3]
 8003bf0:	4a04      	ldr	r2, [pc, #16]	; (8003c04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bf2:	6810      	ldr	r0, [r2, #0]
 8003bf4:	f003 031f 	and.w	r3, r3, #31
}
 8003bf8:	40d8      	lsrs	r0, r3
 8003bfa:	4770      	bx	lr
 8003bfc:	40021000 	.word	0x40021000
 8003c00:	0800aca0 	.word	0x0800aca0
 8003c04:	20000000 	.word	0x20000000

08003c08 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c08:	4b05      	ldr	r3, [pc, #20]	; (8003c20 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003c0a:	4a06      	ldr	r2, [pc, #24]	; (8003c24 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003c12:	5cd3      	ldrb	r3, [r2, r3]
 8003c14:	4a04      	ldr	r2, [pc, #16]	; (8003c28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c16:	6810      	ldr	r0, [r2, #0]
 8003c18:	f003 031f 	and.w	r3, r3, #31
}
 8003c1c:	40d8      	lsrs	r0, r3
 8003c1e:	4770      	bx	lr
 8003c20:	40021000 	.word	0x40021000
 8003c24:	0800aca0 	.word	0x0800aca0
 8003c28:	20000000 	.word	0x20000000

08003c2c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c2e:	4b45      	ldr	r3, [pc, #276]	; (8003d44 <RCCEx_PLLSAI1_Config+0x118>)
 8003c30:	68da      	ldr	r2, [r3, #12]
 8003c32:	f012 0f03 	tst.w	r2, #3
{
 8003c36:	4605      	mov	r5, r0
 8003c38:	460e      	mov	r6, r1
 8003c3a:	461c      	mov	r4, r3
 8003c3c:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c3e:	d02a      	beq.n	8003c96 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003c40:	68da      	ldr	r2, [r3, #12]
 8003c42:	f002 0203 	and.w	r2, r2, #3
 8003c46:	4282      	cmp	r2, r0
 8003c48:	d13c      	bne.n	8003cc4 <RCCEx_PLLSAI1_Config+0x98>
       ||
 8003c4a:	2a00      	cmp	r2, #0
 8003c4c:	d03a      	beq.n	8003cc4 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c4e:	68db      	ldr	r3, [r3, #12]
       ||
 8003c50:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c52:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8003c56:	3301      	adds	r3, #1
       ||
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d133      	bne.n	8003cc4 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c5c:	6823      	ldr	r3, [r4, #0]
 8003c5e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003c62:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c64:	f7fe f944 	bl	8001ef0 <HAL_GetTick>
 8003c68:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c6a:	6823      	ldr	r3, [r4, #0]
 8003c6c:	011a      	lsls	r2, r3, #4
 8003c6e:	d432      	bmi.n	8003cd6 <RCCEx_PLLSAI1_Config+0xaa>
 8003c70:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c72:	2e00      	cmp	r6, #0
 8003c74:	d036      	beq.n	8003ce4 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c76:	2e01      	cmp	r6, #1
 8003c78:	d150      	bne.n	8003d1c <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c7a:	6922      	ldr	r2, [r4, #16]
 8003c7c:	6928      	ldr	r0, [r5, #16]
 8003c7e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003c82:	0840      	lsrs	r0, r0, #1
 8003c84:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8003c88:	3801      	subs	r0, #1
 8003c8a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8003c8e:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8003c92:	6122      	str	r2, [r4, #16]
 8003c94:	e032      	b.n	8003cfc <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8003c96:	2802      	cmp	r0, #2
 8003c98:	d010      	beq.n	8003cbc <RCCEx_PLLSAI1_Config+0x90>
 8003c9a:	2803      	cmp	r0, #3
 8003c9c:	d014      	beq.n	8003cc8 <RCCEx_PLLSAI1_Config+0x9c>
 8003c9e:	2801      	cmp	r0, #1
 8003ca0:	d110      	bne.n	8003cc4 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	079f      	lsls	r7, r3, #30
 8003ca6:	d538      	bpl.n	8003d1a <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ca8:	68e3      	ldr	r3, [r4, #12]
 8003caa:	686a      	ldr	r2, [r5, #4]
 8003cac:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8003cb0:	3a01      	subs	r2, #1
 8003cb2:	4318      	orrs	r0, r3
 8003cb4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8003cb8:	60e0      	str	r0, [r4, #12]
 8003cba:	e7cf      	b.n	8003c5c <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003cc2:	d1f1      	bne.n	8003ca8 <RCCEx_PLLSAI1_Config+0x7c>
 8003cc4:	2001      	movs	r0, #1
 8003cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	0391      	lsls	r1, r2, #14
 8003ccc:	d4ec      	bmi.n	8003ca8 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003cd4:	e7f5      	b.n	8003cc2 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003cd6:	f7fe f90b 	bl	8001ef0 <HAL_GetTick>
 8003cda:	1bc0      	subs	r0, r0, r7
 8003cdc:	2802      	cmp	r0, #2
 8003cde:	d9c4      	bls.n	8003c6a <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8003ce0:	2003      	movs	r0, #3
 8003ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ce4:	6921      	ldr	r1, [r4, #16]
 8003ce6:	68eb      	ldr	r3, [r5, #12]
 8003ce8:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8003cec:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8003cf0:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8003cf4:	091b      	lsrs	r3, r3, #4
 8003cf6:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8003cfa:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003cfc:	6823      	ldr	r3, [r4, #0]
 8003cfe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003d02:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d04:	f7fe f8f4 	bl	8001ef0 <HAL_GetTick>
 8003d08:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d0a:	6823      	ldr	r3, [r4, #0]
 8003d0c:	011b      	lsls	r3, r3, #4
 8003d0e:	d513      	bpl.n	8003d38 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003d10:	6923      	ldr	r3, [r4, #16]
 8003d12:	69aa      	ldr	r2, [r5, #24]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	6123      	str	r3, [r4, #16]
 8003d18:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8003d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d1c:	6923      	ldr	r3, [r4, #16]
 8003d1e:	6968      	ldr	r0, [r5, #20]
 8003d20:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d24:	0840      	lsrs	r0, r0, #1
 8003d26:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d2a:	3801      	subs	r0, #1
 8003d2c:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8003d30:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8003d34:	6123      	str	r3, [r4, #16]
 8003d36:	e7e1      	b.n	8003cfc <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d38:	f7fe f8da 	bl	8001ef0 <HAL_GetTick>
 8003d3c:	1b80      	subs	r0, r0, r6
 8003d3e:	2802      	cmp	r0, #2
 8003d40:	d9e3      	bls.n	8003d0a <RCCEx_PLLSAI1_Config+0xde>
 8003d42:	e7cd      	b.n	8003ce0 <RCCEx_PLLSAI1_Config+0xb4>
 8003d44:	40021000 	.word	0x40021000

08003d48 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d4a:	4b3d      	ldr	r3, [pc, #244]	; (8003e40 <RCCEx_PLLSAI2_Config+0xf8>)
 8003d4c:	68da      	ldr	r2, [r3, #12]
 8003d4e:	f012 0f03 	tst.w	r2, #3
{
 8003d52:	4605      	mov	r5, r0
 8003d54:	460e      	mov	r6, r1
 8003d56:	461c      	mov	r4, r3
 8003d58:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d5a:	d028      	beq.n	8003dae <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003d5c:	68da      	ldr	r2, [r3, #12]
 8003d5e:	f002 0203 	and.w	r2, r2, #3
 8003d62:	4282      	cmp	r2, r0
 8003d64:	d13a      	bne.n	8003ddc <RCCEx_PLLSAI2_Config+0x94>
       ||
 8003d66:	2a00      	cmp	r2, #0
 8003d68:	d038      	beq.n	8003ddc <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003d6a:	68db      	ldr	r3, [r3, #12]
       ||
 8003d6c:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003d6e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8003d72:	3301      	adds	r3, #1
       ||
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d131      	bne.n	8003ddc <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003d78:	6823      	ldr	r3, [r4, #0]
 8003d7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d7e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d80:	f7fe f8b6 	bl	8001ef0 <HAL_GetTick>
 8003d84:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d86:	6823      	ldr	r3, [r4, #0]
 8003d88:	009a      	lsls	r2, r3, #2
 8003d8a:	d430      	bmi.n	8003dee <RCCEx_PLLSAI2_Config+0xa6>
 8003d8c:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d8e:	2e00      	cmp	r6, #0
 8003d90:	d034      	beq.n	8003dfc <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d92:	6963      	ldr	r3, [r4, #20]
 8003d94:	6929      	ldr	r1, [r5, #16]
 8003d96:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d9a:	0849      	lsrs	r1, r1, #1
 8003d9c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003da0:	3901      	subs	r1, #1
 8003da2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8003da6:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8003daa:	6163      	str	r3, [r4, #20]
 8003dac:	e032      	b.n	8003e14 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8003dae:	2802      	cmp	r0, #2
 8003db0:	d010      	beq.n	8003dd4 <RCCEx_PLLSAI2_Config+0x8c>
 8003db2:	2803      	cmp	r0, #3
 8003db4:	d014      	beq.n	8003de0 <RCCEx_PLLSAI2_Config+0x98>
 8003db6:	2801      	cmp	r0, #1
 8003db8:	d110      	bne.n	8003ddc <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	079f      	lsls	r7, r3, #30
 8003dbe:	d538      	bpl.n	8003e32 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003dc0:	68e3      	ldr	r3, [r4, #12]
 8003dc2:	686a      	ldr	r2, [r5, #4]
 8003dc4:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8003dc8:	3a01      	subs	r2, #1
 8003dca:	4318      	orrs	r0, r3
 8003dcc:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8003dd0:	60e0      	str	r0, [r4, #12]
 8003dd2:	e7d1      	b.n	8003d78 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003dda:	d1f1      	bne.n	8003dc0 <RCCEx_PLLSAI2_Config+0x78>
 8003ddc:	2001      	movs	r0, #1
 8003dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	0391      	lsls	r1, r2, #14
 8003de4:	d4ec      	bmi.n	8003dc0 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003dec:	e7f5      	b.n	8003dda <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003dee:	f7fe f87f 	bl	8001ef0 <HAL_GetTick>
 8003df2:	1bc0      	subs	r0, r0, r7
 8003df4:	2802      	cmp	r0, #2
 8003df6:	d9c6      	bls.n	8003d86 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8003df8:	2003      	movs	r0, #3
 8003dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003dfc:	6962      	ldr	r2, [r4, #20]
 8003dfe:	68eb      	ldr	r3, [r5, #12]
 8003e00:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8003e04:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003e08:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003e0c:	091b      	lsrs	r3, r3, #4
 8003e0e:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8003e12:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e14:	6823      	ldr	r3, [r4, #0]
 8003e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e1a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e1c:	f7fe f868 	bl	8001ef0 <HAL_GetTick>
 8003e20:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e22:	6823      	ldr	r3, [r4, #0]
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	d505      	bpl.n	8003e34 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003e28:	6963      	ldr	r3, [r4, #20]
 8003e2a:	696a      	ldr	r2, [r5, #20]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	6163      	str	r3, [r4, #20]
 8003e30:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8003e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e34:	f7fe f85c 	bl	8001ef0 <HAL_GetTick>
 8003e38:	1b80      	subs	r0, r0, r6
 8003e3a:	2802      	cmp	r0, #2
 8003e3c:	d9f1      	bls.n	8003e22 <RCCEx_PLLSAI2_Config+0xda>
 8003e3e:	e7db      	b.n	8003df8 <RCCEx_PLLSAI2_Config+0xb0>
 8003e40:	40021000 	.word	0x40021000

08003e44 <HAL_RCCEx_PeriphCLKConfig>:
{
 8003e44:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e48:	6806      	ldr	r6, [r0, #0]
 8003e4a:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8003e4e:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e50:	d024      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8003e52:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8003e54:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8003e58:	d02c      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8003e5a:	d802      	bhi.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003e5c:	b1c1      	cbz	r1, 8003e90 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8003e5e:	2601      	movs	r6, #1
 8003e60:	e01c      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8003e62:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8003e66:	d00d      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003e68:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8003e6c:	d1f7      	bne.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e6e:	4a4d      	ldr	r2, [pc, #308]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e70:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8003e72:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003e76:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003e7a:	430b      	orrs	r3, r1
 8003e7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8003e80:	2600      	movs	r6, #0
 8003e82:	e00b      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e84:	4a47      	ldr	r2, [pc, #284]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e86:	68d3      	ldr	r3, [r2, #12]
 8003e88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e8c:	60d3      	str	r3, [r2, #12]
      break;
 8003e8e:	e7ee      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e90:	3004      	adds	r0, #4
 8003e92:	f7ff fecb 	bl	8003c2c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e96:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8003e98:	2800      	cmp	r0, #0
 8003e9a:	d0e8      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003e9c:	6823      	ldr	r3, [r4, #0]
 8003e9e:	04d8      	lsls	r0, r3, #19
 8003ea0:	d506      	bpl.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8003ea2:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003ea4:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8003ea8:	d074      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8003eaa:	d808      	bhi.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003eac:	b1a9      	cbz	r1, 8003eda <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8003eae:	2601      	movs	r6, #1
 8003eb0:	4635      	mov	r5, r6
 8003eb2:	e021      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	3020      	adds	r0, #32
 8003eb8:	f7ff ff46 	bl	8003d48 <RCCEx_PLLSAI2_Config>
 8003ebc:	e7eb      	b.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8003ebe:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8003ec2:	d004      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8003ec4:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8003ec8:	d1f1      	bne.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8003eca:	4635      	mov	r5, r6
 8003ecc:	e009      	b.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ece:	4a35      	ldr	r2, [pc, #212]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ed0:	68d3      	ldr	r3, [r2, #12]
 8003ed2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ed6:	60d3      	str	r3, [r2, #12]
 8003ed8:	e7f7      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003eda:	1d20      	adds	r0, r4, #4
 8003edc:	f7ff fea6 	bl	8003c2c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ee0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003ee2:	2d00      	cmp	r5, #0
 8003ee4:	d15c      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ee6:	4a2f      	ldr	r2, [pc, #188]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ee8:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003eea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003eee:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8003ef2:	430b      	orrs	r3, r1
 8003ef4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ef8:	6823      	ldr	r3, [r4, #0]
 8003efa:	0399      	lsls	r1, r3, #14
 8003efc:	f140 814f 	bpl.w	800419e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f00:	4f28      	ldr	r7, [pc, #160]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f04:	00da      	lsls	r2, r3, #3
 8003f06:	f140 8176 	bpl.w	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 8003f0a:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f0e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8003f12:	f8d9 3000 	ldr.w	r3, [r9]
 8003f16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f1a:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8003f1e:	f7fd ffe7 	bl	8001ef0 <HAL_GetTick>
 8003f22:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f24:	f8d9 3000 	ldr.w	r3, [r9]
 8003f28:	05db      	lsls	r3, r3, #23
 8003f2a:	d53f      	bpl.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 8003f2c:	2d00      	cmp	r5, #0
 8003f2e:	d144      	bne.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f30:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f34:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003f38:	d015      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x122>
 8003f3a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d011      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f46:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8003f4a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003f4e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f52:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f5a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003f5e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8003f62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f66:	07d8      	lsls	r0, r3, #31
 8003f68:	d509      	bpl.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8003f6a:	f7fd ffc1 	bl	8001ef0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f6e:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8003f72:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f74:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003f78:	0799      	lsls	r1, r3, #30
 8003f7a:	f140 8109 	bpl.w	8004190 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003f82:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8003f86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003f90:	4635      	mov	r5, r6
 8003f92:	e012      	b.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f94:	2100      	movs	r1, #0
 8003f96:	f104 0020 	add.w	r0, r4, #32
 8003f9a:	f7ff fed5 	bl	8003d48 <RCCEx_PLLSAI2_Config>
 8003f9e:	e79f      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8003fa0:	462e      	mov	r6, r5
 8003fa2:	e7a9      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fac:	f7fd ffa0 	bl	8001ef0 <HAL_GetTick>
 8003fb0:	eba0 000a 	sub.w	r0, r0, sl
 8003fb4:	2802      	cmp	r0, #2
 8003fb6:	d9b5      	bls.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8003fb8:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8003fba:	f1b8 0f00 	cmp.w	r8, #0
 8003fbe:	d003      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fc0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fc6:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003fc8:	6823      	ldr	r3, [r4, #0]
 8003fca:	07da      	lsls	r2, r3, #31
 8003fcc:	d508      	bpl.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003fce:	4990      	ldr	r1, [pc, #576]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003fd0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003fd2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003fd6:	f022 0203 	bic.w	r2, r2, #3
 8003fda:	4302      	orrs	r2, r0
 8003fdc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fe0:	079f      	lsls	r7, r3, #30
 8003fe2:	d508      	bpl.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fe4:	498a      	ldr	r1, [pc, #552]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003fe6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003fe8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003fec:	f022 020c 	bic.w	r2, r2, #12
 8003ff0:	4302      	orrs	r2, r0
 8003ff2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ff6:	075e      	lsls	r6, r3, #29
 8003ff8:	d508      	bpl.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ffa:	4985      	ldr	r1, [pc, #532]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003ffc:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003ffe:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004002:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8004006:	4302      	orrs	r2, r0
 8004008:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800400c:	0718      	lsls	r0, r3, #28
 800400e:	d508      	bpl.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004010:	497f      	ldr	r1, [pc, #508]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8004012:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8004014:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004018:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800401c:	4302      	orrs	r2, r0
 800401e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004022:	06d9      	lsls	r1, r3, #27
 8004024:	d508      	bpl.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004026:	497a      	ldr	r1, [pc, #488]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8004028:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800402a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800402e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004032:	4302      	orrs	r2, r0
 8004034:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004038:	069a      	lsls	r2, r3, #26
 800403a:	d508      	bpl.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800403c:	4974      	ldr	r1, [pc, #464]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800403e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8004040:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004044:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004048:	4302      	orrs	r2, r0
 800404a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800404e:	059f      	lsls	r7, r3, #22
 8004050:	d508      	bpl.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004052:	496f      	ldr	r1, [pc, #444]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8004054:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8004056:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800405a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800405e:	4302      	orrs	r2, r0
 8004060:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004064:	055e      	lsls	r6, r3, #21
 8004066:	d508      	bpl.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004068:	4969      	ldr	r1, [pc, #420]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800406a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800406c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004070:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8004074:	4302      	orrs	r2, r0
 8004076:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800407a:	0658      	lsls	r0, r3, #25
 800407c:	d508      	bpl.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800407e:	4964      	ldr	r1, [pc, #400]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8004080:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8004082:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004086:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800408a:	4302      	orrs	r2, r0
 800408c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004090:	0619      	lsls	r1, r3, #24
 8004092:	d508      	bpl.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004094:	495e      	ldr	r1, [pc, #376]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8004096:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004098:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800409c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80040a0:	4302      	orrs	r2, r0
 80040a2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040a6:	05da      	lsls	r2, r3, #23
 80040a8:	d508      	bpl.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040aa:	4959      	ldr	r1, [pc, #356]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80040ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80040ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80040b2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80040b6:	4302      	orrs	r2, r0
 80040b8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040bc:	049b      	lsls	r3, r3, #18
 80040be:	d50f      	bpl.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040c0:	4a53      	ldr	r2, [pc, #332]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80040c2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80040c4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80040c8:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80040cc:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80040ce:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040d2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80040d6:	d164      	bne.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040d8:	68d3      	ldr	r3, [r2, #12]
 80040da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040de:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80040e0:	6823      	ldr	r3, [r4, #0]
 80040e2:	031f      	lsls	r7, r3, #12
 80040e4:	d50f      	bpl.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80040e6:	4a4a      	ldr	r2, [pc, #296]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80040e8:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80040ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80040ee:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80040f2:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80040f4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80040f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80040fc:	d15c      	bne.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040fe:	68d3      	ldr	r3, [r2, #12]
 8004100:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004104:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004106:	6823      	ldr	r3, [r4, #0]
 8004108:	035e      	lsls	r6, r3, #13
 800410a:	d50f      	bpl.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800410c:	4a40      	ldr	r2, [pc, #256]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800410e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8004110:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004114:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004118:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800411a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800411e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004122:	d154      	bne.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004124:	68d3      	ldr	r3, [r2, #12]
 8004126:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800412a:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800412c:	6823      	ldr	r3, [r4, #0]
 800412e:	0458      	lsls	r0, r3, #17
 8004130:	d512      	bpl.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004132:	4937      	ldr	r1, [pc, #220]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8004134:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8004136:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800413a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800413e:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004140:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004144:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004148:	d14c      	bne.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800414a:	2102      	movs	r1, #2
 800414c:	1d20      	adds	r0, r4, #4
 800414e:	f7ff fd6d 	bl	8003c2c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8004152:	2800      	cmp	r0, #0
 8004154:	bf18      	it	ne
 8004156:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004158:	6822      	ldr	r2, [r4, #0]
 800415a:	0411      	lsls	r1, r2, #16
 800415c:	d508      	bpl.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800415e:	492c      	ldr	r1, [pc, #176]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8004160:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8004162:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8004166:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800416a:	4303      	orrs	r3, r0
 800416c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004170:	03d3      	lsls	r3, r2, #15
 8004172:	d509      	bpl.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004174:	4a26      	ldr	r2, [pc, #152]	; (8004210 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8004176:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800417a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800417e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004182:	430b      	orrs	r3, r1
 8004184:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8004188:	4628      	mov	r0, r5
 800418a:	b002      	add	sp, #8
 800418c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004190:	f7fd feae 	bl	8001ef0 <HAL_GetTick>
 8004194:	1b40      	subs	r0, r0, r5
 8004196:	4548      	cmp	r0, r9
 8004198:	f67f aeec 	bls.w	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800419c:	e70c      	b.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x174>
 800419e:	4635      	mov	r5, r6
 80041a0:	e712      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80041a2:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80041a6:	d19b      	bne.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041a8:	2101      	movs	r1, #1
 80041aa:	1d20      	adds	r0, r4, #4
 80041ac:	f7ff fd3e 	bl	8003c2c <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80041b0:	2800      	cmp	r0, #0
 80041b2:	bf18      	it	ne
 80041b4:	4605      	movne	r5, r0
 80041b6:	e793      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80041b8:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80041bc:	d1a3      	bne.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041be:	2101      	movs	r1, #1
 80041c0:	1d20      	adds	r0, r4, #4
 80041c2:	f7ff fd33 	bl	8003c2c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80041c6:	2800      	cmp	r0, #0
 80041c8:	bf18      	it	ne
 80041ca:	4605      	movne	r5, r0
 80041cc:	e79b      	b.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041ce:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80041d2:	d1ab      	bne.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041d4:	2101      	movs	r1, #1
 80041d6:	1d20      	adds	r0, r4, #4
 80041d8:	f7ff fd28 	bl	8003c2c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80041dc:	2800      	cmp	r0, #0
 80041de:	bf18      	it	ne
 80041e0:	4605      	movne	r5, r0
 80041e2:	e7a3      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80041e4:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80041e8:	d1b6      	bne.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80041ea:	2102      	movs	r1, #2
 80041ec:	f104 0020 	add.w	r0, r4, #32
 80041f0:	f7ff fdaa 	bl	8003d48 <RCCEx_PLLSAI2_Config>
 80041f4:	e7ad      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80041f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80041fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004204:	9301      	str	r3, [sp, #4]
 8004206:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004208:	f04f 0801 	mov.w	r8, #1
 800420c:	e67f      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0xca>
 800420e:	bf00      	nop
 8004210:	40021000 	.word	0x40021000

08004214 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8004214:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004216:	69c1      	ldr	r1, [r0, #28]
{
 8004218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800421a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800421c:	6883      	ldr	r3, [r0, #8]
 800421e:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004220:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004222:	4303      	orrs	r3, r0
 8004224:	6960      	ldr	r0, [r4, #20]
 8004226:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004228:	48ba      	ldr	r0, [pc, #744]	; (8004514 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800422a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800422c:	4028      	ands	r0, r5
 800422e:	4303      	orrs	r3, r0
 8004230:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004232:	6853      	ldr	r3, [r2, #4]
 8004234:	68e0      	ldr	r0, [r4, #12]
 8004236:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800423a:	4303      	orrs	r3, r0
 800423c:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800423e:	4bb6      	ldr	r3, [pc, #728]	; (8004518 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004240:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004242:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004244:	bf1c      	itt	ne
 8004246:	6a23      	ldrne	r3, [r4, #32]
 8004248:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800424a:	6893      	ldr	r3, [r2, #8]
 800424c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004250:	4303      	orrs	r3, r0
 8004252:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004254:	4bb1      	ldr	r3, [pc, #708]	; (800451c <UART_SetConfig+0x308>)
 8004256:	429a      	cmp	r2, r3
 8004258:	d119      	bne.n	800428e <UART_SetConfig+0x7a>
 800425a:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800425e:	4ab0      	ldr	r2, [pc, #704]	; (8004520 <UART_SetConfig+0x30c>)
 8004260:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004264:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004268:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800426c:	5cd3      	ldrb	r3, [r2, r3]
 800426e:	f040 8138 	bne.w	80044e2 <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 8004272:	2b08      	cmp	r3, #8
 8004274:	f200 808f 	bhi.w	8004396 <UART_SetConfig+0x182>
 8004278:	e8df f013 	tbh	[pc, r3, lsl #1]
 800427c:	00ca011a 	.word	0x00ca011a
 8004280:	008d00f9 	.word	0x008d00f9
 8004284:	008d0114 	.word	0x008d0114
 8004288:	008d008d 	.word	0x008d008d
 800428c:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 800428e:	4ba5      	ldr	r3, [pc, #660]	; (8004524 <UART_SetConfig+0x310>)
 8004290:	429a      	cmp	r2, r3
 8004292:	d107      	bne.n	80042a4 <UART_SetConfig+0x90>
 8004294:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004298:	4aa3      	ldr	r2, [pc, #652]	; (8004528 <UART_SetConfig+0x314>)
 800429a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800429e:	f003 030c 	and.w	r3, r3, #12
 80042a2:	e7e1      	b.n	8004268 <UART_SetConfig+0x54>
 80042a4:	4ba1      	ldr	r3, [pc, #644]	; (800452c <UART_SetConfig+0x318>)
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d123      	bne.n	80042f2 <UART_SetConfig+0xde>
 80042aa:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80042ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80042b6:	2b10      	cmp	r3, #16
 80042b8:	f000 80f1 	beq.w	800449e <UART_SetConfig+0x28a>
 80042bc:	d80b      	bhi.n	80042d6 <UART_SetConfig+0xc2>
 80042be:	2b00      	cmp	r3, #0
 80042c0:	f000 80f3 	beq.w	80044aa <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042c4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80042c8:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80042cc:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042d0:	f000 80f8 	beq.w	80044c4 <UART_SetConfig+0x2b0>
 80042d4:	e0a8      	b.n	8004428 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042d6:	2b20      	cmp	r3, #32
 80042d8:	f000 80c6 	beq.w	8004468 <UART_SetConfig+0x254>
 80042dc:	2b30      	cmp	r3, #48	; 0x30
 80042de:	d1f1      	bne.n	80042c4 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042e0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80042e4:	f040 80b8 	bne.w	8004458 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80042e8:	6860      	ldr	r0, [r4, #4]
 80042ea:	0843      	lsrs	r3, r0, #1
 80042ec:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80042f0:	e0c3      	b.n	800447a <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042f2:	4b8f      	ldr	r3, [pc, #572]	; (8004530 <UART_SetConfig+0x31c>)
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d11e      	bne.n	8004336 <UART_SetConfig+0x122>
 80042f8:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80042fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004300:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004304:	2b40      	cmp	r3, #64	; 0x40
 8004306:	f000 80bb 	beq.w	8004480 <UART_SetConfig+0x26c>
 800430a:	d80a      	bhi.n	8004322 <UART_SetConfig+0x10e>
 800430c:	b97b      	cbnz	r3, 800432e <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 800430e:	4b82      	ldr	r3, [pc, #520]	; (8004518 <UART_SetConfig+0x304>)
 8004310:	429a      	cmp	r2, r3
 8004312:	f040 80ca 	bne.w	80044aa <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8004316:	f7ff fc65 	bl	8003be4 <HAL_RCC_GetPCLK1Freq>
        break;
 800431a:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 800431c:	bbb0      	cbnz	r0, 800438c <UART_SetConfig+0x178>
 800431e:	4602      	mov	r2, r0
 8004320:	e03a      	b.n	8004398 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004322:	2b80      	cmp	r3, #128	; 0x80
 8004324:	f000 809d 	beq.w	8004462 <UART_SetConfig+0x24e>
 8004328:	2bc0      	cmp	r3, #192	; 0xc0
 800432a:	f000 80b0 	beq.w	800448e <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 800432e:	4b7a      	ldr	r3, [pc, #488]	; (8004518 <UART_SetConfig+0x304>)
 8004330:	429a      	cmp	r2, r3
 8004332:	d1c7      	bne.n	80042c4 <UART_SetConfig+0xb0>
 8004334:	e02f      	b.n	8004396 <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004336:	4b7f      	ldr	r3, [pc, #508]	; (8004534 <UART_SetConfig+0x320>)
 8004338:	429a      	cmp	r2, r3
 800433a:	d111      	bne.n	8004360 <UART_SetConfig+0x14c>
 800433c:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8004340:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004344:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004348:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800434c:	f000 8098 	beq.w	8004480 <UART_SetConfig+0x26c>
 8004350:	d9dc      	bls.n	800430c <UART_SetConfig+0xf8>
 8004352:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004356:	f000 8084 	beq.w	8004462 <UART_SetConfig+0x24e>
 800435a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800435e:	e7e4      	b.n	800432a <UART_SetConfig+0x116>
 8004360:	4b6d      	ldr	r3, [pc, #436]	; (8004518 <UART_SetConfig+0x304>)
 8004362:	429a      	cmp	r2, r3
 8004364:	d1ae      	bne.n	80042c4 <UART_SetConfig+0xb0>
 8004366:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 800436a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800436e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004372:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004376:	f000 8083 	beq.w	8004480 <UART_SetConfig+0x26c>
 800437a:	d9c7      	bls.n	800430c <UART_SetConfig+0xf8>
 800437c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004380:	d06f      	beq.n	8004462 <UART_SetConfig+0x24e>
 8004382:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004386:	e7d0      	b.n	800432a <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8004388:	486b      	ldr	r0, [pc, #428]	; (8004538 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 800438a:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 800438c:	6862      	ldr	r2, [r4, #4]
 800438e:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8004392:	4281      	cmp	r1, r0
 8004394:	d905      	bls.n	80043a2 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8004396:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004398:	2300      	movs	r3, #0
 800439a:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 800439c:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 800439e:	4610      	mov	r0, r2
 80043a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 80043a2:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80043a6:	d8f6      	bhi.n	8004396 <UART_SetConfig+0x182>
        switch (clocksource)
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d82e      	bhi.n	800440a <UART_SetConfig+0x1f6>
 80043ac:	e8df f003 	tbb	[pc, r3]
 80043b0:	2d1c2d05 	.word	0x2d1c2d05
 80043b4:	2d2d2d24 	.word	0x2d2d2d24
 80043b8:	27          	.byte	0x27
 80043b9:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80043ba:	f7ff fc13 	bl	8003be4 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80043be:	6862      	ldr	r2, [r4, #4]
 80043c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80043c4:	0856      	lsrs	r6, r2, #1
 80043c6:	2700      	movs	r7, #0
 80043c8:	fbe1 6700 	umlal	r6, r7, r1, r0
 80043cc:	2300      	movs	r3, #0
 80043ce:	4630      	mov	r0, r6
 80043d0:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80043d2:	f7fc fc35 	bl	8000c40 <__aeabi_uldivmod>
            break;
 80043d6:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80043d8:	4b58      	ldr	r3, [pc, #352]	; (800453c <UART_SetConfig+0x328>)
 80043da:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80043de:	4299      	cmp	r1, r3
 80043e0:	d8d9      	bhi.n	8004396 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 80043e2:	6823      	ldr	r3, [r4, #0]
 80043e4:	60d8      	str	r0, [r3, #12]
 80043e6:	e7d7      	b.n	8004398 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80043e8:	4855      	ldr	r0, [pc, #340]	; (8004540 <UART_SetConfig+0x32c>)
 80043ea:	0855      	lsrs	r5, r2, #1
 80043ec:	2300      	movs	r3, #0
 80043ee:	2100      	movs	r1, #0
 80043f0:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80043f2:	f141 0100 	adc.w	r1, r1, #0
 80043f6:	e7ec      	b.n	80043d2 <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80043f8:	f7ff f8e2 	bl	80035c0 <HAL_RCC_GetSysClockFreq>
 80043fc:	e7df      	b.n	80043be <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80043fe:	0850      	lsrs	r0, r2, #1
 8004400:	2100      	movs	r1, #0
 8004402:	2300      	movs	r3, #0
 8004404:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8004408:	e7f3      	b.n	80043f2 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 800440a:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 800440c:	2000      	movs	r0, #0
 800440e:	e7e3      	b.n	80043d8 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004410:	f7ff fbfa 	bl	8003c08 <HAL_RCC_GetPCLK2Freq>
 8004414:	e04e      	b.n	80044b4 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004416:	f7ff fbe5 	bl	8003be4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800441a:	6862      	ldr	r2, [r4, #4]
 800441c:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8004420:	fbb3 f3f2 	udiv	r3, r3, r2
 8004424:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8004426:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004428:	f1a3 0010 	sub.w	r0, r3, #16
 800442c:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8004430:	4288      	cmp	r0, r1
 8004432:	d8b0      	bhi.n	8004396 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8004434:	6821      	ldr	r1, [r4, #0]
 8004436:	60cb      	str	r3, [r1, #12]
 8004438:	e7ae      	b.n	8004398 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800443a:	f7ff fbe5 	bl	8003c08 <HAL_RCC_GetPCLK2Freq>
 800443e:	e7ec      	b.n	800441a <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004440:	6860      	ldr	r0, [r4, #4]
 8004442:	0843      	lsrs	r3, r0, #1
 8004444:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004448:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800444c:	fbb3 f3f0 	udiv	r3, r3, r0
 8004450:	e7e8      	b.n	8004424 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004452:	f7ff f8b5 	bl	80035c0 <HAL_RCC_GetSysClockFreq>
 8004456:	e7e0      	b.n	800441a <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004458:	6860      	ldr	r0, [r4, #4]
 800445a:	0843      	lsrs	r3, r0, #1
 800445c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8004460:	e7f4      	b.n	800444c <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8004462:	4b2d      	ldr	r3, [pc, #180]	; (8004518 <UART_SetConfig+0x304>)
 8004464:	429a      	cmp	r2, r3
 8004466:	d08f      	beq.n	8004388 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004468:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800446c:	d1e8      	bne.n	8004440 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800446e:	6860      	ldr	r0, [r4, #4]
 8004470:	0843      	lsrs	r3, r0, #1
 8004472:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8004476:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800447a:	fbb3 f3f0 	udiv	r3, r3, r0
 800447e:	e01f      	b.n	80044c0 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8004480:	4b25      	ldr	r3, [pc, #148]	; (8004518 <UART_SetConfig+0x304>)
 8004482:	429a      	cmp	r2, r3
 8004484:	d10b      	bne.n	800449e <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8004486:	f7ff f89b 	bl	80035c0 <HAL_RCC_GetSysClockFreq>
        break;
 800448a:	2304      	movs	r3, #4
 800448c:	e746      	b.n	800431c <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 800448e:	4b22      	ldr	r3, [pc, #136]	; (8004518 <UART_SetConfig+0x304>)
 8004490:	429a      	cmp	r2, r3
 8004492:	f47f af25 	bne.w	80042e0 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8004496:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 800449a:	2308      	movs	r3, #8
 800449c:	e776      	b.n	800438c <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800449e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80044a2:	d1d6      	bne.n	8004452 <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80044a4:	f7ff f88c 	bl	80035c0 <HAL_RCC_GetSysClockFreq>
 80044a8:	e004      	b.n	80044b4 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044aa:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80044ae:	d1b2      	bne.n	8004416 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80044b0:	f7ff fb98 	bl	8003be4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80044b4:	6861      	ldr	r1, [r4, #4]
 80044b6:	084a      	lsrs	r2, r1, #1
 80044b8:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 80044bc:	fbb3 f3f1 	udiv	r3, r3, r1
 80044c0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80044c2:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044c4:	f1a3 0010 	sub.w	r0, r3, #16
 80044c8:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80044cc:	4288      	cmp	r0, r1
 80044ce:	f63f af62 	bhi.w	8004396 <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 80044d2:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 80044d6:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80044d8:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 80044dc:	430b      	orrs	r3, r1
 80044de:	60c3      	str	r3, [r0, #12]
 80044e0:	e75a      	b.n	8004398 <UART_SetConfig+0x184>
    switch (clocksource)
 80044e2:	2b08      	cmp	r3, #8
 80044e4:	f63f af57 	bhi.w	8004396 <UART_SetConfig+0x182>
 80044e8:	a201      	add	r2, pc, #4	; (adr r2, 80044f0 <UART_SetConfig+0x2dc>)
 80044ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ee:	bf00      	nop
 80044f0:	08004417 	.word	0x08004417
 80044f4:	0800443b 	.word	0x0800443b
 80044f8:	08004441 	.word	0x08004441
 80044fc:	08004397 	.word	0x08004397
 8004500:	08004453 	.word	0x08004453
 8004504:	08004397 	.word	0x08004397
 8004508:	08004397 	.word	0x08004397
 800450c:	08004397 	.word	0x08004397
 8004510:	08004459 	.word	0x08004459
 8004514:	efff69f3 	.word	0xefff69f3
 8004518:	40008000 	.word	0x40008000
 800451c:	40013800 	.word	0x40013800
 8004520:	0800ac7f 	.word	0x0800ac7f
 8004524:	40004400 	.word	0x40004400
 8004528:	0800ac83 	.word	0x0800ac83
 800452c:	40004800 	.word	0x40004800
 8004530:	40004c00 	.word	0x40004c00
 8004534:	40005000 	.word	0x40005000
 8004538:	00f42400 	.word	0x00f42400
 800453c:	000ffcff 	.word	0x000ffcff
 8004540:	f4240000 	.word	0xf4240000

08004544 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004544:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004546:	07da      	lsls	r2, r3, #31
{
 8004548:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800454a:	d506      	bpl.n	800455a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800454c:	6801      	ldr	r1, [r0, #0]
 800454e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8004550:	684a      	ldr	r2, [r1, #4]
 8004552:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004556:	4322      	orrs	r2, r4
 8004558:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800455a:	079c      	lsls	r4, r3, #30
 800455c:	d506      	bpl.n	800456c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800455e:	6801      	ldr	r1, [r0, #0]
 8004560:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004562:	684a      	ldr	r2, [r1, #4]
 8004564:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004568:	4322      	orrs	r2, r4
 800456a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800456c:	0759      	lsls	r1, r3, #29
 800456e:	d506      	bpl.n	800457e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004570:	6801      	ldr	r1, [r0, #0]
 8004572:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004574:	684a      	ldr	r2, [r1, #4]
 8004576:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800457a:	4322      	orrs	r2, r4
 800457c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800457e:	071a      	lsls	r2, r3, #28
 8004580:	d506      	bpl.n	8004590 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004582:	6801      	ldr	r1, [r0, #0]
 8004584:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004586:	684a      	ldr	r2, [r1, #4]
 8004588:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800458c:	4322      	orrs	r2, r4
 800458e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004590:	06dc      	lsls	r4, r3, #27
 8004592:	d506      	bpl.n	80045a2 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004594:	6801      	ldr	r1, [r0, #0]
 8004596:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004598:	688a      	ldr	r2, [r1, #8]
 800459a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800459e:	4322      	orrs	r2, r4
 80045a0:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80045a2:	0699      	lsls	r1, r3, #26
 80045a4:	d506      	bpl.n	80045b4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045a6:	6801      	ldr	r1, [r0, #0]
 80045a8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80045aa:	688a      	ldr	r2, [r1, #8]
 80045ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045b0:	4322      	orrs	r2, r4
 80045b2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80045b4:	065a      	lsls	r2, r3, #25
 80045b6:	d50f      	bpl.n	80045d8 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045b8:	6801      	ldr	r1, [r0, #0]
 80045ba:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80045bc:	684a      	ldr	r2, [r1, #4]
 80045be:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80045c2:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045c4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045c8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045ca:	d105      	bne.n	80045d8 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045cc:	684a      	ldr	r2, [r1, #4]
 80045ce:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80045d0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80045d4:	4322      	orrs	r2, r4
 80045d6:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045d8:	061b      	lsls	r3, r3, #24
 80045da:	d506      	bpl.n	80045ea <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045dc:	6802      	ldr	r2, [r0, #0]
 80045de:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80045e0:	6853      	ldr	r3, [r2, #4]
 80045e2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80045e6:	430b      	orrs	r3, r1
 80045e8:	6053      	str	r3, [r2, #4]
 80045ea:	bd10      	pop	{r4, pc}

080045ec <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80045ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045f0:	9d06      	ldr	r5, [sp, #24]
 80045f2:	4604      	mov	r4, r0
 80045f4:	460f      	mov	r7, r1
 80045f6:	4616      	mov	r6, r2
 80045f8:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045fa:	6821      	ldr	r1, [r4, #0]
 80045fc:	69ca      	ldr	r2, [r1, #28]
 80045fe:	ea37 0302 	bics.w	r3, r7, r2
 8004602:	bf0c      	ite	eq
 8004604:	2201      	moveq	r2, #1
 8004606:	2200      	movne	r2, #0
 8004608:	42b2      	cmp	r2, r6
 800460a:	d002      	beq.n	8004612 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800460c:	2000      	movs	r0, #0
}
 800460e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8004612:	1c6b      	adds	r3, r5, #1
 8004614:	d0f2      	beq.n	80045fc <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004616:	b99d      	cbnz	r5, 8004640 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004618:	6823      	ldr	r3, [r4, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004620:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004622:	689a      	ldr	r2, [r3, #8]
 8004624:	f022 0201 	bic.w	r2, r2, #1
 8004628:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800462a:	2320      	movs	r3, #32
 800462c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8004630:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8004634:	2300      	movs	r3, #0
 8004636:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 800463a:	2003      	movs	r0, #3
 800463c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004640:	f7fd fc56 	bl	8001ef0 <HAL_GetTick>
 8004644:	eba0 0008 	sub.w	r0, r0, r8
 8004648:	4285      	cmp	r5, r0
 800464a:	d2d6      	bcs.n	80045fa <UART_WaitOnFlagUntilTimeout+0xe>
 800464c:	e7e4      	b.n	8004618 <UART_WaitOnFlagUntilTimeout+0x2c>

0800464e <UART_CheckIdleState>:
{
 800464e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004650:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004652:	2600      	movs	r6, #0
 8004654:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8004656:	f7fd fc4b 	bl	8001ef0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800465a:	6823      	ldr	r3, [r4, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8004660:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004662:	d417      	bmi.n	8004694 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004664:	6823      	ldr	r3, [r4, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	075b      	lsls	r3, r3, #29
 800466a:	d50a      	bpl.n	8004682 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800466c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004670:	9300      	str	r3, [sp, #0]
 8004672:	2200      	movs	r2, #0
 8004674:	462b      	mov	r3, r5
 8004676:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800467a:	4620      	mov	r0, r4
 800467c:	f7ff ffb6 	bl	80045ec <UART_WaitOnFlagUntilTimeout>
 8004680:	b9a0      	cbnz	r0, 80046ac <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8004682:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8004684:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004686:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 800468a:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 800468e:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8004692:	e00c      	b.n	80046ae <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004694:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004698:	9300      	str	r3, [sp, #0]
 800469a:	4632      	mov	r2, r6
 800469c:	4603      	mov	r3, r0
 800469e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80046a2:	4620      	mov	r0, r4
 80046a4:	f7ff ffa2 	bl	80045ec <UART_WaitOnFlagUntilTimeout>
 80046a8:	2800      	cmp	r0, #0
 80046aa:	d0db      	beq.n	8004664 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80046ac:	2003      	movs	r0, #3
}
 80046ae:	b002      	add	sp, #8
 80046b0:	bd70      	pop	{r4, r5, r6, pc}

080046b2 <HAL_UART_Init>:
{
 80046b2:	b510      	push	{r4, lr}
  if (huart == NULL)
 80046b4:	4604      	mov	r4, r0
 80046b6:	b360      	cbz	r0, 8004712 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 80046b8:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 80046bc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80046c0:	b91b      	cbnz	r3, 80046ca <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80046c2:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 80046c6:	f002 fba1 	bl	8006e0c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80046ca:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80046cc:	2324      	movs	r3, #36	; 0x24
 80046ce:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 80046d2:	6813      	ldr	r3, [r2, #0]
 80046d4:	f023 0301 	bic.w	r3, r3, #1
 80046d8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046da:	4620      	mov	r0, r4
 80046dc:	f7ff fd9a 	bl	8004214 <UART_SetConfig>
 80046e0:	2801      	cmp	r0, #1
 80046e2:	d016      	beq.n	8004712 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046e6:	b113      	cbz	r3, 80046ee <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 80046e8:	4620      	mov	r0, r4
 80046ea:	f7ff ff2b 	bl	8004544 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046ee:	6823      	ldr	r3, [r4, #0]
 80046f0:	685a      	ldr	r2, [r3, #4]
 80046f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046f8:	689a      	ldr	r2, [r3, #8]
 80046fa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046fe:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8004706:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8004708:	601a      	str	r2, [r3, #0]
}
 800470a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800470e:	f7ff bf9e 	b.w	800464e <UART_CheckIdleState>
}
 8004712:	2001      	movs	r0, #1
 8004714:	bd10      	pop	{r4, pc}

08004716 <_ZSt3powfi>:
  pow(double __x, int __i)
  { return __builtin_powi(__x, __i); }

  inline float
  pow(float __x, int __n)
  { return __builtin_powif(__x, __n); }
 8004716:	b580      	push	{r7, lr}
 8004718:	b082      	sub	sp, #8
 800471a:	af00      	add	r7, sp, #0
 800471c:	ed87 0a01 	vstr	s0, [r7, #4]
 8004720:	6038      	str	r0, [r7, #0]
 8004722:	6838      	ldr	r0, [r7, #0]
 8004724:	ed97 0a01 	vldr	s0, [r7, #4]
 8004728:	f7fc faa2 	bl	8000c70 <__powisf2>
 800472c:	eef0 7a40 	vmov.f32	s15, s0
 8004730:	eeb0 0a67 	vmov.f32	s0, s15
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <_ZN10SFE_BMP180C1EP19__I2C_HandleTypeDef>:
#include <SFE_BMP180.h>
#include <stdio.h>
#include <math.h>


SFE_BMP180::SFE_BMP180(I2C_HandleTypeDef *pI2C)
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
 8004742:	6039      	str	r1, [r7, #0]
// Base library Constructor
{
	m_pI2C = pI2C;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	651a      	str	r2, [r3, #80]	; 0x50
}
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4618      	mov	r0, r3
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <_ZN10SFE_BMP1805BeginEv>:


bool SFE_BMP180::Begin()
// Initialize library for subsequent pressure measurements
{
 8004758:	b5b0      	push	{r4, r5, r7, lr}
 800475a:	b090      	sub	sp, #64	; 0x40
 800475c:	af04      	add	r7, sp, #16
 800475e:	6078      	str	r0, [r7, #4]
	// The BMP180 includes factory calibration data stored on the device.
	// Each device has different numbers, these must be retrieved and
	// used in the calculations when taking pressure measurements.

	// Retrieve calibration data from device:
	m_error= HAL_I2C_Mem_Read(m_pI2C, BMP180_ADDR << 1, 0xAA, I2C_MEMADD_SIZE_8BIT, buf, 22, 500);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8004764:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004768:	9302      	str	r3, [sp, #8]
 800476a:	2316      	movs	r3, #22
 800476c:	9301      	str	r3, [sp, #4]
 800476e:	f107 030c 	add.w	r3, r7, #12
 8004772:	9300      	str	r3, [sp, #0]
 8004774:	2301      	movs	r3, #1
 8004776:	22aa      	movs	r2, #170	; 0xaa
 8004778:	21ee      	movs	r1, #238	; 0xee
 800477a:	f7fe fd45 	bl	8003208 <HAL_I2C_Mem_Read>
 800477e:	4603      	mov	r3, r0
 8004780:	461a      	mov	r2, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	
	if(m_error == HAL_OK)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800478e:	2b00      	cmp	r3, #0
 8004790:	f040 8322 	bne.w	8004dd8 <_ZN10SFE_BMP1805BeginEv+0x680>

		// Example from http://wmrx00.sourceforge.net/Arduino/BMP180-Calcs.pdf
		// AC1 = 7911; AC2 = -934; AC3 = -14306; AC4 = 31567; AC5 = 25671; AC6 = 18974;
		// VB1 = 5498; VB2 = 46; MB = -32768; MC = -11075; MD = 2432;

		m_AC1 = (int16_t)((buf[0]<<8)  | buf[1]);		// data from register address 0xAA MSB first
 8004794:	7b3b      	ldrb	r3, [r7, #12]
 8004796:	021b      	lsls	r3, r3, #8
 8004798:	b21a      	sxth	r2, r3
 800479a:	7b7b      	ldrb	r3, [r7, #13]
 800479c:	b21b      	sxth	r3, r3
 800479e:	4313      	orrs	r3, r2
 80047a0:	b21a      	sxth	r2, r3
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	801a      	strh	r2, [r3, #0]
		m_AC2 = (int16_t)((buf[2]<<8)  | buf[3]);
 80047a6:	7bbb      	ldrb	r3, [r7, #14]
 80047a8:	021b      	lsls	r3, r3, #8
 80047aa:	b21a      	sxth	r2, r3
 80047ac:	7bfb      	ldrb	r3, [r7, #15]
 80047ae:	b21b      	sxth	r3, r3
 80047b0:	4313      	orrs	r3, r2
 80047b2:	b21a      	sxth	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	805a      	strh	r2, [r3, #2]
		m_AC3 = (int16_t)((buf[4]<<8)  | buf[5]);
 80047b8:	7c3b      	ldrb	r3, [r7, #16]
 80047ba:	021b      	lsls	r3, r3, #8
 80047bc:	b21a      	sxth	r2, r3
 80047be:	7c7b      	ldrb	r3, [r7, #17]
 80047c0:	b21b      	sxth	r3, r3
 80047c2:	4313      	orrs	r3, r2
 80047c4:	b21a      	sxth	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	809a      	strh	r2, [r3, #4]
		m_AC4 = (int16_t)((buf[6]<<8)  | buf[7]);
 80047ca:	7cbb      	ldrb	r3, [r7, #18]
 80047cc:	021b      	lsls	r3, r3, #8
 80047ce:	b21a      	sxth	r2, r3
 80047d0:	7cfb      	ldrb	r3, [r7, #19]
 80047d2:	b21b      	sxth	r3, r3
 80047d4:	4313      	orrs	r3, r2
 80047d6:	b21b      	sxth	r3, r3
 80047d8:	b29a      	uxth	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	821a      	strh	r2, [r3, #16]
		m_AC5 = (int16_t)((buf[8]<<8)  | buf[9]);
 80047de:	7d3b      	ldrb	r3, [r7, #20]
 80047e0:	021b      	lsls	r3, r3, #8
 80047e2:	b21a      	sxth	r2, r3
 80047e4:	7d7b      	ldrb	r3, [r7, #21]
 80047e6:	b21b      	sxth	r3, r3
 80047e8:	4313      	orrs	r3, r2
 80047ea:	b21b      	sxth	r3, r3
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	825a      	strh	r2, [r3, #18]
		m_AC6 = (int16_t)((buf[10]<<8) | buf[11]);
 80047f2:	7dbb      	ldrb	r3, [r7, #22]
 80047f4:	021b      	lsls	r3, r3, #8
 80047f6:	b21a      	sxth	r2, r3
 80047f8:	7dfb      	ldrb	r3, [r7, #23]
 80047fa:	b21b      	sxth	r3, r3
 80047fc:	4313      	orrs	r3, r2
 80047fe:	b21b      	sxth	r3, r3
 8004800:	b29a      	uxth	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	829a      	strh	r2, [r3, #20]
		m_VB1 = (int16_t)((buf[12]<<8) | buf[13]);
 8004806:	7e3b      	ldrb	r3, [r7, #24]
 8004808:	021b      	lsls	r3, r3, #8
 800480a:	b21a      	sxth	r2, r3
 800480c:	7e7b      	ldrb	r3, [r7, #25]
 800480e:	b21b      	sxth	r3, r3
 8004810:	4313      	orrs	r3, r2
 8004812:	b21a      	sxth	r2, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	80da      	strh	r2, [r3, #6]
		m_VB2 = (int16_t)((buf[14]<<8) | buf[15]);
 8004818:	7ebb      	ldrb	r3, [r7, #26]
 800481a:	021b      	lsls	r3, r3, #8
 800481c:	b21a      	sxth	r2, r3
 800481e:	7efb      	ldrb	r3, [r7, #27]
 8004820:	b21b      	sxth	r3, r3
 8004822:	4313      	orrs	r3, r2
 8004824:	b21a      	sxth	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	811a      	strh	r2, [r3, #8]
		m_MB  = (int16_t)((buf[16]<<8) | buf[17]);
 800482a:	7f3b      	ldrb	r3, [r7, #28]
 800482c:	021b      	lsls	r3, r3, #8
 800482e:	b21a      	sxth	r2, r3
 8004830:	7f7b      	ldrb	r3, [r7, #29]
 8004832:	b21b      	sxth	r3, r3
 8004834:	4313      	orrs	r3, r2
 8004836:	b21a      	sxth	r2, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	815a      	strh	r2, [r3, #10]
		m_MC  = (int16_t)((buf[18]<<8) | buf[19]);
 800483c:	7fbb      	ldrb	r3, [r7, #30]
 800483e:	021b      	lsls	r3, r3, #8
 8004840:	b21a      	sxth	r2, r3
 8004842:	7ffb      	ldrb	r3, [r7, #31]
 8004844:	b21b      	sxth	r3, r3
 8004846:	4313      	orrs	r3, r2
 8004848:	b21a      	sxth	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	819a      	strh	r2, [r3, #12]
		m_MD  = (int16_t)((buf[20]<<8) | buf[21]);
 800484e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004852:	021b      	lsls	r3, r3, #8
 8004854:	b21a      	sxth	r2, r3
 8004856:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800485a:	b21b      	sxth	r3, r3
 800485c:	4313      	orrs	r3, r2
 800485e:	b21a      	sxth	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	81da      	strh	r2, [r3, #14]

		printf("BMP180: AC1=%d \n", m_AC1);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f9b3 3000 	ldrsh.w	r3, [r3]
 800486a:	4619      	mov	r1, r3
 800486c:	48d8      	ldr	r0, [pc, #864]	; (8004bd0 <_ZN10SFE_BMP1805BeginEv+0x478>)
 800486e:	f004 f82d 	bl	80088cc <iprintf>
		printf("BMP180: AC2=%d \n", m_AC2);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004878:	4619      	mov	r1, r3
 800487a:	48d6      	ldr	r0, [pc, #856]	; (8004bd4 <_ZN10SFE_BMP1805BeginEv+0x47c>)
 800487c:	f004 f826 	bl	80088cc <iprintf>
		printf("BMP180: AC3=%d \n", m_AC3);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004886:	4619      	mov	r1, r3
 8004888:	48d3      	ldr	r0, [pc, #844]	; (8004bd8 <_ZN10SFE_BMP1805BeginEv+0x480>)
 800488a:	f004 f81f 	bl	80088cc <iprintf>
		printf("BMP180: AC4=%d \n", m_AC4);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	8a1b      	ldrh	r3, [r3, #16]
 8004892:	4619      	mov	r1, r3
 8004894:	48d1      	ldr	r0, [pc, #836]	; (8004bdc <_ZN10SFE_BMP1805BeginEv+0x484>)
 8004896:	f004 f819 	bl	80088cc <iprintf>
		printf("BMP180: AC5=%d \n", m_AC5);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	8a5b      	ldrh	r3, [r3, #18]
 800489e:	4619      	mov	r1, r3
 80048a0:	48cf      	ldr	r0, [pc, #828]	; (8004be0 <_ZN10SFE_BMP1805BeginEv+0x488>)
 80048a2:	f004 f813 	bl	80088cc <iprintf>
		printf("BMP180: AC6=%d \n", m_AC6);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	8a9b      	ldrh	r3, [r3, #20]
 80048aa:	4619      	mov	r1, r3
 80048ac:	48cd      	ldr	r0, [pc, #820]	; (8004be4 <_ZN10SFE_BMP1805BeginEv+0x48c>)
 80048ae:	f004 f80d 	bl	80088cc <iprintf>
		printf("BMP180: VB1=%d \n", m_VB1);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80048b8:	4619      	mov	r1, r3
 80048ba:	48cb      	ldr	r0, [pc, #812]	; (8004be8 <_ZN10SFE_BMP1805BeginEv+0x490>)
 80048bc:	f004 f806 	bl	80088cc <iprintf>
		printf("BMP180: VB2=%d \n", m_VB2);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80048c6:	4619      	mov	r1, r3
 80048c8:	48c8      	ldr	r0, [pc, #800]	; (8004bec <_ZN10SFE_BMP1805BeginEv+0x494>)
 80048ca:	f003 ffff 	bl	80088cc <iprintf>
		printf("BMP180: MB=%d \n", m_MB);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80048d4:	4619      	mov	r1, r3
 80048d6:	48c6      	ldr	r0, [pc, #792]	; (8004bf0 <_ZN10SFE_BMP1805BeginEv+0x498>)
 80048d8:	f003 fff8 	bl	80088cc <iprintf>
		printf("BMP180: MC=%d \n", m_MC);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80048e2:	4619      	mov	r1, r3
 80048e4:	48c3      	ldr	r0, [pc, #780]	; (8004bf4 <_ZN10SFE_BMP1805BeginEv+0x49c>)
 80048e6:	f003 fff1 	bl	80088cc <iprintf>
		printf("BMP180: MD=%d \n", m_MD);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80048f0:	4619      	mov	r1, r3
 80048f2:	48c1      	ldr	r0, [pc, #772]	; (8004bf8 <_ZN10SFE_BMP1805BeginEv+0x4a0>)
 80048f4:	f003 ffea 	bl	80088cc <iprintf>
		
		// Compute floating-point polynominals:

		c3 = 160.0 * pow(2,-15) * m_AC3;
 80048f8:	f06f 010e 	mvn.w	r1, #14
 80048fc:	2002      	movs	r0, #2
 80048fe:	f000 fd0e 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8004902:	ec51 0b10 	vmov	r0, r1, d0
 8004906:	f04f 0200 	mov.w	r2, #0
 800490a:	4bbc      	ldr	r3, [pc, #752]	; (8004bfc <_ZN10SFE_BMP1805BeginEv+0x4a4>)
 800490c:	f7fb fe70 	bl	80005f0 <__aeabi_dmul>
 8004910:	4603      	mov	r3, r0
 8004912:	460c      	mov	r4, r1
 8004914:	4625      	mov	r5, r4
 8004916:	461c      	mov	r4, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800491e:	4618      	mov	r0, r3
 8004920:	f7fb fe00 	bl	8000524 <__aeabi_i2d>
 8004924:	4602      	mov	r2, r0
 8004926:	460b      	mov	r3, r1
 8004928:	4620      	mov	r0, r4
 800492a:	4629      	mov	r1, r5
 800492c:	f7fb fe60 	bl	80005f0 <__aeabi_dmul>
 8004930:	4603      	mov	r3, r0
 8004932:	460c      	mov	r4, r1
 8004934:	4618      	mov	r0, r3
 8004936:	4621      	mov	r1, r4
 8004938:	f7fc f932 	bl	8000ba0 <__aeabi_d2f>
 800493c:	4603      	mov	r3, r0
 800493e:	62fb      	str	r3, [r7, #44]	; 0x2c
		c4 = pow(10,-3) * pow(2,-15) * m_AC4;
 8004940:	f06f 0102 	mvn.w	r1, #2
 8004944:	200a      	movs	r0, #10
 8004946:	f000 fcea 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800494a:	ec55 4b10 	vmov	r4, r5, d0
 800494e:	f06f 010e 	mvn.w	r1, #14
 8004952:	2002      	movs	r0, #2
 8004954:	f000 fce3 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8004958:	ec53 2b10 	vmov	r2, r3, d0
 800495c:	4620      	mov	r0, r4
 800495e:	4629      	mov	r1, r5
 8004960:	f7fb fe46 	bl	80005f0 <__aeabi_dmul>
 8004964:	4603      	mov	r3, r0
 8004966:	460c      	mov	r4, r1
 8004968:	4625      	mov	r5, r4
 800496a:	461c      	mov	r4, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	8a1b      	ldrh	r3, [r3, #16]
 8004970:	4618      	mov	r0, r3
 8004972:	f7fb fdd7 	bl	8000524 <__aeabi_i2d>
 8004976:	4602      	mov	r2, r0
 8004978:	460b      	mov	r3, r1
 800497a:	4620      	mov	r0, r4
 800497c:	4629      	mov	r1, r5
 800497e:	f7fb fe37 	bl	80005f0 <__aeabi_dmul>
 8004982:	4603      	mov	r3, r0
 8004984:	460c      	mov	r4, r1
 8004986:	4618      	mov	r0, r3
 8004988:	4621      	mov	r1, r4
 800498a:	f7fc f909 	bl	8000ba0 <__aeabi_d2f>
 800498e:	4603      	mov	r3, r0
 8004990:	62bb      	str	r3, [r7, #40]	; 0x28
		b1 = pow(160,2) * pow(2,-30) * m_VB1;
 8004992:	2102      	movs	r1, #2
 8004994:	20a0      	movs	r0, #160	; 0xa0
 8004996:	f000 fcc2 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800499a:	ec55 4b10 	vmov	r4, r5, d0
 800499e:	f06f 011d 	mvn.w	r1, #29
 80049a2:	2002      	movs	r0, #2
 80049a4:	f000 fcbb 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80049a8:	ec53 2b10 	vmov	r2, r3, d0
 80049ac:	4620      	mov	r0, r4
 80049ae:	4629      	mov	r1, r5
 80049b0:	f7fb fe1e 	bl	80005f0 <__aeabi_dmul>
 80049b4:	4603      	mov	r3, r0
 80049b6:	460c      	mov	r4, r1
 80049b8:	4625      	mov	r5, r4
 80049ba:	461c      	mov	r4, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7fb fdae 	bl	8000524 <__aeabi_i2d>
 80049c8:	4602      	mov	r2, r0
 80049ca:	460b      	mov	r3, r1
 80049cc:	4620      	mov	r0, r4
 80049ce:	4629      	mov	r1, r5
 80049d0:	f7fb fe0e 	bl	80005f0 <__aeabi_dmul>
 80049d4:	4603      	mov	r3, r0
 80049d6:	460c      	mov	r4, r1
 80049d8:	4618      	mov	r0, r3
 80049da:	4621      	mov	r1, r4
 80049dc:	f7fc f8e0 	bl	8000ba0 <__aeabi_d2f>
 80049e0:	4603      	mov	r3, r0
 80049e2:	627b      	str	r3, [r7, #36]	; 0x24
		m_c5 = (pow(2,-15) / 160) * m_AC5;
 80049e4:	f06f 010e 	mvn.w	r1, #14
 80049e8:	2002      	movs	r0, #2
 80049ea:	f000 fc98 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80049ee:	ec51 0b10 	vmov	r0, r1, d0
 80049f2:	f04f 0200 	mov.w	r2, #0
 80049f6:	4b81      	ldr	r3, [pc, #516]	; (8004bfc <_ZN10SFE_BMP1805BeginEv+0x4a4>)
 80049f8:	f7fb ff24 	bl	8000844 <__aeabi_ddiv>
 80049fc:	4603      	mov	r3, r0
 80049fe:	460c      	mov	r4, r1
 8004a00:	4625      	mov	r5, r4
 8004a02:	461c      	mov	r4, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	8a5b      	ldrh	r3, [r3, #18]
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f7fb fd8b 	bl	8000524 <__aeabi_i2d>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	460b      	mov	r3, r1
 8004a12:	4620      	mov	r0, r4
 8004a14:	4629      	mov	r1, r5
 8004a16:	f7fb fdeb 	bl	80005f0 <__aeabi_dmul>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	460c      	mov	r4, r1
 8004a1e:	4618      	mov	r0, r3
 8004a20:	4621      	mov	r1, r4
 8004a22:	f7fc f8bd 	bl	8000ba0 <__aeabi_d2f>
 8004a26:	4602      	mov	r2, r0
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	619a      	str	r2, [r3, #24]
		m_c6 = m_AC6;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	8a9b      	ldrh	r3, [r3, #20]
 8004a30:	ee07 3a90 	vmov	s15, r3
 8004a34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	edc3 7a07 	vstr	s15, [r3, #28]
		m_mc = (pow(2,11) / pow(160,2)) * m_MC;
 8004a3e:	210b      	movs	r1, #11
 8004a40:	2002      	movs	r0, #2
 8004a42:	f000 fc6c 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8004a46:	ec55 4b10 	vmov	r4, r5, d0
 8004a4a:	2102      	movs	r1, #2
 8004a4c:	20a0      	movs	r0, #160	; 0xa0
 8004a4e:	f000 fc66 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8004a52:	ec53 2b10 	vmov	r2, r3, d0
 8004a56:	4620      	mov	r0, r4
 8004a58:	4629      	mov	r1, r5
 8004a5a:	f7fb fef3 	bl	8000844 <__aeabi_ddiv>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	460c      	mov	r4, r1
 8004a62:	4625      	mov	r5, r4
 8004a64:	461c      	mov	r4, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f7fb fd59 	bl	8000524 <__aeabi_i2d>
 8004a72:	4602      	mov	r2, r0
 8004a74:	460b      	mov	r3, r1
 8004a76:	4620      	mov	r0, r4
 8004a78:	4629      	mov	r1, r5
 8004a7a:	f7fb fdb9 	bl	80005f0 <__aeabi_dmul>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	460c      	mov	r4, r1
 8004a82:	4618      	mov	r0, r3
 8004a84:	4621      	mov	r1, r4
 8004a86:	f7fc f88b 	bl	8000ba0 <__aeabi_d2f>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	621a      	str	r2, [r3, #32]
		m_md = m_MD / 160.0;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8004a96:	4618      	mov	r0, r3
 8004a98:	f7fb fd44 	bl	8000524 <__aeabi_i2d>
 8004a9c:	f04f 0200 	mov.w	r2, #0
 8004aa0:	4b56      	ldr	r3, [pc, #344]	; (8004bfc <_ZN10SFE_BMP1805BeginEv+0x4a4>)
 8004aa2:	f7fb fecf 	bl	8000844 <__aeabi_ddiv>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	460c      	mov	r4, r1
 8004aaa:	4618      	mov	r0, r3
 8004aac:	4621      	mov	r1, r4
 8004aae:	f7fc f877 	bl	8000ba0 <__aeabi_d2f>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	625a      	str	r2, [r3, #36]	; 0x24
		m_x0 = m_AC1;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004abe:	ee07 3a90 	vmov	s15, r3
 8004ac2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		m_x1 = 160.0 * pow(2,-13) * m_AC2;
 8004acc:	f06f 010c 	mvn.w	r1, #12
 8004ad0:	2002      	movs	r0, #2
 8004ad2:	f000 fc24 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8004ad6:	ec51 0b10 	vmov	r0, r1, d0
 8004ada:	f04f 0200 	mov.w	r2, #0
 8004ade:	4b47      	ldr	r3, [pc, #284]	; (8004bfc <_ZN10SFE_BMP1805BeginEv+0x4a4>)
 8004ae0:	f7fb fd86 	bl	80005f0 <__aeabi_dmul>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	460c      	mov	r4, r1
 8004ae8:	4625      	mov	r5, r4
 8004aea:	461c      	mov	r4, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7fb fd16 	bl	8000524 <__aeabi_i2d>
 8004af8:	4602      	mov	r2, r0
 8004afa:	460b      	mov	r3, r1
 8004afc:	4620      	mov	r0, r4
 8004afe:	4629      	mov	r1, r5
 8004b00:	f7fb fd76 	bl	80005f0 <__aeabi_dmul>
 8004b04:	4603      	mov	r3, r0
 8004b06:	460c      	mov	r4, r1
 8004b08:	4618      	mov	r0, r3
 8004b0a:	4621      	mov	r1, r4
 8004b0c:	f7fc f848 	bl	8000ba0 <__aeabi_d2f>
 8004b10:	4602      	mov	r2, r0
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	62da      	str	r2, [r3, #44]	; 0x2c
		m_x2 = pow(160,2) * pow(2,-25) * m_VB2;
 8004b16:	2102      	movs	r1, #2
 8004b18:	20a0      	movs	r0, #160	; 0xa0
 8004b1a:	f000 fc00 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8004b1e:	ec55 4b10 	vmov	r4, r5, d0
 8004b22:	f06f 0118 	mvn.w	r1, #24
 8004b26:	2002      	movs	r0, #2
 8004b28:	f000 fbf9 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8004b2c:	ec53 2b10 	vmov	r2, r3, d0
 8004b30:	4620      	mov	r0, r4
 8004b32:	4629      	mov	r1, r5
 8004b34:	f7fb fd5c 	bl	80005f0 <__aeabi_dmul>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	460c      	mov	r4, r1
 8004b3c:	4625      	mov	r5, r4
 8004b3e:	461c      	mov	r4, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7fb fcec 	bl	8000524 <__aeabi_i2d>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	460b      	mov	r3, r1
 8004b50:	4620      	mov	r0, r4
 8004b52:	4629      	mov	r1, r5
 8004b54:	f7fb fd4c 	bl	80005f0 <__aeabi_dmul>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	460c      	mov	r4, r1
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	4621      	mov	r1, r4
 8004b60:	f7fc f81e 	bl	8000ba0 <__aeabi_d2f>
 8004b64:	4602      	mov	r2, r0
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	631a      	str	r2, [r3, #48]	; 0x30
		m_y0 = c4 * pow(2,15);
 8004b6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b6c:	f7fb fcec 	bl	8000548 <__aeabi_f2d>
 8004b70:	4604      	mov	r4, r0
 8004b72:	460d      	mov	r5, r1
 8004b74:	210f      	movs	r1, #15
 8004b76:	2002      	movs	r0, #2
 8004b78:	f000 fbd1 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8004b7c:	ec53 2b10 	vmov	r2, r3, d0
 8004b80:	4620      	mov	r0, r4
 8004b82:	4629      	mov	r1, r5
 8004b84:	f7fb fd34 	bl	80005f0 <__aeabi_dmul>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	460c      	mov	r4, r1
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	4621      	mov	r1, r4
 8004b90:	f7fc f806 	bl	8000ba0 <__aeabi_d2f>
 8004b94:	4602      	mov	r2, r0
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	635a      	str	r2, [r3, #52]	; 0x34
		m_y1 = c4 * c3;
 8004b9a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004b9e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8004ba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		m_y2 = c4 * b1;
 8004bac:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004bb0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004bb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		m_y0 = (3791.0 - 8.0) / 1600.0;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a0f      	ldr	r2, [pc, #60]	; (8004c00 <_ZN10SFE_BMP1805BeginEv+0x4a8>)
 8004bc2:	635a      	str	r2, [r3, #52]	; 0x34
		m_y1 = 1.0 - 7357.0 * pow(2,-20);
 8004bc4:	f06f 0113 	mvn.w	r1, #19
 8004bc8:	2002      	movs	r0, #2
 8004bca:	f000 fba8 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8004bce:	e019      	b.n	8004c04 <_ZN10SFE_BMP1805BeginEv+0x4ac>
 8004bd0:	0800a800 	.word	0x0800a800
 8004bd4:	0800a814 	.word	0x0800a814
 8004bd8:	0800a828 	.word	0x0800a828
 8004bdc:	0800a83c 	.word	0x0800a83c
 8004be0:	0800a850 	.word	0x0800a850
 8004be4:	0800a864 	.word	0x0800a864
 8004be8:	0800a878 	.word	0x0800a878
 8004bec:	0800a88c 	.word	0x0800a88c
 8004bf0:	0800a8a0 	.word	0x0800a8a0
 8004bf4:	0800a8b0 	.word	0x0800a8b0
 8004bf8:	0800a8c0 	.word	0x0800a8c0
 8004bfc:	40640000 	.word	0x40640000
 8004c00:	401751ec 	.word	0x401751ec
 8004c04:	ec51 0b10 	vmov	r0, r1, d0
 8004c08:	a38a      	add	r3, pc, #552	; (adr r3, 8004e34 <_ZN10SFE_BMP1805BeginEv+0x6dc>)
 8004c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c0e:	f7fb fcef 	bl	80005f0 <__aeabi_dmul>
 8004c12:	4603      	mov	r3, r0
 8004c14:	460c      	mov	r4, r1
 8004c16:	461a      	mov	r2, r3
 8004c18:	4623      	mov	r3, r4
 8004c1a:	f04f 0000 	mov.w	r0, #0
 8004c1e:	4974      	ldr	r1, [pc, #464]	; (8004df0 <_ZN10SFE_BMP1805BeginEv+0x698>)
 8004c20:	f7fb fb32 	bl	8000288 <__aeabi_dsub>
 8004c24:	4603      	mov	r3, r0
 8004c26:	460c      	mov	r4, r1
 8004c28:	4618      	mov	r0, r3
 8004c2a:	4621      	mov	r1, r4
 8004c2c:	f7fb ffb8 	bl	8000ba0 <__aeabi_d2f>
 8004c30:	4602      	mov	r2, r0
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	639a      	str	r2, [r3, #56]	; 0x38
		m_y2 = 3038.0 * 100.0 * pow(2,-36);
 8004c36:	f06f 0123 	mvn.w	r1, #35	; 0x23
 8004c3a:	2002      	movs	r0, #2
 8004c3c:	f000 fb6f 	bl	800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8004c40:	ec51 0b10 	vmov	r0, r1, d0
 8004c44:	a368      	add	r3, pc, #416	; (adr r3, 8004de8 <_ZN10SFE_BMP1805BeginEv+0x690>)
 8004c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c4a:	f7fb fcd1 	bl	80005f0 <__aeabi_dmul>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	460c      	mov	r4, r1
 8004c52:	4618      	mov	r0, r3
 8004c54:	4621      	mov	r1, r4
 8004c56:	f7fb ffa3 	bl	8000ba0 <__aeabi_d2f>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	63da      	str	r2, [r3, #60]	; 0x3c

		printf("BMP180: c3=%f\n", c3);
 8004c60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004c62:	f7fb fc71 	bl	8000548 <__aeabi_f2d>
 8004c66:	4603      	mov	r3, r0
 8004c68:	460c      	mov	r4, r1
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	4623      	mov	r3, r4
 8004c6e:	4861      	ldr	r0, [pc, #388]	; (8004df4 <_ZN10SFE_BMP1805BeginEv+0x69c>)
 8004c70:	f003 fe2c 	bl	80088cc <iprintf>
		printf("BMP180: c4=%f\n", c4);
 8004c74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c76:	f7fb fc67 	bl	8000548 <__aeabi_f2d>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	460c      	mov	r4, r1
 8004c7e:	461a      	mov	r2, r3
 8004c80:	4623      	mov	r3, r4
 8004c82:	485d      	ldr	r0, [pc, #372]	; (8004df8 <_ZN10SFE_BMP1805BeginEv+0x6a0>)
 8004c84:	f003 fe22 	bl	80088cc <iprintf>
		printf("BMP180: m_c5=%f\n", m_c5);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7fb fc5b 	bl	8000548 <__aeabi_f2d>
 8004c92:	4603      	mov	r3, r0
 8004c94:	460c      	mov	r4, r1
 8004c96:	461a      	mov	r2, r3
 8004c98:	4623      	mov	r3, r4
 8004c9a:	4858      	ldr	r0, [pc, #352]	; (8004dfc <_ZN10SFE_BMP1805BeginEv+0x6a4>)
 8004c9c:	f003 fe16 	bl	80088cc <iprintf>
		printf("BMP180: m_c6=%f\n", m_c6);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	69db      	ldr	r3, [r3, #28]
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f7fb fc4f 	bl	8000548 <__aeabi_f2d>
 8004caa:	4603      	mov	r3, r0
 8004cac:	460c      	mov	r4, r1
 8004cae:	461a      	mov	r2, r3
 8004cb0:	4623      	mov	r3, r4
 8004cb2:	4853      	ldr	r0, [pc, #332]	; (8004e00 <_ZN10SFE_BMP1805BeginEv+0x6a8>)
 8004cb4:	f003 fe0a 	bl	80088cc <iprintf>
		printf("BMP180: b1=%f\n", b1);
 8004cb8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004cba:	f7fb fc45 	bl	8000548 <__aeabi_f2d>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	460c      	mov	r4, r1
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	4623      	mov	r3, r4
 8004cc6:	484f      	ldr	r0, [pc, #316]	; (8004e04 <_ZN10SFE_BMP1805BeginEv+0x6ac>)
 8004cc8:	f003 fe00 	bl	80088cc <iprintf>
		printf("BMP180: m_mc=%f\n", m_mc);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a1b      	ldr	r3, [r3, #32]
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7fb fc39 	bl	8000548 <__aeabi_f2d>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	460c      	mov	r4, r1
 8004cda:	461a      	mov	r2, r3
 8004cdc:	4623      	mov	r3, r4
 8004cde:	484a      	ldr	r0, [pc, #296]	; (8004e08 <_ZN10SFE_BMP1805BeginEv+0x6b0>)
 8004ce0:	f003 fdf4 	bl	80088cc <iprintf>
		printf("BMP180: m_md=%f\n", m_md);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f7fb fc2d 	bl	8000548 <__aeabi_f2d>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	460c      	mov	r4, r1
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	4623      	mov	r3, r4
 8004cf6:	4845      	ldr	r0, [pc, #276]	; (8004e0c <_ZN10SFE_BMP1805BeginEv+0x6b4>)
 8004cf8:	f003 fde8 	bl	80088cc <iprintf>
		printf("BMP180: m_x0=%f\n", m_x0);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7fb fc21 	bl	8000548 <__aeabi_f2d>
 8004d06:	4603      	mov	r3, r0
 8004d08:	460c      	mov	r4, r1
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	4623      	mov	r3, r4
 8004d0e:	4840      	ldr	r0, [pc, #256]	; (8004e10 <_ZN10SFE_BMP1805BeginEv+0x6b8>)
 8004d10:	f003 fddc 	bl	80088cc <iprintf>
		printf("BMP180: m_x1=%f\n", m_x1);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f7fb fc15 	bl	8000548 <__aeabi_f2d>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	460c      	mov	r4, r1
 8004d22:	461a      	mov	r2, r3
 8004d24:	4623      	mov	r3, r4
 8004d26:	483b      	ldr	r0, [pc, #236]	; (8004e14 <_ZN10SFE_BMP1805BeginEv+0x6bc>)
 8004d28:	f003 fdd0 	bl	80088cc <iprintf>
		printf("BMP180: m_x2=%f\n", m_x2);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7fb fc09 	bl	8000548 <__aeabi_f2d>
 8004d36:	4603      	mov	r3, r0
 8004d38:	460c      	mov	r4, r1
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	4623      	mov	r3, r4
 8004d3e:	4836      	ldr	r0, [pc, #216]	; (8004e18 <_ZN10SFE_BMP1805BeginEv+0x6c0>)
 8004d40:	f003 fdc4 	bl	80088cc <iprintf>
		printf("BMP180: m_y0=%f\n", m_y0);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7fb fbfd 	bl	8000548 <__aeabi_f2d>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	460c      	mov	r4, r1
 8004d52:	461a      	mov	r2, r3
 8004d54:	4623      	mov	r3, r4
 8004d56:	4831      	ldr	r0, [pc, #196]	; (8004e1c <_ZN10SFE_BMP1805BeginEv+0x6c4>)
 8004d58:	f003 fdb8 	bl	80088cc <iprintf>
		printf("BMP180: m_y1=%f\n", m_y1);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7fb fbf1 	bl	8000548 <__aeabi_f2d>
 8004d66:	4603      	mov	r3, r0
 8004d68:	460c      	mov	r4, r1
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	4623      	mov	r3, r4
 8004d6e:	482c      	ldr	r0, [pc, #176]	; (8004e20 <_ZN10SFE_BMP1805BeginEv+0x6c8>)
 8004d70:	f003 fdac 	bl	80088cc <iprintf>
		printf("BMP180: m_y2=%f\n", m_y2);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f7fb fbe5 	bl	8000548 <__aeabi_f2d>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	460c      	mov	r4, r1
 8004d82:	461a      	mov	r2, r3
 8004d84:	4623      	mov	r3, r4
 8004d86:	4827      	ldr	r0, [pc, #156]	; (8004e24 <_ZN10SFE_BMP1805BeginEv+0x6cc>)
 8004d88:	f003 fda0 	bl	80088cc <iprintf>
		printf("BMP180: m_p0=%f\n", m_p0);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7fb fbd9 	bl	8000548 <__aeabi_f2d>
 8004d96:	4603      	mov	r3, r0
 8004d98:	460c      	mov	r4, r1
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	4623      	mov	r3, r4
 8004d9e:	4822      	ldr	r0, [pc, #136]	; (8004e28 <_ZN10SFE_BMP1805BeginEv+0x6d0>)
 8004da0:	f003 fd94 	bl	80088cc <iprintf>
		printf("BMP180: m_p1=%f\n", m_p1);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da8:	4618      	mov	r0, r3
 8004daa:	f7fb fbcd 	bl	8000548 <__aeabi_f2d>
 8004dae:	4603      	mov	r3, r0
 8004db0:	460c      	mov	r4, r1
 8004db2:	461a      	mov	r2, r3
 8004db4:	4623      	mov	r3, r4
 8004db6:	481d      	ldr	r0, [pc, #116]	; (8004e2c <_ZN10SFE_BMP1805BeginEv+0x6d4>)
 8004db8:	f003 fd88 	bl	80088cc <iprintf>
		printf("BMP180: m_p2=%f\n", m_p2);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f7fb fbc1 	bl	8000548 <__aeabi_f2d>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	460c      	mov	r4, r1
 8004dca:	461a      	mov	r2, r3
 8004dcc:	4623      	mov	r3, r4
 8004dce:	4818      	ldr	r0, [pc, #96]	; (8004e30 <_ZN10SFE_BMP1805BeginEv+0x6d8>)
 8004dd0:	f003 fd7c 	bl	80088cc <iprintf>
		
		// Success!
		return true;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e000      	b.n	8004dda <_ZN10SFE_BMP1805BeginEv+0x682>
	}
	else
	{
		// Error reading calibration data; bad component or connection?
		return false;
 8004dd8:	2300      	movs	r3, #0
	}
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3730      	adds	r7, #48	; 0x30
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bdb0      	pop	{r4, r5, r7, pc}
 8004de2:	bf00      	nop
 8004de4:	f3af 8000 	nop.w
 8004de8:	00000000 	.word	0x00000000
 8004dec:	41128ae0 	.word	0x41128ae0
 8004df0:	3ff00000 	.word	0x3ff00000
 8004df4:	0800a8d0 	.word	0x0800a8d0
 8004df8:	0800a8e0 	.word	0x0800a8e0
 8004dfc:	0800a8f0 	.word	0x0800a8f0
 8004e00:	0800a904 	.word	0x0800a904
 8004e04:	0800a918 	.word	0x0800a918
 8004e08:	0800a928 	.word	0x0800a928
 8004e0c:	0800a93c 	.word	0x0800a93c
 8004e10:	0800a950 	.word	0x0800a950
 8004e14:	0800a964 	.word	0x0800a964
 8004e18:	0800a978 	.word	0x0800a978
 8004e1c:	0800a98c 	.word	0x0800a98c
 8004e20:	0800a9a0 	.word	0x0800a9a0
 8004e24:	0800a9b4 	.word	0x0800a9b4
 8004e28:	0800a9c8 	.word	0x0800a9c8
 8004e2c:	0800a9dc 	.word	0x0800a9dc
 8004e30:	0800a9f0 	.word	0x0800a9f0
 8004e34:	00000000 	.word	0x00000000
 8004e38:	40bcbd00 	.word	0x40bcbd00

08004e3c <_ZN10SFE_BMP18016StartTemperatureEv>:


byte SFE_BMP180::StartTemperature(void)
// Begin a temperature reading.
// Will return delay in ms to wait, or 0 if I2C error
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
	byte data;
	bool result;

	data = BMP180_COMMAND_TEMPERATURE;
 8004e44:	232e      	movs	r3, #46	; 0x2e
 8004e46:	73bb      	strb	r3, [r7, #14]

	result = WriteBytes(BMP180_REG_CONTROL, &data, 1);
 8004e48:	f107 020e 	add.w	r2, r7, #14
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	21f4      	movs	r1, #244	; 0xf4
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 fa3a 	bl	80052ca <_ZN10SFE_BMP18010WriteBytesEhPhi>
 8004e56:	4603      	mov	r3, r0
 8004e58:	73fb      	strb	r3, [r7, #15]
	
	if (result) 	// good write?
 8004e5a:	7bfb      	ldrb	r3, [r7, #15]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d001      	beq.n	8004e64 <_ZN10SFE_BMP18016StartTemperatureEv+0x28>
		return 5; 	// return the delay in ms (rounded up) to wait before retrieving data
 8004e60:	2305      	movs	r3, #5
 8004e62:	e000      	b.n	8004e66 <_ZN10SFE_BMP18016StartTemperatureEv+0x2a>
	else
		return 0; 	// or return 0 if there was a problem communicating with the BMP
 8004e64:	2300      	movs	r3, #0
	
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3710      	adds	r7, #16
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
	...

08004e70 <_ZN10SFE_BMP18014GetTemperatureERf>:
// Retrieve a previously-started temperature reading.
// Requires begin() to be called once prior to retrieve calibration parameters.
// Requires startTemperature() to have been called prior and sufficient time elapsed.
// T: external variable to hold result.
// Returns 1 if successful, 0 if I2C error.
{
 8004e70:	b5b0      	push	{r4, r5, r7, lr}
 8004e72:	b086      	sub	sp, #24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
	byte data[2];
	bool result;
	float tu, a;
	

	result = ReadBytes(BMP180_REG_RESULT, data, 2);
 8004e7a:	f107 0208 	add.w	r2, r7, #8
 8004e7e:	2302      	movs	r3, #2
 8004e80:	21f6      	movs	r1, #246	; 0xf6
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f9ca 	bl	800521c <_ZN10SFE_BMP1809ReadBytesEhPhi>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	75fb      	strb	r3, [r7, #23]

	if (result) // good read, calculate temperature
 8004e8c:	7dfb      	ldrb	r3, [r7, #23]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d05f      	beq.n	8004f52 <_ZN10SFE_BMP18014GetTemperatureERf+0xe2>
	{
		tu = (data[0] * 256.0) + data[1];
 8004e92:	7a3b      	ldrb	r3, [r7, #8]
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7fb fb45 	bl	8000524 <__aeabi_i2d>
 8004e9a:	f04f 0200 	mov.w	r2, #0
 8004e9e:	4b2f      	ldr	r3, [pc, #188]	; (8004f5c <_ZN10SFE_BMP18014GetTemperatureERf+0xec>)
 8004ea0:	f7fb fba6 	bl	80005f0 <__aeabi_dmul>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	460c      	mov	r4, r1
 8004ea8:	4625      	mov	r5, r4
 8004eaa:	461c      	mov	r4, r3
 8004eac:	7a7b      	ldrb	r3, [r7, #9]
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fb fb38 	bl	8000524 <__aeabi_i2d>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	4620      	mov	r0, r4
 8004eba:	4629      	mov	r1, r5
 8004ebc:	f7fb f9e6 	bl	800028c <__adddf3>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	460c      	mov	r4, r1
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	4621      	mov	r1, r4
 8004ec8:	f7fb fe6a 	bl	8000ba0 <__aeabi_d2f>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	613b      	str	r3, [r7, #16]
		//tu = 27898;

		//example from http://wmrx00.sourceforge.net/Arduino/BMP085-Calcs.pdf
		//tu = 0x69EC;
		
		a = m_c5 * (tu - m_c6);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	ed93 7a06 	vldr	s14, [r3, #24]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	edd3 7a07 	vldr	s15, [r3, #28]
 8004edc:	edd7 6a04 	vldr	s13, [r7, #16]
 8004ee0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004ee4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ee8:	edc7 7a03 	vstr	s15, [r7, #12]
		temperature = a + (m_mc / (a + m_md));
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	edd3 6a08 	vldr	s13, [r3, #32]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004ef8:	edd7 7a03 	vldr	s15, [r7, #12]
 8004efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f04:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	edc3 7a00 	vstr	s15, [r3]

		printf("BMP_GetTemperature: tu=%f\n", tu);
 8004f12:	6938      	ldr	r0, [r7, #16]
 8004f14:	f7fb fb18 	bl	8000548 <__aeabi_f2d>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	460c      	mov	r4, r1
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4623      	mov	r3, r4
 8004f20:	480f      	ldr	r0, [pc, #60]	; (8004f60 <_ZN10SFE_BMP18014GetTemperatureERf+0xf0>)
 8004f22:	f003 fcd3 	bl	80088cc <iprintf>
		printf("BMP_GetTemperature: a=%f\n", a);
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f7fb fb0e 	bl	8000548 <__aeabi_f2d>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	460c      	mov	r4, r1
 8004f30:	461a      	mov	r2, r3
 8004f32:	4623      	mov	r3, r4
 8004f34:	480b      	ldr	r0, [pc, #44]	; (8004f64 <_ZN10SFE_BMP18014GetTemperatureERf+0xf4>)
 8004f36:	f003 fcc9 	bl	80088cc <iprintf>
		printf("BMP_GetTemperature: temperature=%f\n", temperature);
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7fb fb02 	bl	8000548 <__aeabi_f2d>
 8004f44:	4603      	mov	r3, r0
 8004f46:	460c      	mov	r4, r1
 8004f48:	461a      	mov	r2, r3
 8004f4a:	4623      	mov	r3, r4
 8004f4c:	4806      	ldr	r0, [pc, #24]	; (8004f68 <_ZN10SFE_BMP18014GetTemperatureERf+0xf8>)
 8004f4e:	f003 fcbd 	bl	80088cc <iprintf>
	}

	return(result);
 8004f52:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3718      	adds	r7, #24
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bdb0      	pop	{r4, r5, r7, pc}
 8004f5c:	40700000 	.word	0x40700000
 8004f60:	0800aa04 	.word	0x0800aa04
 8004f64:	0800aa20 	.word	0x0800aa20
 8004f68:	0800aa3c 	.word	0x0800aa3c

08004f6c <_ZN10SFE_BMP18013StartPressureEi>:

byte SFE_BMP180::StartPressure(int oversampling)
// Begin a pressure reading.
// Over sampling: 0 to 3, higher numbers are slower, higher-res outputs.
// Will return delay in ms to wait, or 0 if I2C error.
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
	byte data;
	bool result;
	byte delay;
	
	switch (oversampling)
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b03      	cmp	r3, #3
 8004f7a:	d81f      	bhi.n	8004fbc <_ZN10SFE_BMP18013StartPressureEi+0x50>
 8004f7c:	a201      	add	r2, pc, #4	; (adr r2, 8004f84 <_ZN10SFE_BMP18013StartPressureEi+0x18>)
 8004f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f82:	bf00      	nop
 8004f84:	08004f95 	.word	0x08004f95
 8004f88:	08004f9f 	.word	0x08004f9f
 8004f8c:	08004fa9 	.word	0x08004fa9
 8004f90:	08004fb3 	.word	0x08004fb3
	{
		case 0:
			data = BMP180_COMMAND_PRESSURE0;
 8004f94:	2334      	movs	r3, #52	; 0x34
 8004f96:	737b      	strb	r3, [r7, #13]
			delay = 5;
 8004f98:	2305      	movs	r3, #5
 8004f9a:	73fb      	strb	r3, [r7, #15]
		break;
 8004f9c:	e013      	b.n	8004fc6 <_ZN10SFE_BMP18013StartPressureEi+0x5a>
		case 1:
			data = BMP180_COMMAND_PRESSURE1;
 8004f9e:	2374      	movs	r3, #116	; 0x74
 8004fa0:	737b      	strb	r3, [r7, #13]
			delay = 8;
 8004fa2:	2308      	movs	r3, #8
 8004fa4:	73fb      	strb	r3, [r7, #15]
		break;
 8004fa6:	e00e      	b.n	8004fc6 <_ZN10SFE_BMP18013StartPressureEi+0x5a>
		case 2:
			data = BMP180_COMMAND_PRESSURE2;
 8004fa8:	23b4      	movs	r3, #180	; 0xb4
 8004faa:	737b      	strb	r3, [r7, #13]
			delay = 14;
 8004fac:	230e      	movs	r3, #14
 8004fae:	73fb      	strb	r3, [r7, #15]
		break;
 8004fb0:	e009      	b.n	8004fc6 <_ZN10SFE_BMP18013StartPressureEi+0x5a>
		case 3:
			data = BMP180_COMMAND_PRESSURE3;
 8004fb2:	23f4      	movs	r3, #244	; 0xf4
 8004fb4:	737b      	strb	r3, [r7, #13]
			delay = 26;
 8004fb6:	231a      	movs	r3, #26
 8004fb8:	73fb      	strb	r3, [r7, #15]
		break;
 8004fba:	e004      	b.n	8004fc6 <_ZN10SFE_BMP18013StartPressureEi+0x5a>
		default:
			data = BMP180_COMMAND_PRESSURE0;
 8004fbc:	2334      	movs	r3, #52	; 0x34
 8004fbe:	737b      	strb	r3, [r7, #13]
			delay = 5;
 8004fc0:	2305      	movs	r3, #5
 8004fc2:	73fb      	strb	r3, [r7, #15]
		break;
 8004fc4:	bf00      	nop
	}
	result = WriteBytes(BMP180_REG_CONTROL, &data, 1);
 8004fc6:	f107 020d 	add.w	r2, r7, #13
 8004fca:	2301      	movs	r3, #1
 8004fcc:	21f4      	movs	r1, #244	; 0xf4
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 f97b 	bl	80052ca <_ZN10SFE_BMP18010WriteBytesEhPhi>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	73bb      	strb	r3, [r7, #14]

	if (result) // good write?
 8004fd8:	7bbb      	ldrb	r3, [r7, #14]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d001      	beq.n	8004fe2 <_ZN10SFE_BMP18013StartPressureEi+0x76>
		return(delay); // return the delay in ms (rounded up) to wait before retrieving data
 8004fde:	7bfb      	ldrb	r3, [r7, #15]
 8004fe0:	e000      	b.n	8004fe4 <_ZN10SFE_BMP18013StartPressureEi+0x78>
	else
		return(0); // or return 0 if there was a problem communicating with the BMP
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <_ZN10SFE_BMP18011GetPressureERff>:
// pressure: external variable to hold pressure.
// temperature: previously-calculated temperature.
// Returns 1 for success, 0 for I2C error.

// Note that calculated pressure value is absolute mbars, to compensate for altitude call SeaLevel().
{
 8004fec:	b5b0      	push	{r4, r5, r7, lr}
 8004fee:	ed2d 8b02 	vpush	{d8}
 8004ff2:	b08e      	sub	sp, #56	; 0x38
 8004ff4:	af02      	add	r7, sp, #8
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	60b9      	str	r1, [r7, #8]
 8004ffa:	ed87 0a01 	vstr	s0, [r7, #4]
	byte data[3];
	bool result;
	float pu,s,x,y,z;

	result = ReadBytes(BMP180_REG_RESULT, data, 3);
 8004ffe:	f107 0214 	add.w	r2, r7, #20
 8005002:	2303      	movs	r3, #3
 8005004:	21f6      	movs	r1, #246	; 0xf6
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f000 f908 	bl	800521c <_ZN10SFE_BMP1809ReadBytesEhPhi>
 800500c:	4603      	mov	r3, r0
 800500e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	
	if (result) 	// good read, calculate pressure
 8005012:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005016:	2b00      	cmp	r3, #0
 8005018:	f000 80e6 	beq.w	80051e8 <_ZN10SFE_BMP18011GetPressureERff+0x1fc>
	{
		pu = (data[0] * 256.0) + data[1] + (data[2]/256.0);
 800501c:	7d3b      	ldrb	r3, [r7, #20]
 800501e:	4618      	mov	r0, r3
 8005020:	f7fb fa80 	bl	8000524 <__aeabi_i2d>
 8005024:	f04f 0200 	mov.w	r2, #0
 8005028:	4b73      	ldr	r3, [pc, #460]	; (80051f8 <_ZN10SFE_BMP18011GetPressureERff+0x20c>)
 800502a:	f7fb fae1 	bl	80005f0 <__aeabi_dmul>
 800502e:	4603      	mov	r3, r0
 8005030:	460c      	mov	r4, r1
 8005032:	4625      	mov	r5, r4
 8005034:	461c      	mov	r4, r3
 8005036:	7d7b      	ldrb	r3, [r7, #21]
 8005038:	4618      	mov	r0, r3
 800503a:	f7fb fa73 	bl	8000524 <__aeabi_i2d>
 800503e:	4602      	mov	r2, r0
 8005040:	460b      	mov	r3, r1
 8005042:	4620      	mov	r0, r4
 8005044:	4629      	mov	r1, r5
 8005046:	f7fb f921 	bl	800028c <__adddf3>
 800504a:	4603      	mov	r3, r0
 800504c:	460c      	mov	r4, r1
 800504e:	4625      	mov	r5, r4
 8005050:	461c      	mov	r4, r3
 8005052:	7dbb      	ldrb	r3, [r7, #22]
 8005054:	4618      	mov	r0, r3
 8005056:	f7fb fa65 	bl	8000524 <__aeabi_i2d>
 800505a:	f04f 0200 	mov.w	r2, #0
 800505e:	4b66      	ldr	r3, [pc, #408]	; (80051f8 <_ZN10SFE_BMP18011GetPressureERff+0x20c>)
 8005060:	f7fb fbf0 	bl	8000844 <__aeabi_ddiv>
 8005064:	4602      	mov	r2, r0
 8005066:	460b      	mov	r3, r1
 8005068:	4620      	mov	r0, r4
 800506a:	4629      	mov	r1, r5
 800506c:	f7fb f90e 	bl	800028c <__adddf3>
 8005070:	4603      	mov	r3, r0
 8005072:	460c      	mov	r4, r1
 8005074:	4618      	mov	r0, r3
 8005076:	4621      	mov	r1, r4
 8005078:	f7fb fd92 	bl	8000ba0 <__aeabi_d2f>
 800507c:	4603      	mov	r3, r0
 800507e:	62bb      	str	r3, [r7, #40]	; 0x28
		//pu = 23843;

		//example from http://wmrx00.sourceforge.net/Arduino/BMP085-Calcs.pdf, pu = 0x982FC0;	
		//pu = (0x98 * 256.0) + 0x2F + (0xC0/256.0);
		
		s = temperature - 25.0;
 8005080:	edd7 7a01 	vldr	s15, [r7, #4]
 8005084:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8005088:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800508c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		x = (m_x2 * pow(s, 2)) + (m_x1 * s) + m_x0;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	ed93 8a0c 	vldr	s16, [r3, #48]	; 0x30
 8005096:	2002      	movs	r0, #2
 8005098:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 800509c:	f7ff fb3b 	bl	8004716 <_ZSt3powfi>
 80050a0:	eef0 7a40 	vmov.f32	s15, s0
 80050a4:	ee28 7a27 	vmul.f32	s14, s16, s15
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 80050ae:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80050b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80050b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80050c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050c4:	edc7 7a08 	vstr	s15, [r7, #32]
		y = (m_y2 * pow(s, 2)) + (m_y1 * s) + m_y0;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	ed93 8a0f 	vldr	s16, [r3, #60]	; 0x3c
 80050ce:	2002      	movs	r0, #2
 80050d0:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80050d4:	f7ff fb1f 	bl	8004716 <_ZSt3powfi>
 80050d8:	eef0 7a40 	vmov.f32	s15, s0
 80050dc:	ee28 7a27 	vmul.f32	s14, s16, s15
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 80050e6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80050ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80050ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80050f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050fc:	edc7 7a07 	vstr	s15, [r7, #28]
		z = (pu - x) / y;
 8005100:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8005104:	edd7 7a08 	vldr	s15, [r7, #32]
 8005108:	ee77 6a67 	vsub.f32	s13, s14, s15
 800510c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005110:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005114:	edc7 7a06 	vstr	s15, [r7, #24]
		pressure = (m_p2 * pow(z, 2)) + (m_p1 * z) + m_p0;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	ed93 8a12 	vldr	s16, [r3, #72]	; 0x48
 800511e:	2002      	movs	r0, #2
 8005120:	ed97 0a06 	vldr	s0, [r7, #24]
 8005124:	f7ff faf7 	bl	8004716 <_ZSt3powfi>
 8005128:	eef0 7a40 	vmov.f32	s15, s0
 800512c:	ee28 7a27 	vmul.f32	s14, s16, s15
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8005136:	edd7 7a06 	vldr	s15, [r7, #24]
 800513a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800513e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8005148:	ee77 7a27 	vadd.f32	s15, s14, s15
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	edc3 7a00 	vstr	s15, [r3]

		printf("%s(%d): Pressure=%f\n", __FUNCTION__, __LINE__, pressure);
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f7fb f9f6 	bl	8000548 <__aeabi_f2d>
 800515c:	4603      	mov	r3, r0
 800515e:	460c      	mov	r4, r1
 8005160:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005164:	f44f 7283 	mov.w	r2, #262	; 0x106
 8005168:	4924      	ldr	r1, [pc, #144]	; (80051fc <_ZN10SFE_BMP18011GetPressureERff+0x210>)
 800516a:	4825      	ldr	r0, [pc, #148]	; (8005200 <_ZN10SFE_BMP18011GetPressureERff+0x214>)
 800516c:	f003 fbae 	bl	80088cc <iprintf>
		printf("BMP180: Temp=%f\n", temperature);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f7fb f9e9 	bl	8000548 <__aeabi_f2d>
 8005176:	4603      	mov	r3, r0
 8005178:	460c      	mov	r4, r1
 800517a:	461a      	mov	r2, r3
 800517c:	4623      	mov	r3, r4
 800517e:	4821      	ldr	r0, [pc, #132]	; (8005204 <_ZN10SFE_BMP18011GetPressureERff+0x218>)
 8005180:	f003 fba4 	bl	80088cc <iprintf>
		printf("BMP180: s=%f\n", s);
 8005184:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005186:	f7fb f9df 	bl	8000548 <__aeabi_f2d>
 800518a:	4603      	mov	r3, r0
 800518c:	460c      	mov	r4, r1
 800518e:	461a      	mov	r2, r3
 8005190:	4623      	mov	r3, r4
 8005192:	481d      	ldr	r0, [pc, #116]	; (8005208 <_ZN10SFE_BMP18011GetPressureERff+0x21c>)
 8005194:	f003 fb9a 	bl	80088cc <iprintf>
		printf("BMP180: x=%f\n", x);
 8005198:	6a38      	ldr	r0, [r7, #32]
 800519a:	f7fb f9d5 	bl	8000548 <__aeabi_f2d>
 800519e:	4603      	mov	r3, r0
 80051a0:	460c      	mov	r4, r1
 80051a2:	461a      	mov	r2, r3
 80051a4:	4623      	mov	r3, r4
 80051a6:	4819      	ldr	r0, [pc, #100]	; (800520c <_ZN10SFE_BMP18011GetPressureERff+0x220>)
 80051a8:	f003 fb90 	bl	80088cc <iprintf>
		printf("BMP180: y=%f\n", y);
 80051ac:	69f8      	ldr	r0, [r7, #28]
 80051ae:	f7fb f9cb 	bl	8000548 <__aeabi_f2d>
 80051b2:	4603      	mov	r3, r0
 80051b4:	460c      	mov	r4, r1
 80051b6:	461a      	mov	r2, r3
 80051b8:	4623      	mov	r3, r4
 80051ba:	4815      	ldr	r0, [pc, #84]	; (8005210 <_ZN10SFE_BMP18011GetPressureERff+0x224>)
 80051bc:	f003 fb86 	bl	80088cc <iprintf>
		printf("BMP180: z=%f\n", z);
 80051c0:	69b8      	ldr	r0, [r7, #24]
 80051c2:	f7fb f9c1 	bl	8000548 <__aeabi_f2d>
 80051c6:	4603      	mov	r3, r0
 80051c8:	460c      	mov	r4, r1
 80051ca:	461a      	mov	r2, r3
 80051cc:	4623      	mov	r3, r4
 80051ce:	4811      	ldr	r0, [pc, #68]	; (8005214 <_ZN10SFE_BMP18011GetPressureERff+0x228>)
 80051d0:	f003 fb7c 	bl	80088cc <iprintf>
		printf("BMP180: pu=%f\n", pu);
 80051d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80051d6:	f7fb f9b7 	bl	8000548 <__aeabi_f2d>
 80051da:	4603      	mov	r3, r0
 80051dc:	460c      	mov	r4, r1
 80051de:	461a      	mov	r2, r3
 80051e0:	4623      	mov	r3, r4
 80051e2:	480d      	ldr	r0, [pc, #52]	; (8005218 <_ZN10SFE_BMP18011GetPressureERff+0x22c>)
 80051e4:	f003 fb72 	bl	80088cc <iprintf>
	}
	return(result);
 80051e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3730      	adds	r7, #48	; 0x30
 80051f0:	46bd      	mov	sp, r7
 80051f2:	ecbd 8b02 	vpop	{d8}
 80051f6:	bdb0      	pop	{r4, r5, r7, pc}
 80051f8:	40700000 	.word	0x40700000
 80051fc:	0800aadc 	.word	0x0800aadc
 8005200:	0800aa60 	.word	0x0800aa60
 8005204:	0800aa78 	.word	0x0800aa78
 8005208:	0800aa8c 	.word	0x0800aa8c
 800520c:	0800aa9c 	.word	0x0800aa9c
 8005210:	0800aaac 	.word	0x0800aaac
 8005214:	0800aabc 	.word	0x0800aabc
 8005218:	0800aacc 	.word	0x0800aacc

0800521c <_ZN10SFE_BMP1809ReadBytesEhPhi>:

bool SFE_BMP180::ReadBytes(byte regAddr, byte *values, int length)
// Read an array of bytes from device
// values: external array to hold data. Put starting register in values[0].
// length: number of bytes to read
{
 800521c:	b590      	push	{r4, r7, lr}
 800521e:	b0cb      	sub	sp, #300	; 0x12c
 8005220:	af04      	add	r7, sp, #16
 8005222:	f107 040c 	add.w	r4, r7, #12
 8005226:	6020      	str	r0, [r4, #0]
 8005228:	4608      	mov	r0, r1
 800522a:	1d39      	adds	r1, r7, #4
 800522c:	600a      	str	r2, [r1, #0]
 800522e:	463a      	mov	r2, r7
 8005230:	6013      	str	r3, [r2, #0]
 8005232:	f107 030b 	add.w	r3, r7, #11
 8005236:	4602      	mov	r2, r0
 8005238:	701a      	strb	r2, [r3, #0]
	byte buf[255];

	m_error = HAL_I2C_Mem_Read(m_pI2C, BMP180_ADDR << 1, regAddr, I2C_MEMADD_SIZE_8BIT, buf, length, 500);
 800523a:	f107 030c 	add.w	r3, r7, #12
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8005242:	f107 030b 	add.w	r3, r7, #11
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	b299      	uxth	r1, r3
 800524a:	463b      	mov	r3, r7
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	b29b      	uxth	r3, r3
 8005250:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005254:	9202      	str	r2, [sp, #8]
 8005256:	9301      	str	r3, [sp, #4]
 8005258:	f107 0314 	add.w	r3, r7, #20
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	2301      	movs	r3, #1
 8005260:	460a      	mov	r2, r1
 8005262:	21ee      	movs	r1, #238	; 0xee
 8005264:	f7fd ffd0 	bl	8003208 <HAL_I2C_Mem_Read>
 8005268:	4603      	mov	r3, r0
 800526a:	461a      	mov	r2, r3
 800526c:	f107 030c 	add.w	r3, r7, #12
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

	if (m_error == HAL_OK)
 8005276:	f107 030c 	add.w	r3, r7, #12
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005280:	2b00      	cmp	r3, #0
 8005282:	d11c      	bne.n	80052be <_ZN10SFE_BMP1809ReadBytesEhPhi+0xa2>
	{
		for(int ix = 0; ix < length; ix++)
 8005284:	2300      	movs	r3, #0
 8005286:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800528a:	463b      	mov	r3, r7
 800528c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	429a      	cmp	r2, r3
 8005294:	da11      	bge.n	80052ba <_ZN10SFE_BMP1809ReadBytesEhPhi+0x9e>
		{
			values[ix] = buf[ix];
 8005296:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800529a:	1d3a      	adds	r2, r7, #4
 800529c:	6812      	ldr	r2, [r2, #0]
 800529e:	4413      	add	r3, r2
 80052a0:	f107 0114 	add.w	r1, r7, #20
 80052a4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80052a8:	440a      	add	r2, r1
 80052aa:	7812      	ldrb	r2, [r2, #0]
 80052ac:	701a      	strb	r2, [r3, #0]
		for(int ix = 0; ix < length; ix++)
 80052ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80052b2:	3301      	adds	r3, #1
 80052b4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80052b8:	e7e7      	b.n	800528a <_ZN10SFE_BMP1809ReadBytesEhPhi+0x6e>
		}
		return true;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e000      	b.n	80052c0 <_ZN10SFE_BMP1809ReadBytesEhPhi+0xa4>
	}
	return false;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd90      	pop	{r4, r7, pc}

080052ca <_ZN10SFE_BMP18010WriteBytesEhPhi>:
bool SFE_BMP180::WriteBytes(byte regAddr, byte *values, int length)
// Write an array of bytes to device
// registerAddress: register to start writing
// values: external array of data to write. Put starting register in values[0].
// length: number of bytes to write
{
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b088      	sub	sp, #32
 80052ce:	af04      	add	r7, sp, #16
 80052d0:	60f8      	str	r0, [r7, #12]
 80052d2:	607a      	str	r2, [r7, #4]
 80052d4:	603b      	str	r3, [r7, #0]
 80052d6:	460b      	mov	r3, r1
 80052d8:	72fb      	strb	r3, [r7, #11]
	m_error= HAL_I2C_Mem_Write(m_pI2C, BMP180_ADDR << 1, regAddr, I2C_MEMADD_SIZE_8BIT, values, length, 500);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80052de:	7afb      	ldrb	r3, [r7, #11]
 80052e0:	b299      	uxth	r1, r3
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80052ea:	9202      	str	r2, [sp, #8]
 80052ec:	9301      	str	r3, [sp, #4]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	9300      	str	r3, [sp, #0]
 80052f2:	2301      	movs	r3, #1
 80052f4:	460a      	mov	r2, r1
 80052f6:	21ee      	movs	r1, #238	; 0xee
 80052f8:	f7fd fece 	bl	8003098 <HAL_I2C_Mem_Write>
 80052fc:	4603      	mov	r3, r0
 80052fe:	461a      	mov	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

	if (m_error == HAL_OK)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <_ZN10SFE_BMP18010WriteBytesEhPhi+0x4a>
		return true;
 8005310:	2301      	movs	r3, #1
 8005312:	e000      	b.n	8005316 <_ZN10SFE_BMP18010WriteBytesEhPhi+0x4c>
	else
		return false;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 800531e:	b5b0      	push	{r4, r5, r7, lr}
 8005320:	b082      	sub	sp, #8
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
 8005326:	6039      	str	r1, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f7fb f8fb 	bl	8000524 <__aeabi_i2d>
 800532e:	4604      	mov	r4, r0
 8005330:	460d      	mov	r5, r1
 8005332:	6838      	ldr	r0, [r7, #0]
 8005334:	f7fb f8f6 	bl	8000524 <__aeabi_i2d>
 8005338:	4602      	mov	r2, r0
 800533a:	460b      	mov	r3, r1
 800533c:	ec43 2b11 	vmov	d1, r2, r3
 8005340:	ec45 4b10 	vmov	d0, r4, r5
 8005344:	f001 fdbe 	bl	8006ec4 <pow>
 8005348:	eeb0 7a40 	vmov.f32	s14, s0
 800534c:	eef0 7a60 	vmov.f32	s15, s1
    }
 8005350:	eeb0 0a47 	vmov.f32	s0, s14
 8005354:	eef0 0a67 	vmov.f32	s1, s15
 8005358:	3708      	adds	r7, #8
 800535a:	46bd      	mov	sp, r7
 800535c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005360 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
	uint32_t clk_cycle_start = DWT->CYCCNT;
 8005368:	4b0f      	ldr	r3, [pc, #60]	; (80053a8 <DWT_Delay_us+0x48>)
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	60fb      	str	r3, [r7, #12]

	/* Go to number of cycles for system */
	microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800536e:	f7fe fc33 	bl	8003bd8 <HAL_RCC_GetHCLKFreq>
 8005372:	4602      	mov	r2, r0
 8005374:	4b0d      	ldr	r3, [pc, #52]	; (80053ac <DWT_Delay_us+0x4c>)
 8005376:	fba3 2302 	umull	r2, r3, r3, r2
 800537a:	0c9a      	lsrs	r2, r3, #18
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	fb02 f303 	mul.w	r3, r2, r3
 8005382:	607b      	str	r3, [r7, #4]

	/* Delay till end */
	while ((DWT->CYCCNT - clk_cycle_start) < microseconds)
 8005384:	4b08      	ldr	r3, [pc, #32]	; (80053a8 <DWT_Delay_us+0x48>)
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	1ad2      	subs	r2, r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	429a      	cmp	r2, r3
 8005390:	bf34      	ite	cc
 8005392:	2301      	movcc	r3, #1
 8005394:	2300      	movcs	r3, #0
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b00      	cmp	r3, #0
 800539a:	d000      	beq.n	800539e <DWT_Delay_us+0x3e>
 800539c:	e7f2      	b.n	8005384 <DWT_Delay_us+0x24>
		;
}
 800539e:	bf00      	nop
 80053a0:	3710      	adds	r7, #16
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	e0001000 	.word	0xe0001000
 80053ac:	431bde83 	.word	0x431bde83

080053b0 <_ZN5DHT11C1EP12GPIO_TypeDefm>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */

DHT11::DHT11(GPIO_TypeDef  *port, uint32_t pin)
 80053b0:	b480      	push	{r7}
 80053b2:	b085      	sub	sp, #20
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	607a      	str	r2, [r7, #4]
{
	m_port = port;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	601a      	str	r2, [r3, #0]
	m_pin = pin;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	605a      	str	r2, [r3, #4]
}
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	4618      	mov	r0, r3
 80053cc:	3714      	adds	r7, #20
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr

080053d6 <_ZN5DHT1113SetGpioOutputEv>:

void DHT11::SetGpioOutput(void)
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	b082      	sub	sp, #8
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
	/*Configure GPIO pin output: PA2 */
	GPIO_InitStruct.Pin = m_pin;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	685a      	ldr	r2, [r3, #4]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	62da      	str	r2, [r3, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2201      	movs	r2, #1
 80053ea:	631a      	str	r2, [r3, #48]	; 0x30
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	639a      	str	r2, [r3, #56]	; 0x38

	HAL_GPIO_Init(m_port, &GPIO_InitStruct);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	332c      	adds	r3, #44	; 0x2c
 80053fa:	4619      	mov	r1, r3
 80053fc:	4610      	mov	r0, r2
 80053fe:	f7fd fa69 	bl	80028d4 <HAL_GPIO_Init>
}
 8005402:	bf00      	nop
 8005404:	3708      	adds	r7, #8
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}

0800540a <_ZN5DHT1112SetGpioInputEv>:

void DHT11::SetGpioInput(void)
{
 800540a:	b580      	push	{r7, lr}
 800540c:	b082      	sub	sp, #8
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
	/*Configure GPIO pin input: PA2 */
	GPIO_InitStruct.Pin = m_pin;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	685a      	ldr	r2, [r3, #4]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	62da      	str	r2, [r3, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	631a      	str	r2, [r3, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	635a      	str	r2, [r3, #52]	; 0x34

	HAL_GPIO_Init(m_port, &GPIO_InitStruct);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	332c      	adds	r3, #44	; 0x2c
 800542e:	4619      	mov	r1, r3
 8005430:	4610      	mov	r0, r2
 8005432:	f7fd fa4f 	bl	80028d4 <HAL_GPIO_Init>
}
 8005436:	bf00      	nop
 8005438:	3708      	adds	r7, #8
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}

0800543e <_ZN5DHT115StartEv>:

void DHT11::Start(void)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	b082      	sub	sp, #8
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
	SetGpioOutput();  // set the pin as output
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7ff ffc5 	bl	80053d6 <_ZN5DHT1113SetGpioOutputEv>

	HAL_GPIO_WritePin(m_port, m_pin, GPIO_PIN_RESET); 		 // pull the pin low
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6818      	ldr	r0, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	b29b      	uxth	r3, r3
 8005456:	2200      	movs	r2, #0
 8005458:	4619      	mov	r1, r3
 800545a:	f7fd fb1d 	bl	8002a98 <HAL_GPIO_WritePin>

	HAL_Delay(18);   // wait for 18ms
 800545e:	2012      	movs	r0, #18
 8005460:	f7fc fd4c 	bl	8001efc <HAL_Delay>

	SetGpioInput();   // set as input
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f7ff ffd0 	bl	800540a <_ZN5DHT1112SetGpioInputEv>

}
 800546a:	bf00      	nop
 800546c:	3708      	adds	r7, #8
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}

08005472 <_ZN5DHT1113CheckResponseEv>:

void DHT11::CheckResponse(void)
{
 8005472:	b580      	push	{r7, lr}
 8005474:	b082      	sub	sp, #8
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
	DWT_Delay_us(40);
 800547a:	2028      	movs	r0, #40	; 0x28
 800547c:	f7ff ff70 	bl	8005360 <DWT_Delay_us>

	if (!(HAL_GPIO_ReadPin(m_port, m_pin)))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	b29b      	uxth	r3, r3
 800548a:	4619      	mov	r1, r3
 800548c:	4610      	mov	r0, r2
 800548e:	f7fd fafd 	bl	8002a8c <HAL_GPIO_ReadPin>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	bf0c      	ite	eq
 8005498:	2301      	moveq	r3, #1
 800549a:	2300      	movne	r3, #0
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d017      	beq.n	80054d2 <_ZN5DHT1113CheckResponseEv+0x60>
	{
		DWT_Delay_us(80);
 80054a2:	2050      	movs	r0, #80	; 0x50
 80054a4:	f7ff ff5c 	bl	8005360 <DWT_Delay_us>
		if ((HAL_GPIO_ReadPin(m_port, m_pin)))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	4619      	mov	r1, r3
 80054b4:	4610      	mov	r0, r2
 80054b6:	f7fd fae9 	bl	8002a8c <HAL_GPIO_ReadPin>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	bf14      	ite	ne
 80054c0:	2301      	movne	r3, #1
 80054c2:	2300      	moveq	r3, #0
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d003      	beq.n	80054d2 <_ZN5DHT1113CheckResponseEv+0x60>
			check = 1;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	}

	while ((HAL_GPIO_ReadPin(m_port, m_pin)))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	b29b      	uxth	r3, r3
 80054dc:	4619      	mov	r1, r3
 80054de:	4610      	mov	r0, r2
 80054e0:	f7fd fad4 	bl	8002a8c <HAL_GPIO_ReadPin>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	bf14      	ite	ne
 80054ea:	2301      	movne	r3, #1
 80054ec:	2300      	moveq	r3, #0
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d000      	beq.n	80054f6 <_ZN5DHT1113CheckResponseEv+0x84>
 80054f4:	e7ed      	b.n	80054d2 <_ZN5DHT1113CheckResponseEv+0x60>
		;   // wait for the pin to go low
}
 80054f6:	bf00      	nop
 80054f8:	3708      	adds	r7, #8
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}

080054fe <_ZN5DHT118ReadDataEv>:

uint8_t DHT11::ReadData(void)
{
 80054fe:	b580      	push	{r7, lr}
 8005500:	b084      	sub	sp, #16
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
	uint8_t i, j;

	for (j = 0; j < 8; j++)
 8005506:	2300      	movs	r3, #0
 8005508:	73bb      	strb	r3, [r7, #14]
 800550a:	7bbb      	ldrb	r3, [r7, #14]
 800550c:	2b07      	cmp	r3, #7
 800550e:	dc56      	bgt.n	80055be <_ZN5DHT118ReadDataEv+0xc0>
	{
		while (!(HAL_GPIO_ReadPin(m_port, m_pin)))			;   // wait for the pin to go high
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	b29b      	uxth	r3, r3
 800551a:	4619      	mov	r1, r3
 800551c:	4610      	mov	r0, r2
 800551e:	f7fd fab5 	bl	8002a8c <HAL_GPIO_ReadPin>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	bf0c      	ite	eq
 8005528:	2301      	moveq	r3, #1
 800552a:	2300      	movne	r3, #0
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d000      	beq.n	8005534 <_ZN5DHT118ReadDataEv+0x36>
 8005532:	e7ed      	b.n	8005510 <_ZN5DHT118ReadDataEv+0x12>

		DWT_Delay_us(40);   // wait for 40 us
 8005534:	2028      	movs	r0, #40	; 0x28
 8005536:	f7ff ff13 	bl	8005360 <DWT_Delay_us>
		if ((HAL_GPIO_ReadPin(m_port, m_pin)) == 0)   // if the pin is low
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	b29b      	uxth	r3, r3
 8005544:	4619      	mov	r1, r3
 8005546:	4610      	mov	r0, r2
 8005548:	f7fd faa0 	bl	8002a8c <HAL_GPIO_ReadPin>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	bf0c      	ite	eq
 8005552:	2301      	moveq	r3, #1
 8005554:	2300      	movne	r3, #0
 8005556:	b2db      	uxtb	r3, r3
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00e      	beq.n	800557a <_ZN5DHT118ReadDataEv+0x7c>
		{
			i &= ~(1 << (7 - j));   // write 0
 800555c:	7bbb      	ldrb	r3, [r7, #14]
 800555e:	f1c3 0307 	rsb	r3, r3, #7
 8005562:	2201      	movs	r2, #1
 8005564:	fa02 f303 	lsl.w	r3, r2, r3
 8005568:	b25b      	sxtb	r3, r3
 800556a:	43db      	mvns	r3, r3
 800556c:	b25a      	sxtb	r2, r3
 800556e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005572:	4013      	ands	r3, r2
 8005574:	b25b      	sxtb	r3, r3
 8005576:	73fb      	strb	r3, [r7, #15]
 8005578:	e00b      	b.n	8005592 <_ZN5DHT118ReadDataEv+0x94>
		}
		else
			i |= (1 << (7 - j));  // if the pin is high, write 1
 800557a:	7bbb      	ldrb	r3, [r7, #14]
 800557c:	f1c3 0307 	rsb	r3, r3, #7
 8005580:	2201      	movs	r2, #1
 8005582:	fa02 f303 	lsl.w	r3, r2, r3
 8005586:	b25a      	sxtb	r2, r3
 8005588:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800558c:	4313      	orrs	r3, r2
 800558e:	b25b      	sxtb	r3, r3
 8005590:	73fb      	strb	r3, [r7, #15]

		while ((HAL_GPIO_ReadPin(m_port, m_pin)));  // wait for the pin to go low
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	b29b      	uxth	r3, r3
 800559c:	4619      	mov	r1, r3
 800559e:	4610      	mov	r0, r2
 80055a0:	f7fd fa74 	bl	8002a8c <HAL_GPIO_ReadPin>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	bf14      	ite	ne
 80055aa:	2301      	movne	r3, #1
 80055ac:	2300      	moveq	r3, #0
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d000      	beq.n	80055b6 <_ZN5DHT118ReadDataEv+0xb8>
 80055b4:	e7ed      	b.n	8005592 <_ZN5DHT118ReadDataEv+0x94>
	for (j = 0; j < 8; j++)
 80055b6:	7bbb      	ldrb	r3, [r7, #14]
 80055b8:	3301      	adds	r3, #1
 80055ba:	73bb      	strb	r3, [r7, #14]
 80055bc:	e7a5      	b.n	800550a <_ZN5DHT118ReadDataEv+0xc>
	}
	return i;
 80055be:	7bfb      	ldrb	r3, [r7, #15]
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3710      	adds	r7, #16
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <_ZN5DHT1110ReadSensorEv>:

bool DHT11::ReadSensor(void)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
	int sum;
	Start();
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f7ff ff34 	bl	800543e <_ZN5DHT115StartEv>
	CheckResponse();
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7ff ff4b 	bl	8005472 <_ZN5DHT1113CheckResponseEv>

	m_Rh[0] = ReadData();
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f7ff ff8e 	bl	80054fe <_ZN5DHT118ReadDataEv>
 80055e2:	4603      	mov	r3, r0
 80055e4:	461a      	mov	r2, r3
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	721a      	strb	r2, [r3, #8]
	m_Rh[1] = ReadData();
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f7ff ff87 	bl	80054fe <_ZN5DHT118ReadDataEv>
 80055f0:	4603      	mov	r3, r0
 80055f2:	461a      	mov	r2, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	725a      	strb	r2, [r3, #9]
	m_Temp[0] = ReadData();
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f7ff ff80 	bl	80054fe <_ZN5DHT118ReadDataEv>
 80055fe:	4603      	mov	r3, r0
 8005600:	461a      	mov	r2, r3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	729a      	strb	r2, [r3, #10]
	m_Temp[1] = ReadData();
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f7ff ff79 	bl	80054fe <_ZN5DHT118ReadDataEv>
 800560c:	4603      	mov	r3, r0
 800560e:	461a      	mov	r2, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	72da      	strb	r2, [r3, #11]
	sum = ReadData();
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f7ff ff72 	bl	80054fe <_ZN5DHT118ReadDataEv>
 800561a:	4603      	mov	r3, r0
 800561c:	60fb      	str	r3, [r7, #12]

	if (sum != (m_Rh[0] + m_Rh[1] + m_Temp[0] + m_Temp[1])) 	// if the data is correct
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	7a1b      	ldrb	r3, [r3, #8]
 8005622:	461a      	mov	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	7a5b      	ldrb	r3, [r3, #9]
 8005628:	4413      	add	r3, r2
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	7a92      	ldrb	r2, [r2, #10]
 800562e:	4413      	add	r3, r2
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	7ad2      	ldrb	r2, [r2, #11]
 8005634:	441a      	add	r2, r3
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	429a      	cmp	r2, r3
 800563a:	d001      	beq.n	8005640 <_ZN5DHT1110ReadSensorEv+0x78>
		return false;
 800563c:	2300      	movs	r3, #0
 800563e:	e000      	b.n	8005642 <_ZN5DHT1110ReadSensorEv+0x7a>

	return true;
 8005640:	2301      	movs	r3, #1
}
 8005642:	4618      	mov	r0, r3
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	0000      	movs	r0, r0
 800564c:	0000      	movs	r0, r0
	...

08005650 <_ZN5DHT1114GetTemperatureEv>:

float DHT11::GetTemperature(void)
{
 8005650:	b5b0      	push	{r4, r5, r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
	return (float)m_Temp[0] + m_Temp[1]/255.0;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	7a9b      	ldrb	r3, [r3, #10]
 800565c:	ee07 3a90 	vmov	s15, r3
 8005660:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005664:	ee17 0a90 	vmov	r0, s15
 8005668:	f7fa ff6e 	bl	8000548 <__aeabi_f2d>
 800566c:	4604      	mov	r4, r0
 800566e:	460d      	mov	r5, r1
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	7adb      	ldrb	r3, [r3, #11]
 8005674:	4618      	mov	r0, r3
 8005676:	f7fa ff55 	bl	8000524 <__aeabi_i2d>
 800567a:	a30d      	add	r3, pc, #52	; (adr r3, 80056b0 <_ZN5DHT1114GetTemperatureEv+0x60>)
 800567c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005680:	f7fb f8e0 	bl	8000844 <__aeabi_ddiv>
 8005684:	4602      	mov	r2, r0
 8005686:	460b      	mov	r3, r1
 8005688:	4620      	mov	r0, r4
 800568a:	4629      	mov	r1, r5
 800568c:	f7fa fdfe 	bl	800028c <__adddf3>
 8005690:	4603      	mov	r3, r0
 8005692:	460c      	mov	r4, r1
 8005694:	4618      	mov	r0, r3
 8005696:	4621      	mov	r1, r4
 8005698:	f7fb fa82 	bl	8000ba0 <__aeabi_d2f>
 800569c:	4603      	mov	r3, r0
 800569e:	ee07 3a90 	vmov	s15, r3
}
 80056a2:	eeb0 0a67 	vmov.f32	s0, s15
 80056a6:	3708      	adds	r7, #8
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bdb0      	pop	{r4, r5, r7, pc}
 80056ac:	f3af 8000 	nop.w
 80056b0:	00000000 	.word	0x00000000
 80056b4:	406fe000 	.word	0x406fe000

080056b8 <_ZN5DHT1111GetHumidityEv>:

float DHT11::GetHumidity(void)
{
 80056b8:	b5b0      	push	{r4, r5, r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
	return (float)m_Rh[0] + m_Rh[1]/255.0;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	7a1b      	ldrb	r3, [r3, #8]
 80056c4:	ee07 3a90 	vmov	s15, r3
 80056c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056cc:	ee17 0a90 	vmov	r0, s15
 80056d0:	f7fa ff3a 	bl	8000548 <__aeabi_f2d>
 80056d4:	4604      	mov	r4, r0
 80056d6:	460d      	mov	r5, r1
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	7a5b      	ldrb	r3, [r3, #9]
 80056dc:	4618      	mov	r0, r3
 80056de:	f7fa ff21 	bl	8000524 <__aeabi_i2d>
 80056e2:	a30d      	add	r3, pc, #52	; (adr r3, 8005718 <_ZN5DHT1111GetHumidityEv+0x60>)
 80056e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e8:	f7fb f8ac 	bl	8000844 <__aeabi_ddiv>
 80056ec:	4602      	mov	r2, r0
 80056ee:	460b      	mov	r3, r1
 80056f0:	4620      	mov	r0, r4
 80056f2:	4629      	mov	r1, r5
 80056f4:	f7fa fdca 	bl	800028c <__adddf3>
 80056f8:	4603      	mov	r3, r0
 80056fa:	460c      	mov	r4, r1
 80056fc:	4618      	mov	r0, r3
 80056fe:	4621      	mov	r1, r4
 8005700:	f7fb fa4e 	bl	8000ba0 <__aeabi_d2f>
 8005704:	4603      	mov	r3, r0
 8005706:	ee07 3a90 	vmov	s15, r3
}
 800570a:	eeb0 0a67 	vmov.f32	s0, s15
 800570e:	3708      	adds	r7, #8
 8005710:	46bd      	mov	sp, r7
 8005712:	bdb0      	pop	{r4, r5, r7, pc}
 8005714:	f3af 8000 	nop.w
 8005718:	00000000 	.word	0x00000000
 800571c:	406fe000 	.word	0x406fe000

08005720 <DWT_Delay_Init>:
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void)
{
	/* Disable TRC */
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8005720:	4b0d      	ldr	r3, [pc, #52]	; (8005758 <DWT_Delay_Init+0x38>)
 8005722:	68da      	ldr	r2, [r3, #12]
 8005724:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005728:	60da      	str	r2, [r3, #12]
	/* Enable TRC */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800572a:	68da      	ldr	r2, [r3, #12]
 800572c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005730:	60da      	str	r2, [r3, #12]

	/* Disable clock cycle counter */
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8005732:	4b0a      	ldr	r3, [pc, #40]	; (800575c <DWT_Delay_Init+0x3c>)
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	f022 0201 	bic.w	r2, r2, #1
 800573a:	601a      	str	r2, [r3, #0]
	/* Enable  clock cycle counter */
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	f042 0201 	orr.w	r2, r2, #1
 8005742:	601a      	str	r2, [r3, #0]

	/* Reset the clock cycle counter value */
	DWT->CYCCNT = 0;
 8005744:	2200      	movs	r2, #0
 8005746:	605a      	str	r2, [r3, #4]

	/* 3 NO OPERATION instructions */
	__ASM
 8005748:	bf00      	nop
	volatile ("NOP");
	__ASM
 800574a:	bf00      	nop
	volatile ("NOP");
	__ASM
 800574c:	bf00      	nop
	volatile ("NOP");

	/* Check if clock cycle counter has started */
	if (DWT->CYCCNT)
 800574e:	6858      	ldr	r0, [r3, #4]
	}
	else
	{
		return 1; /*clock cycle counter not started*/
	}
}
 8005750:	fab0 f080 	clz	r0, r0
 8005754:	0940      	lsrs	r0, r0, #5
 8005756:	4770      	bx	lr
 8005758:	e000edf0 	.word	0xe000edf0
 800575c:	e0001000 	.word	0xe0001000

08005760 <_ZN16NS_energyShield29writeByteEhhh>:
#define DELAY 100
#define ES2_DELAY 1

// Write one byte via TWI
void NS_energyShield2::writeByte(uint8_t slaveAddress, uint8_t registerAddress, uint8_t data)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af04      	add	r7, sp, #16
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	4608      	mov	r0, r1
 800576a:	4611      	mov	r1, r2
 800576c:	461a      	mov	r2, r3
 800576e:	4603      	mov	r3, r0
 8005770:	70fb      	strb	r3, [r7, #3]
 8005772:	460b      	mov	r3, r1
 8005774:	70bb      	strb	r3, [r7, #2]
 8005776:	4613      	mov	r3, r2
 8005778:	707b      	strb	r3, [r7, #1]
	HAL_I2C_Mem_Write(_pI2C, slaveAddress << 1, registerAddress, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	68d8      	ldr	r0, [r3, #12]
 800577e:	78fb      	ldrb	r3, [r7, #3]
 8005780:	b29b      	uxth	r3, r3
 8005782:	005b      	lsls	r3, r3, #1
 8005784:	b299      	uxth	r1, r3
 8005786:	78bb      	ldrb	r3, [r7, #2]
 8005788:	b29a      	uxth	r2, r3
 800578a:	2364      	movs	r3, #100	; 0x64
 800578c:	9302      	str	r3, [sp, #8]
 800578e:	2301      	movs	r3, #1
 8005790:	9301      	str	r3, [sp, #4]
 8005792:	1c7b      	adds	r3, r7, #1
 8005794:	9300      	str	r3, [sp, #0]
 8005796:	2301      	movs	r3, #1
 8005798:	f7fd fc7e 	bl	8003098 <HAL_I2C_Mem_Write>

	HAL_Delay(ES2_DELAY);
 800579c:	2001      	movs	r0, #1
 800579e:	f7fc fbad 	bl	8001efc <HAL_Delay>

	return;	
 80057a2:	bf00      	nop
}
 80057a4:	3708      	adds	r7, #8
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}

080057aa <_ZN16NS_energyShield28readByteEhh>:

// Read one byte via TWI
uint8_t NS_energyShield2::readByte(uint8_t slaveAddress, uint8_t registerAddress)
{
 80057aa:	b580      	push	{r7, lr}
 80057ac:	b088      	sub	sp, #32
 80057ae:	af04      	add	r7, sp, #16
 80057b0:	6078      	str	r0, [r7, #4]
 80057b2:	460b      	mov	r3, r1
 80057b4:	70fb      	strb	r3, [r7, #3]
 80057b6:	4613      	mov	r3, r2
 80057b8:	70bb      	strb	r3, [r7, #2]
	uint8_t data;

	HAL_I2C_Mem_Read(_pI2C, slaveAddress << 1, registerAddress, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	68d8      	ldr	r0, [r3, #12]
 80057be:	78fb      	ldrb	r3, [r7, #3]
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	005b      	lsls	r3, r3, #1
 80057c4:	b299      	uxth	r1, r3
 80057c6:	78bb      	ldrb	r3, [r7, #2]
 80057c8:	b29a      	uxth	r2, r3
 80057ca:	2364      	movs	r3, #100	; 0x64
 80057cc:	9302      	str	r3, [sp, #8]
 80057ce:	2301      	movs	r3, #1
 80057d0:	9301      	str	r3, [sp, #4]
 80057d2:	f107 030f 	add.w	r3, r7, #15
 80057d6:	9300      	str	r3, [sp, #0]
 80057d8:	2301      	movs	r3, #1
 80057da:	f7fd fd15 	bl	8003208 <HAL_I2C_Mem_Read>
	HAL_Delay(ES2_DELAY);
 80057de:	2001      	movs	r0, #1
 80057e0:	f7fc fb8c 	bl	8001efc <HAL_Delay>

	return data;
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3710      	adds	r7, #16
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}

080057ee <_ZN16NS_energyShield212writeCommandEhht>:

// Write standard command to BQ fuel gauge (TI)
void NS_energyShield2::writeCommand(uint8_t slaveAddress, uint8_t registerAddress, uint16_t dataWord)
{
 80057ee:	b580      	push	{r7, lr}
 80057f0:	b088      	sub	sp, #32
 80057f2:	af04      	add	r7, sp, #16
 80057f4:	6078      	str	r0, [r7, #4]
 80057f6:	4608      	mov	r0, r1
 80057f8:	4611      	mov	r1, r2
 80057fa:	461a      	mov	r2, r3
 80057fc:	4603      	mov	r3, r0
 80057fe:	70fb      	strb	r3, [r7, #3]
 8005800:	460b      	mov	r3, r1
 8005802:	70bb      	strb	r3, [r7, #2]
 8005804:	4613      	mov	r3, r2
 8005806:	803b      	strh	r3, [r7, #0]
	uint8_t buf[2];

	buf[0] = dataWord & 0xFF;
 8005808:	883b      	ldrh	r3, [r7, #0]
 800580a:	b2db      	uxtb	r3, r3
 800580c:	733b      	strb	r3, [r7, #12]
	buf[1] = dataWord >> 8;
 800580e:	883b      	ldrh	r3, [r7, #0]
 8005810:	121b      	asrs	r3, r3, #8
 8005812:	b2db      	uxtb	r3, r3
 8005814:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write(_pI2C, slaveAddress << 1, registerAddress, I2C_MEMADD_SIZE_8BIT, buf, 2, 100);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	68d8      	ldr	r0, [r3, #12]
 800581a:	78fb      	ldrb	r3, [r7, #3]
 800581c:	b29b      	uxth	r3, r3
 800581e:	005b      	lsls	r3, r3, #1
 8005820:	b299      	uxth	r1, r3
 8005822:	78bb      	ldrb	r3, [r7, #2]
 8005824:	b29a      	uxth	r2, r3
 8005826:	2364      	movs	r3, #100	; 0x64
 8005828:	9302      	str	r3, [sp, #8]
 800582a:	2302      	movs	r3, #2
 800582c:	9301      	str	r3, [sp, #4]
 800582e:	f107 030c 	add.w	r3, r7, #12
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	2301      	movs	r3, #1
 8005836:	f7fd fc2f 	bl	8003098 <HAL_I2C_Mem_Write>

	HAL_Delay(ES2_DELAY);
 800583a:	2001      	movs	r0, #1
 800583c:	f7fc fb5e 	bl	8001efc <HAL_Delay>

  return;
 8005840:	bf00      	nop
}
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <_ZN16NS_energyShield211readCommandEhh>:

// Read standard command to BQ fuel gauge (TI)
uint16_t NS_energyShield2::readCommand(uint8_t slaveAddress, uint8_t registerAddress)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b088      	sub	sp, #32
 800584c:	af04      	add	r7, sp, #16
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	460b      	mov	r3, r1
 8005852:	70fb      	strb	r3, [r7, #3]
 8005854:	4613      	mov	r3, r2
 8005856:	70bb      	strb	r3, [r7, #2]
	uint16_t dataWord;
	uint8_t buf[2];

	HAL_I2C_Mem_Read(_pI2C, slaveAddress << 1, registerAddress, I2C_MEMADD_SIZE_8BIT, buf, 2, 100);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	68d8      	ldr	r0, [r3, #12]
 800585c:	78fb      	ldrb	r3, [r7, #3]
 800585e:	b29b      	uxth	r3, r3
 8005860:	005b      	lsls	r3, r3, #1
 8005862:	b299      	uxth	r1, r3
 8005864:	78bb      	ldrb	r3, [r7, #2]
 8005866:	b29a      	uxth	r2, r3
 8005868:	2364      	movs	r3, #100	; 0x64
 800586a:	9302      	str	r3, [sp, #8]
 800586c:	2302      	movs	r3, #2
 800586e:	9301      	str	r3, [sp, #4]
 8005870:	f107 030c 	add.w	r3, r7, #12
 8005874:	9300      	str	r3, [sp, #0]
 8005876:	2301      	movs	r3, #1
 8005878:	f7fd fcc6 	bl	8003208 <HAL_I2C_Mem_Read>

	HAL_Delay(ES2_DELAY);
 800587c:	2001      	movs	r0, #1
 800587e:	f7fc fb3d 	bl	8001efc <HAL_Delay>

	dataWord = buf[0];
 8005882:	7b3b      	ldrb	r3, [r7, #12]
 8005884:	81fb      	strh	r3, [r7, #14]
	dataWord |= buf[1] << 8;
 8005886:	7b7b      	ldrb	r3, [r7, #13]
 8005888:	021b      	lsls	r3, r3, #8
 800588a:	b21a      	sxth	r2, r3
 800588c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005890:	4313      	orrs	r3, r2
 8005892:	b21b      	sxth	r3, r3
 8005894:	81fb      	strh	r3, [r7, #14]

	return dataWord;
 8005896:	89fb      	ldrh	r3, [r7, #14]
} 
 8005898:	4618      	mov	r0, r3
 800589a:	3710      	adds	r7, #16
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <_ZN16NS_energyShield214readSubCommandEht>:

// Read Control() subcommand to BQ fuel gauge (TI)
uint16_t NS_energyShield2::readSubCommand(uint8_t slaveAddress, uint16_t controlData)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af02      	add	r7, sp, #8
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	460b      	mov	r3, r1
 80058aa:	70fb      	strb	r3, [r7, #3]
 80058ac:	4613      	mov	r3, r2
 80058ae:	803b      	strh	r3, [r7, #0]
	uint16_t dataWord;
	uint8_t buf[3];

	buf[0] = 0;
 80058b0:	2300      	movs	r3, #0
 80058b2:	723b      	strb	r3, [r7, #8]
	buf[1] = controlData & 0xFF;
 80058b4:	883b      	ldrh	r3, [r7, #0]
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	727b      	strb	r3, [r7, #9]
	buf[2] = controlData >> 8;
 80058ba:	883b      	ldrh	r3, [r7, #0]
 80058bc:	121b      	asrs	r3, r3, #8
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	72bb      	strb	r3, [r7, #10]

	HAL_I2C_Master_Transmit(_pI2C, slaveAddress << 1, buf, 3, 100);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68d8      	ldr	r0, [r3, #12]
 80058c6:	78fb      	ldrb	r3, [r7, #3]
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	005b      	lsls	r3, r3, #1
 80058cc:	b299      	uxth	r1, r3
 80058ce:	f107 0208 	add.w	r2, r7, #8
 80058d2:	2364      	movs	r3, #100	; 0x64
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	2303      	movs	r3, #3
 80058d8:	f7fd fab4 	bl	8002e44 <HAL_I2C_Master_Transmit>

	dataWord = readCommand(slaveAddress, 0x00);
 80058dc:	78fb      	ldrb	r3, [r7, #3]
 80058de:	2200      	movs	r2, #0
 80058e0:	4619      	mov	r1, r3
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f7ff ffb0 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 80058e8:	4603      	mov	r3, r0
 80058ea:	81fb      	strh	r3, [r7, #14]

	HAL_Delay(ES2_DELAY);
 80058ec:	2001      	movs	r0, #1
 80058ee:	f7fc fb05 	bl	8001efc <HAL_Delay>

	return dataWord;
 80058f2:	89fb      	ldrh	r3, [r7, #14]
} 
 80058f4:	4618      	mov	r0, r3
 80058f6:	3710      	adds	r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <_ZN16NS_energyShield213checkIfSealedEh>:

// Check if fuel gauge is in "Sealed" state
bool NS_energyShield2::checkIfSealed(uint8_t slaveAddress)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	460b      	mov	r3, r1
 8005906:	70fb      	strb	r3, [r7, #3]
  uint16_t flags;

  flags = readSubCommand(slaveAddress, 0x0000);
 8005908:	78fb      	ldrb	r3, [r7, #3]
 800590a:	2200      	movs	r2, #0
 800590c:	4619      	mov	r1, r3
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f7ff ffc6 	bl	80058a0 <_ZN16NS_energyShield214readSubCommandEht>
 8005914:	4603      	mov	r3, r0
 8005916:	81fb      	strh	r3, [r7, #14]
  
  return ((flags & 0x2000) != 0);
 8005918:	89fb      	ldrh	r3, [r7, #14]
 800591a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800591e:	2b00      	cmp	r3, #0
 8005920:	bf14      	ite	ne
 8005922:	2301      	movne	r3, #1
 8005924:	2300      	moveq	r3, #0
 8005926:	b2db      	uxtb	r3, r3
}
 8005928:	4618      	mov	r0, r3
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <_ZN16NS_energyShield214setupFuelGaugeEhttth>:

int NS_energyShield2::setupFuelGauge(uint8_t slaveAddress, uint16_t newDesignCapacity_mAh, uint16_t newTerminationVoltage_mV, uint16_t chargeTerminationCurrent_mA, uint8_t alarmSOC)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b08c      	sub	sp, #48	; 0x30
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	4608      	mov	r0, r1
 800593a:	4611      	mov	r1, r2
 800593c:	461a      	mov	r2, r3
 800593e:	4603      	mov	r3, r0
 8005940:	72fb      	strb	r3, [r7, #11]
 8005942:	460b      	mov	r3, r1
 8005944:	813b      	strh	r3, [r7, #8]
 8005946:	4613      	mov	r3, r2
 8005948:	80fb      	strh	r3, [r7, #6]
	uint16_t oldOpConfig;
	uint16_t newOpConfig;
	uint16_t oldSOC1Set;
	uint16_t oldSOC1Clear;
		
	newDesignEnergy = (uint16_t) (((int)newDesignCapacity_mAh*37)/10);
 800594a:	893a      	ldrh	r2, [r7, #8]
 800594c:	4613      	mov	r3, r2
 800594e:	00db      	lsls	r3, r3, #3
 8005950:	4413      	add	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4413      	add	r3, r2
 8005956:	4ab9      	ldr	r2, [pc, #740]	; (8005c3c <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x30c>)
 8005958:	fb82 1203 	smull	r1, r2, r2, r3
 800595c:	1092      	asrs	r2, r2, #2
 800595e:	17db      	asrs	r3, r3, #31
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	85bb      	strh	r3, [r7, #44]	; 0x2c
	newTerminationRate = (uint16_t) (newDesignCapacity_mAh*10)/chargeTerminationCurrent_mA;
 8005964:	893b      	ldrh	r3, [r7, #8]
 8005966:	461a      	mov	r2, r3
 8005968:	0092      	lsls	r2, r2, #2
 800596a:	4413      	add	r3, r2
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	b29a      	uxth	r2, r3
 8005970:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005972:	fbb2 f3f3 	udiv	r3, r2, r3
 8005976:	857b      	strh	r3, [r7, #42]	; 0x2a
	
	i=0;
 8005978:	2300      	movs	r3, #0
 800597a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	do
	{
		++i;
 800597e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005982:	3301      	adds	r3, #1
 8005984:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (i > 100)
 8005988:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800598c:	2b64      	cmp	r3, #100	; 0x64
 800598e:	dd01      	ble.n	8005994 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x64>
			return 1; // Failed
 8005990:	2301      	movs	r3, #1
 8005992:	e291      	b.n	8005eb8 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x588>
		// Un-seal
		writeCommand(slaveAddress, 0x00, 0x8000);
 8005994:	7af9      	ldrb	r1, [r7, #11]
 8005996:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800599a:	2200      	movs	r2, #0
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f7ff ff26 	bl	80057ee <_ZN16NS_energyShield212writeCommandEhht>
		writeCommand(slaveAddress, 0x00, 0x8000);
 80059a2:	7af9      	ldrb	r1, [r7, #11]
 80059a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059a8:	2200      	movs	r2, #0
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f7ff ff1f 	bl	80057ee <_ZN16NS_energyShield212writeCommandEhht>
		HAL_Delay(10);
 80059b0:	200a      	movs	r0, #10
 80059b2:	f7fc faa3 	bl	8001efc <HAL_Delay>
	do
 80059b6:	7afb      	ldrb	r3, [r7, #11]
 80059b8:	4619      	mov	r1, r3
 80059ba:	68f8      	ldr	r0, [r7, #12]
 80059bc:	f7ff ff9e 	bl	80058fc <_ZN16NS_energyShield213checkIfSealedEh>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d000      	beq.n	80059c8 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x98>
 80059c6:	e7da      	b.n	800597e <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x4e>
	} while (checkIfSealed(slaveAddress));
	
	//Change to CONFIG UPDATE mode
	writeCommand(slaveAddress, 0x00, 0x0013);
 80059c8:	7af9      	ldrb	r1, [r7, #11]
 80059ca:	2313      	movs	r3, #19
 80059cc:	2200      	movs	r2, #0
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f7ff ff0d 	bl	80057ee <_ZN16NS_energyShield212writeCommandEhht>
	do
	{
		flags = readCommand(slaveAddress, 0x06);
 80059d4:	7afb      	ldrb	r3, [r7, #11]
 80059d6:	2206      	movs	r2, #6
 80059d8:	4619      	mov	r1, r3
 80059da:	68f8      	ldr	r0, [r7, #12]
 80059dc:	f7ff ff34 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 80059e0:	4603      	mov	r3, r0
 80059e2:	853b      	strh	r3, [r7, #40]	; 0x28
	} while (!(flags & 0x0010));
 80059e4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80059e6:	f003 0310 	and.w	r3, r3, #16
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d100      	bne.n	80059f0 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0xc0>
	do
 80059ee:	e7f1      	b.n	80059d4 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0xa4>
	
	// Setup Block RAM update
	writeByte(slaveAddress, 0x61, 0x00);
 80059f0:	7af9      	ldrb	r1, [r7, #11]
 80059f2:	2300      	movs	r3, #0
 80059f4:	2261      	movs	r2, #97	; 0x61
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	f7ff feb2 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
	writeByte(slaveAddress, 0x3E, 0x52);
 80059fc:	7af9      	ldrb	r1, [r7, #11]
 80059fe:	2352      	movs	r3, #82	; 0x52
 8005a00:	223e      	movs	r2, #62	; 0x3e
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f7ff feac 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
	writeByte(slaveAddress,0x3F, 0x00);
 8005a08:	7af9      	ldrb	r1, [r7, #11]
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	223f      	movs	r2, #63	; 0x3f
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f7ff fea6 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		
	oldCheckSum = readByte(slaveAddress, 0x60);
 8005a14:	7afb      	ldrb	r3, [r7, #11]
 8005a16:	2260      	movs	r2, #96	; 0x60
 8005a18:	4619      	mov	r1, r3
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f7ff fec5 	bl	80057aa <_ZN16NS_energyShield28readByteEhh>
 8005a20:	4603      	mov	r3, r0
 8005a22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	
	i = 0;
 8005a26:	2300      	movs	r3, #0
 8005a28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	do {		
		++i;
 8005a2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005a30:	3301      	adds	r3, #1
 8005a32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (i > 100)
 8005a36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005a3a:	2b64      	cmp	r3, #100	; 0x64
 8005a3c:	dd01      	ble.n	8005a42 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x112>
			return 2; // Failed
 8005a3e:	2302      	movs	r3, #2
 8005a40:	e23a      	b.n	8005eb8 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x588>
		
		// Compute new checksum
		tempCheckSum = 0xFF - oldCheckSum;
 8005a42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005a46:	43db      	mvns	r3, r3
 8005a48:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		oldDesignCapacity = readCommand(slaveAddress,0x4A);
 8005a4c:	7afb      	ldrb	r3, [r7, #11]
 8005a4e:	224a      	movs	r2, #74	; 0x4a
 8005a50:	4619      	mov	r1, r3
 8005a52:	68f8      	ldr	r0, [r7, #12]
 8005a54:	f7ff fef8 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	84bb      	strh	r3, [r7, #36]	; 0x24
		oldDesignEnergy = readCommand(slaveAddress, 0x4C);
 8005a5c:	7afb      	ldrb	r3, [r7, #11]
 8005a5e:	224c      	movs	r2, #76	; 0x4c
 8005a60:	4619      	mov	r1, r3
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f7ff fef0 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	847b      	strh	r3, [r7, #34]	; 0x22
		oldTerminationVoltage = readCommand(slaveAddress,0x50);
 8005a6c:	7afb      	ldrb	r3, [r7, #11]
 8005a6e:	2250      	movs	r2, #80	; 0x50
 8005a70:	4619      	mov	r1, r3
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f7ff fee8 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	843b      	strh	r3, [r7, #32]
		oldTaperRate = readCommand(slaveAddress, 0x5B);
 8005a7c:	7afb      	ldrb	r3, [r7, #11]
 8005a7e:	225b      	movs	r2, #91	; 0x5b
 8005a80:	4619      	mov	r1, r3
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f7ff fee0 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	83fb      	strh	r3, [r7, #30]
		
		tempCheckSum -= oldDesignCapacity >> 8;
 8005a8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005a8e:	121b      	asrs	r3, r3, #8
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum -= oldDesignCapacity & 0xFF;
 8005a9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005aa4:	1ad3      	subs	r3, r2, r3
 8005aa6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		tempCheckSum -= oldDesignEnergy >> 8;
 8005aaa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005aac:	121b      	asrs	r3, r3, #8
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum -= oldDesignEnergy & 0xFF;
 8005aba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		tempCheckSum -= oldTerminationVoltage >> 8;
 8005ac8:	8c3b      	ldrh	r3, [r7, #32]
 8005aca:	121b      	asrs	r3, r3, #8
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum -= oldTerminationVoltage & 0xFF;
 8005ad8:	8c3b      	ldrh	r3, [r7, #32]
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		tempCheckSum -= oldTaperRate >> 8;
 8005ae6:	8bfb      	ldrh	r3, [r7, #30]
 8005ae8:	121b      	asrs	r3, r3, #8
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum -= oldTaperRate & 0xFF;
 8005af6:	8bfb      	ldrh	r3, [r7, #30]
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		writeByte(slaveAddress, 0x4A, newDesignCapacity_mAh >> 8);
 8005b04:	893b      	ldrh	r3, [r7, #8]
 8005b06:	121b      	asrs	r3, r3, #8
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	7af9      	ldrb	r1, [r7, #11]
 8005b0c:	224a      	movs	r2, #74	; 0x4a
 8005b0e:	68f8      	ldr	r0, [r7, #12]
 8005b10:	f7ff fe26 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		writeByte(slaveAddress, 0x4B, newDesignCapacity_mAh & 0xFF);
 8005b14:	893b      	ldrh	r3, [r7, #8]
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	7af9      	ldrb	r1, [r7, #11]
 8005b1a:	224b      	movs	r2, #75	; 0x4b
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f7ff fe1f 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		
		writeByte(slaveAddress, 0x4C, newDesignEnergy >> 8);
 8005b22:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005b24:	121b      	asrs	r3, r3, #8
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	7af9      	ldrb	r1, [r7, #11]
 8005b2a:	224c      	movs	r2, #76	; 0x4c
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f7ff fe17 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		writeByte(slaveAddress, 0x4D, newDesignEnergy & 0xFF);
 8005b32:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	7af9      	ldrb	r1, [r7, #11]
 8005b38:	224d      	movs	r2, #77	; 0x4d
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f7ff fe10 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		
		writeByte(slaveAddress, 0x50, newTerminationVoltage_mV >> 8);
 8005b40:	88fb      	ldrh	r3, [r7, #6]
 8005b42:	121b      	asrs	r3, r3, #8
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	7af9      	ldrb	r1, [r7, #11]
 8005b48:	2250      	movs	r2, #80	; 0x50
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f7ff fe08 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		writeByte(slaveAddress, 0x51, newTerminationVoltage_mV & 0xFF);
 8005b50:	88fb      	ldrh	r3, [r7, #6]
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	7af9      	ldrb	r1, [r7, #11]
 8005b56:	2251      	movs	r2, #81	; 0x51
 8005b58:	68f8      	ldr	r0, [r7, #12]
 8005b5a:	f7ff fe01 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		
		writeByte(slaveAddress, 0x5B, newTerminationRate >> 8);
 8005b5e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005b60:	121b      	asrs	r3, r3, #8
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	7af9      	ldrb	r1, [r7, #11]
 8005b66:	225b      	movs	r2, #91	; 0x5b
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f7ff fdf9 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		writeByte(slaveAddress, 0x5C, newTerminationRate & 0xFF);
 8005b6e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	7af9      	ldrb	r1, [r7, #11]
 8005b74:	225c      	movs	r2, #92	; 0x5c
 8005b76:	68f8      	ldr	r0, [r7, #12]
 8005b78:	f7ff fdf2 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		
		// Finish computing new checksum		
		tempCheckSum += newDesignCapacity_mAh >> 8;
 8005b7c:	893b      	ldrh	r3, [r7, #8]
 8005b7e:	121b      	asrs	r3, r3, #8
 8005b80:	b2da      	uxtb	r2, r3
 8005b82:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005b86:	4413      	add	r3, r2
 8005b88:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum += newDesignCapacity_mAh & 0xFF;
 8005b8c:	893b      	ldrh	r3, [r7, #8]
 8005b8e:	b2da      	uxtb	r2, r3
 8005b90:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005b94:	4413      	add	r3, r2
 8005b96:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		tempCheckSum += newDesignEnergy >> 8;
 8005b9a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005b9c:	121b      	asrs	r3, r3, #8
 8005b9e:	b2da      	uxtb	r2, r3
 8005ba0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005ba4:	4413      	add	r3, r2
 8005ba6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum += newDesignEnergy & 0xFF;
 8005baa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005bac:	b2da      	uxtb	r2, r3
 8005bae:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005bb2:	4413      	add	r3, r2
 8005bb4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		tempCheckSum += newTerminationVoltage_mV >> 8;
 8005bb8:	88fb      	ldrh	r3, [r7, #6]
 8005bba:	121b      	asrs	r3, r3, #8
 8005bbc:	b2da      	uxtb	r2, r3
 8005bbe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005bc2:	4413      	add	r3, r2
 8005bc4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum += newTerminationVoltage_mV & 0xFF;
 8005bc8:	88fb      	ldrh	r3, [r7, #6]
 8005bca:	b2da      	uxtb	r2, r3
 8005bcc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005bd0:	4413      	add	r3, r2
 8005bd2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		tempCheckSum += newTerminationRate >> 8;
 8005bd6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005bd8:	121b      	asrs	r3, r3, #8
 8005bda:	b2da      	uxtb	r2, r3
 8005bdc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005be0:	4413      	add	r3, r2
 8005be2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum += newTerminationRate & 0xFF;
 8005be6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005be8:	b2da      	uxtb	r2, r3
 8005bea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005bee:	4413      	add	r3, r2
 8005bf0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		newCheckSum = 0xFF - tempCheckSum;
 8005bf4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	777b      	strb	r3, [r7, #29]
		writeByte(slaveAddress, 0x60, newCheckSum);
 8005bfc:	7f7b      	ldrb	r3, [r7, #29]
 8005bfe:	7af9      	ldrb	r1, [r7, #11]
 8005c00:	2260      	movs	r2, #96	; 0x60
 8005c02:	68f8      	ldr	r0, [r7, #12]
 8005c04:	f7ff fdac 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		
		// Verify RAM update is complete
		writeByte(slaveAddress, 0x3E, 0x52);
 8005c08:	7af9      	ldrb	r1, [r7, #11]
 8005c0a:	2352      	movs	r3, #82	; 0x52
 8005c0c:	223e      	movs	r2, #62	; 0x3e
 8005c0e:	68f8      	ldr	r0, [r7, #12]
 8005c10:	f7ff fda6 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		writeByte(slaveAddress, 0x3F, 0x00);
 8005c14:	7af9      	ldrb	r1, [r7, #11]
 8005c16:	2300      	movs	r3, #0
 8005c18:	223f      	movs	r2, #63	; 0x3f
 8005c1a:	68f8      	ldr	r0, [r7, #12]
 8005c1c:	f7ff fda0 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		
		checkSum = readByte(slaveAddress, 0x60);
 8005c20:	7afb      	ldrb	r3, [r7, #11]
 8005c22:	2260      	movs	r2, #96	; 0x60
 8005c24:	4619      	mov	r1, r3
 8005c26:	68f8      	ldr	r0, [r7, #12]
 8005c28:	f7ff fdbf 	bl	80057aa <_ZN16NS_energyShield28readByteEhh>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	773b      	strb	r3, [r7, #28]
	
	} while (checkSum != newCheckSum);
 8005c30:	7f3a      	ldrb	r2, [r7, #28]
 8005c32:	7f7b      	ldrb	r3, [r7, #29]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d003      	beq.n	8005c40 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x310>
	do {		
 8005c38:	e6f8      	b.n	8005a2c <_ZN16NS_energyShield214setupFuelGaugeEhttth+0xfc>
 8005c3a:	bf00      	nop
 8005c3c:	66666667 	.word	0x66666667
	
	// Setup Block RAM update for Subclass ID 0x40 (64)
	writeByte(slaveAddress, 0x61, 0x00); // Enable block access
 8005c40:	7af9      	ldrb	r1, [r7, #11]
 8005c42:	2300      	movs	r3, #0
 8005c44:	2261      	movs	r2, #97	; 0x61
 8005c46:	68f8      	ldr	r0, [r7, #12]
 8005c48:	f7ff fd8a 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
	writeByte(slaveAddress, 0x3E, 0x40); // Set subclass ID
 8005c4c:	7af9      	ldrb	r1, [r7, #11]
 8005c4e:	2340      	movs	r3, #64	; 0x40
 8005c50:	223e      	movs	r2, #62	; 0x3e
 8005c52:	68f8      	ldr	r0, [r7, #12]
 8005c54:	f7ff fd84 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
	writeByte(slaveAddress,0x3F, 0x00);  // Set block offset 0 or 32
 8005c58:	7af9      	ldrb	r1, [r7, #11]
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	223f      	movs	r2, #63	; 0x3f
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f7ff fd7e 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
	oldCheckSum = readByte(slaveAddress, 0x60);
 8005c64:	7afb      	ldrb	r3, [r7, #11]
 8005c66:	2260      	movs	r2, #96	; 0x60
 8005c68:	4619      	mov	r1, r3
 8005c6a:	68f8      	ldr	r0, [r7, #12]
 8005c6c:	f7ff fd9d 	bl	80057aa <_ZN16NS_energyShield28readByteEhh>
 8005c70:	4603      	mov	r3, r0
 8005c72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	
	i = 0;
 8005c76:	2300      	movs	r3, #0
 8005c78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	do
	{
		++i;
 8005c7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005c80:	3301      	adds	r3, #1
 8005c82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (i > 100)
 8005c86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005c8a:	2b64      	cmp	r3, #100	; 0x64
 8005c8c:	dd01      	ble.n	8005c92 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x362>
			return 2; // Failed
 8005c8e:	2302      	movs	r3, #2
 8005c90:	e112      	b.n	8005eb8 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x588>
		
		// Compute new checksum
		tempCheckSum = 0xFF - oldCheckSum;
 8005c92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c96:	43db      	mvns	r3, r3
 8005c98:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		oldOpConfig = readCommand(slaveAddress,0x40);
 8005c9c:	7afb      	ldrb	r3, [r7, #11]
 8005c9e:	2240      	movs	r2, #64	; 0x40
 8005ca0:	4619      	mov	r1, r3
 8005ca2:	68f8      	ldr	r0, [r7, #12]
 8005ca4:	f7ff fdd0 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	837b      	strh	r3, [r7, #26]
		
		newOpConfig = oldOpConfig | 0x0004; // Enable BATLOWEN Bit
 8005cac:	8b7b      	ldrh	r3, [r7, #26]
 8005cae:	f043 0304 	orr.w	r3, r3, #4
 8005cb2:	833b      	strh	r3, [r7, #24]
		
		// Check if already set correctly
		if (newOpConfig == oldOpConfig)
 8005cb4:	8b3a      	ldrh	r2, [r7, #24]
 8005cb6:	8b7b      	ldrh	r3, [r7, #26]
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d04f      	beq.n	8005d5c <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x42c>
			break;
		
		tempCheckSum -= oldOpConfig >> 8;
 8005cbc:	8b7b      	ldrh	r3, [r7, #26]
 8005cbe:	121b      	asrs	r3, r3, #8
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum -= oldOpConfig & 0xFF;
 8005ccc:	8b7b      	ldrh	r3, [r7, #26]
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		writeByte(slaveAddress, 0x40, newOpConfig >> 8);
 8005cda:	8b3b      	ldrh	r3, [r7, #24]
 8005cdc:	121b      	asrs	r3, r3, #8
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	7af9      	ldrb	r1, [r7, #11]
 8005ce2:	2240      	movs	r2, #64	; 0x40
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f7ff fd3b 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		writeByte(slaveAddress, 0x41, newOpConfig & 0xFF);
 8005cea:	8b3b      	ldrh	r3, [r7, #24]
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	7af9      	ldrb	r1, [r7, #11]
 8005cf0:	2241      	movs	r2, #65	; 0x41
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f7ff fd34 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		
		// Finish computing new checksum		
		tempCheckSum += newOpConfig >> 8;
 8005cf8:	8b3b      	ldrh	r3, [r7, #24]
 8005cfa:	121b      	asrs	r3, r3, #8
 8005cfc:	b2da      	uxtb	r2, r3
 8005cfe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005d02:	4413      	add	r3, r2
 8005d04:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum += newOpConfig & 0xFF;
 8005d08:	8b3b      	ldrh	r3, [r7, #24]
 8005d0a:	b2da      	uxtb	r2, r3
 8005d0c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005d10:	4413      	add	r3, r2
 8005d12:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		newCheckSum = 0xFF - tempCheckSum;
 8005d16:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005d1a:	43db      	mvns	r3, r3
 8005d1c:	777b      	strb	r3, [r7, #29]
		writeByte(slaveAddress, 0x60, newCheckSum);
 8005d1e:	7f7b      	ldrb	r3, [r7, #29]
 8005d20:	7af9      	ldrb	r1, [r7, #11]
 8005d22:	2260      	movs	r2, #96	; 0x60
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f7ff fd1b 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		
		// Verify RAM update is complete
		writeByte(slaveAddress, 0x3E, 0x40);
 8005d2a:	7af9      	ldrb	r1, [r7, #11]
 8005d2c:	2340      	movs	r3, #64	; 0x40
 8005d2e:	223e      	movs	r2, #62	; 0x3e
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f7ff fd15 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		writeByte(slaveAddress, 0x3F, 0x00);
 8005d36:	7af9      	ldrb	r1, [r7, #11]
 8005d38:	2300      	movs	r3, #0
 8005d3a:	223f      	movs	r2, #63	; 0x3f
 8005d3c:	68f8      	ldr	r0, [r7, #12]
 8005d3e:	f7ff fd0f 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		checkSum = readByte(slaveAddress, 0x60);
 8005d42:	7afb      	ldrb	r3, [r7, #11]
 8005d44:	2260      	movs	r2, #96	; 0x60
 8005d46:	4619      	mov	r1, r3
 8005d48:	68f8      	ldr	r0, [r7, #12]
 8005d4a:	f7ff fd2e 	bl	80057aa <_ZN16NS_energyShield28readByteEhh>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	773b      	strb	r3, [r7, #28]
	
	} while (checkSum != newCheckSum);
 8005d52:	7f3a      	ldrb	r2, [r7, #28]
 8005d54:	7f7b      	ldrb	r3, [r7, #29]
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d001      	beq.n	8005d5e <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x42e>
	do
 8005d5a:	e78f      	b.n	8005c7c <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x34c>
			break;
 8005d5c:	bf00      	nop
	
	
	// Setup Block RAM update for Subclass ID 0x40 (64)
	writeByte(slaveAddress, 0x3E, 0x31); // Set subclass ID
 8005d5e:	7af9      	ldrb	r1, [r7, #11]
 8005d60:	2331      	movs	r3, #49	; 0x31
 8005d62:	223e      	movs	r2, #62	; 0x3e
 8005d64:	68f8      	ldr	r0, [r7, #12]
 8005d66:	f7ff fcfb 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
	writeByte(slaveAddress,0x3F, 0x00);  // Set block offset 0 or 32
 8005d6a:	7af9      	ldrb	r1, [r7, #11]
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	223f      	movs	r2, #63	; 0x3f
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f7ff fcf5 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
	oldCheckSum = readByte(slaveAddress, 0x60);
 8005d76:	7afb      	ldrb	r3, [r7, #11]
 8005d78:	2260      	movs	r2, #96	; 0x60
 8005d7a:	4619      	mov	r1, r3
 8005d7c:	68f8      	ldr	r0, [r7, #12]
 8005d7e:	f7ff fd14 	bl	80057aa <_ZN16NS_energyShield28readByteEhh>
 8005d82:	4603      	mov	r3, r0
 8005d84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	
	i = 0;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	do {		
		++i;
 8005d8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005d92:	3301      	adds	r3, #1
 8005d94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (i > 100)
 8005d98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005d9c:	2b64      	cmp	r3, #100	; 0x64
 8005d9e:	dd01      	ble.n	8005da4 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x474>
			return 2; // Failed
 8005da0:	2302      	movs	r3, #2
 8005da2:	e089      	b.n	8005eb8 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x588>
		
		// Compute new checksum
		tempCheckSum = 0xFF - oldCheckSum;
 8005da4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005da8:	43db      	mvns	r3, r3
 8005daa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		oldSOC1Set = readByte(slaveAddress,0x40);
 8005dae:	7afb      	ldrb	r3, [r7, #11]
 8005db0:	2240      	movs	r2, #64	; 0x40
 8005db2:	4619      	mov	r1, r3
 8005db4:	68f8      	ldr	r0, [r7, #12]
 8005db6:	f7ff fcf8 	bl	80057aa <_ZN16NS_energyShield28readByteEhh>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	82fb      	strh	r3, [r7, #22]
		oldSOC1Clear = readByte(slaveAddress,0x41);
 8005dbe:	7afb      	ldrb	r3, [r7, #11]
 8005dc0:	2241      	movs	r2, #65	; 0x41
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	68f8      	ldr	r0, [r7, #12]
 8005dc6:	f7ff fcf0 	bl	80057aa <_ZN16NS_energyShield28readByteEhh>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	82bb      	strh	r3, [r7, #20]
		
		// Check if already set correctly
		if ((oldSOC1Set == alarmSOC) && (oldSOC1Clear == alarmSOC))
 8005dce:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	8afa      	ldrh	r2, [r7, #22]
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d105      	bne.n	8005de6 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x4b6>
 8005dda:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	8aba      	ldrh	r2, [r7, #20]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d04c      	beq.n	8005e80 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x550>
			break;
		
		tempCheckSum -= oldSOC1Set;
 8005de6:	8afb      	ldrh	r3, [r7, #22]
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum -= oldSOC1Clear;
 8005df4:	8abb      	ldrh	r3, [r7, #20]
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		writeByte(slaveAddress, 0x40, alarmSOC);
 8005e02:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8005e06:	7af9      	ldrb	r1, [r7, #11]
 8005e08:	2240      	movs	r2, #64	; 0x40
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f7ff fca8 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		writeByte(slaveAddress, 0x41, alarmSOC);
 8005e10:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8005e14:	7af9      	ldrb	r1, [r7, #11]
 8005e16:	2241      	movs	r2, #65	; 0x41
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f7ff fca1 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		
		// Finish computing new checksum		
		tempCheckSum += alarmSOC;
 8005e1e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005e22:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8005e26:	4413      	add	r3, r2
 8005e28:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		tempCheckSum += alarmSOC;
 8005e2c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005e30:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8005e34:	4413      	add	r3, r2
 8005e36:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		
		newCheckSum = 0xFF - tempCheckSum;
 8005e3a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005e3e:	43db      	mvns	r3, r3
 8005e40:	777b      	strb	r3, [r7, #29]
		writeByte(slaveAddress, 0x60, newCheckSum);
 8005e42:	7f7b      	ldrb	r3, [r7, #29]
 8005e44:	7af9      	ldrb	r1, [r7, #11]
 8005e46:	2260      	movs	r2, #96	; 0x60
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f7ff fc89 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		
		// Verify RAM update is complete
		writeByte(slaveAddress, 0x3E, 0x31);
 8005e4e:	7af9      	ldrb	r1, [r7, #11]
 8005e50:	2331      	movs	r3, #49	; 0x31
 8005e52:	223e      	movs	r2, #62	; 0x3e
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f7ff fc83 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		writeByte(slaveAddress, 0x3F, 0x00);
 8005e5a:	7af9      	ldrb	r1, [r7, #11]
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	223f      	movs	r2, #63	; 0x3f
 8005e60:	68f8      	ldr	r0, [r7, #12]
 8005e62:	f7ff fc7d 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
		checkSum = readByte(slaveAddress, 0x60);
 8005e66:	7afb      	ldrb	r3, [r7, #11]
 8005e68:	2260      	movs	r2, #96	; 0x60
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f7ff fc9c 	bl	80057aa <_ZN16NS_energyShield28readByteEhh>
 8005e72:	4603      	mov	r3, r0
 8005e74:	773b      	strb	r3, [r7, #28]
	
	} while (checkSum != newCheckSum);
 8005e76:	7f3a      	ldrb	r2, [r7, #28]
 8005e78:	7f7b      	ldrb	r3, [r7, #29]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d001      	beq.n	8005e82 <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x552>
	do {		
 8005e7e:	e786      	b.n	8005d8e <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x45e>
			break;
 8005e80:	bf00      	nop
	
	// Exit CONFIG UPDATE mode
	writeCommand(slaveAddress, 0x00, 0x0042);
 8005e82:	7af9      	ldrb	r1, [r7, #11]
 8005e84:	2342      	movs	r3, #66	; 0x42
 8005e86:	2200      	movs	r2, #0
 8005e88:	68f8      	ldr	r0, [r7, #12]
 8005e8a:	f7ff fcb0 	bl	80057ee <_ZN16NS_energyShield212writeCommandEhht>
	do {
		flags = readCommand(slaveAddress, 0x06);		
 8005e8e:	7afb      	ldrb	r3, [r7, #11]
 8005e90:	2206      	movs	r2, #6
 8005e92:	4619      	mov	r1, r3
 8005e94:	68f8      	ldr	r0, [r7, #12]
 8005e96:	f7ff fcd7 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	853b      	strh	r3, [r7, #40]	; 0x28
	} while (flags & 0x0010);	
 8005e9e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005ea0:	f003 0310 	and.w	r3, r3, #16
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d000      	beq.n	8005eaa <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x57a>
	do {
 8005ea8:	e7f1      	b.n	8005e8e <_ZN16NS_energyShield214setupFuelGaugeEhttth+0x55e>
	
	// Seal fuel gauge
	writeCommand(slaveAddress, 0x00, 0x0020);	
 8005eaa:	7af9      	ldrb	r1, [r7, #11]
 8005eac:	2320      	movs	r3, #32
 8005eae:	2200      	movs	r2, #0
 8005eb0:	68f8      	ldr	r0, [r7, #12]
 8005eb2:	f7ff fc9c 	bl	80057ee <_ZN16NS_energyShield212writeCommandEhht>
	
	return 0;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3730      	adds	r7, #48	; 0x30
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <_ZN16NS_energyShield29decodeBCDEh>:

// Decode tens place, units place formating (BCD)
uint8_t NS_energyShield2::decodeBCD(uint8_t bcd)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b085      	sub	sp, #20
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	460b      	mov	r3, r1
 8005eca:	70fb      	strb	r3, [r7, #3]
	uint8_t _value = ((0b01110000 & bcd) >> 4) * 10 + (0b00001111 & bcd);
 8005ecc:	78fb      	ldrb	r3, [r7, #3]
 8005ece:	111b      	asrs	r3, r3, #4
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	f003 0307 	and.w	r3, r3, #7
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	461a      	mov	r2, r3
 8005eda:	0092      	lsls	r2, r2, #2
 8005edc:	4413      	add	r3, r2
 8005ede:	005b      	lsls	r3, r3, #1
 8005ee0:	b2da      	uxtb	r2, r3
 8005ee2:	78fb      	ldrb	r3, [r7, #3]
 8005ee4:	f003 030f 	and.w	r3, r3, #15
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	4413      	add	r3, r2
 8005eec:	73fb      	strb	r3, [r7, #15]

	return _value;
 8005eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3714      	adds	r7, #20
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <_ZN16NS_energyShield2C1EP19__I2C_HandleTypeDef>:
*****************************************/
#include <adc.h>
#include ".\NS_energyShield2.h"

// Creates an instance of NS_energyShield2
NS_energyShield2::NS_energyShield2(I2C_HandleTypeDef *pI2C)
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
{
	_batteryCapacity = BATTERY_CAPACITY;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8005f0c:	811a      	strh	r2, [r3, #8]
	_pI2C = pI2C;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	60da      	str	r2, [r3, #12]
}
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	4618      	mov	r0, r3
 8005f18:	370c      	adds	r7, #12
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr

08005f22 <_ZN16NS_energyShield29readClockEv>:
  return;
}

// Read current time and date into a local buffer
void NS_energyShield2::readClock()
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b088      	sub	sp, #32
 8005f26:	af04      	add	r7, sp, #16
 8005f28:	6078      	str	r0, [r7, #4]
	int i=0;	
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	60fb      	str	r3, [r7, #12]
	
	// Read time and date
	// read from register 4 to 0xA from RTC
	HAL_I2C_Mem_Read(_pI2C, RTC_SLAVE_ADDR << 1, 0x04, I2C_MEMADD_SIZE_8BIT, _timeDate, 7, 100);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	68d8      	ldr	r0, [r3, #12]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2264      	movs	r2, #100	; 0x64
 8005f36:	9202      	str	r2, [sp, #8]
 8005f38:	2207      	movs	r2, #7
 8005f3a:	9201      	str	r2, [sp, #4]
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	2301      	movs	r3, #1
 8005f40:	2204      	movs	r2, #4
 8005f42:	21a2      	movs	r1, #162	; 0xa2
 8005f44:	f7fd f960 	bl	8003208 <HAL_I2C_Mem_Read>

	
	// Convert seconds, minutes, hours, day-of-the-month, and year from BCD to binary (skipping day-of-the-week)
	for (i = 0; i < 7; i++)
 8005f48:	2300      	movs	r3, #0
 8005f4a:	60fb      	str	r3, [r7, #12]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2b06      	cmp	r3, #6
 8005f50:	dc15      	bgt.n	8005f7e <_ZN16NS_energyShield29readClockEv+0x5c>
	{
		if (i != 4)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2b04      	cmp	r3, #4
 8005f56:	d00e      	beq.n	8005f76 <_ZN16NS_energyShield29readClockEv+0x54>
			_timeDate[i] = decodeBCD(_timeDate[i]);
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	4619      	mov	r1, r3
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f7ff ffac 	bl	8005ec0 <_ZN16NS_energyShield29decodeBCDEh>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	4413      	add	r3, r2
 8005f72:	460a      	mov	r2, r1
 8005f74:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 7; i++)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	60fb      	str	r3, [r7, #12]
 8005f7c:	e7e6      	b.n	8005f4c <_ZN16NS_energyShield29readClockEv+0x2a>
	}
	
	return;
 8005f7e:	bf00      	nop
}
 8005f80:	3710      	adds	r7, #16
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}

08005f86 <_ZN16NS_energyShield26secondEv>:

// Returns current second(0-59)
uint8_t NS_energyShield2::second()
{
 8005f86:	b480      	push	{r7}
 8005f88:	b083      	sub	sp, #12
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
	return _timeDate[0];
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	781b      	ldrb	r3, [r3, #0]
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	370c      	adds	r7, #12
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr

08005f9e <_ZN16NS_energyShield26minuteEv>:

// Returns current minute (0-59)
uint8_t NS_energyShield2::minute()
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b083      	sub	sp, #12
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
	return _timeDate[1];
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	785b      	ldrb	r3, [r3, #1]
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	370c      	adds	r7, #12
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr

08005fb6 <_ZN16NS_energyShield24hourEv>:

// Returns current hour (0-23)
uint8_t NS_energyShield2::hour()
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b083      	sub	sp, #12
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
	return _timeDate[2];
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	789b      	ldrb	r3, [r3, #2]
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	370c      	adds	r7, #12
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr

08005fce <_ZN16NS_energyShield210dayOfMonthEv>:

// Returns current day of the month (1-31)
uint8_t NS_energyShield2::dayOfMonth()
{
 8005fce:	b480      	push	{r7}
 8005fd0:	b083      	sub	sp, #12
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	6078      	str	r0, [r7, #4]
	return _timeDate[3];
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	78db      	ldrb	r3, [r3, #3]
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	370c      	adds	r7, #12
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr

08005fe6 <_ZN16NS_energyShield25monthEv>:
	return _timeDate[4];
}

// Returns current month (1-12)
uint8_t NS_energyShield2::month()
{
 8005fe6:	b480      	push	{r7}
 8005fe8:	b083      	sub	sp, #12
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
	return _timeDate[5];
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	795b      	ldrb	r3, [r3, #5]
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	370c      	adds	r7, #12
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr

08005ffe <_ZN16NS_energyShield24yearEv>:

// Returns current year (00-99)
uint8_t NS_energyShield2::year()
{
 8005ffe:	b480      	push	{r7}
 8006000:	b083      	sub	sp, #12
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
	return _timeDate[6];
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	799b      	ldrb	r3, [r3, #6]
}
 800600a:	4618      	mov	r0, r3
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr

08006016 <_ZN16NS_energyShield211clearAlarmsEv>:

// Clears any active RTC alarms
void NS_energyShield2::clearAlarms()
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b08a      	sub	sp, #40	; 0x28
 800601a:	af04      	add	r7, sp, #16
 800601c:	6078      	str	r0, [r7, #4]
	uint8_t tmp[5];

	for(int i = 0; i < 5; i++)
 800601e:	2300      	movs	r3, #0
 8006020:	617b      	str	r3, [r7, #20]
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	2b04      	cmp	r3, #4
 8006026:	dc09      	bgt.n	800603c <_ZN16NS_energyShield211clearAlarmsEv+0x26>
		tmp[i] = 0xff;
 8006028:	f107 020c 	add.w	r2, r7, #12
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	4413      	add	r3, r2
 8006030:	22ff      	movs	r2, #255	; 0xff
 8006032:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 5; i++)
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	3301      	adds	r3, #1
 8006038:	617b      	str	r3, [r7, #20]
 800603a:	e7f2      	b.n	8006022 <_ZN16NS_energyShield211clearAlarmsEv+0xc>

	//HAL_Delay(15);
	HAL_I2C_Mem_Write(_pI2C, RTC_SLAVE_ADDR << 1, 0x0B, I2C_MEMADD_SIZE_8BIT, tmp, 5, 100);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	68d8      	ldr	r0, [r3, #12]
 8006040:	2364      	movs	r3, #100	; 0x64
 8006042:	9302      	str	r3, [sp, #8]
 8006044:	2305      	movs	r3, #5
 8006046:	9301      	str	r3, [sp, #4]
 8006048:	f107 030c 	add.w	r3, r7, #12
 800604c:	9300      	str	r3, [sp, #0]
 800604e:	2301      	movs	r3, #1
 8006050:	220b      	movs	r2, #11
 8006052:	21a2      	movs	r1, #162	; 0xa2
 8006054:	f7fd f820 	bl	8003098 <HAL_I2C_Mem_Write>

	return;
 8006058:	bf00      	nop
}
 800605a:	3718      	adds	r7, #24
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <_ZN16NS_energyShield28readVMPPEv>:
  }
}

// Read the current VMPP setting from DAC
int NS_energyShield2::readVMPP()
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b086      	sub	sp, #24
 8006064:	af02      	add	r7, sp, #8
 8006066:	6078      	str	r0, [r7, #4]
	uint8_t data[2];
	do
	{
		HAL_I2C_Master_Receive(_pI2C, DAC_SLAVE_ADDR<<1, data, 2, 100);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	68d8      	ldr	r0, [r3, #12]
 800606c:	f107 020c 	add.w	r2, r7, #12
 8006070:	2364      	movs	r3, #100	; 0x64
 8006072:	9300      	str	r3, [sp, #0]
 8006074:	2302      	movs	r3, #2
 8006076:	21c0      	movs	r1, #192	; 0xc0
 8006078:	f7fc ff78 	bl	8002f6c <HAL_I2C_Master_Receive>
	} while (!(data[0] & 0b10000000));
 800607c:	7b3b      	ldrb	r3, [r7, #12]
 800607e:	b25b      	sxtb	r3, r3
 8006080:	2b00      	cmp	r3, #0
 8006082:	db00      	blt.n	8006086 <_ZN16NS_energyShield28readVMPPEv+0x26>
	do
 8006084:	e7f0      	b.n	8006068 <_ZN16NS_energyShield28readVMPPEv+0x8>

	if (data[0] & 0b00000110)
 8006086:	7b3b      	ldrb	r3, [r7, #12]
 8006088:	f003 0306 	and.w	r3, r3, #6
 800608c:	2b00      	cmp	r3, #0
 800608e:	d002      	beq.n	8006096 <_ZN16NS_energyShield28readVMPPEv+0x36>
	{
		return -1;
 8006090:	f04f 33ff 	mov.w	r3, #4294967295
 8006094:	e009      	b.n	80060aa <_ZN16NS_energyShield28readVMPPEv+0x4a>
	}
	else
	{
		return ((unsigned long) (357 - (int)(data[1])) << 16) / 984;
 8006096:	7b7b      	ldrb	r3, [r7, #13]
 8006098:	f5c3 73b2 	rsb	r3, r3, #356	; 0x164
 800609c:	3301      	adds	r3, #1
 800609e:	041b      	lsls	r3, r3, #16
 80060a0:	08db      	lsrs	r3, r3, #3
 80060a2:	4a04      	ldr	r2, [pc, #16]	; (80060b4 <_ZN16NS_energyShield28readVMPPEv+0x54>)
 80060a4:	fba2 2303 	umull	r2, r3, r2, r3
 80060a8:	091b      	lsrs	r3, r3, #4
	}
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3710      	adds	r7, #16
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	214d0215 	.word	0x214d0215

080060b8 <_ZN16NS_energyShield27setVMPPEib>:

// Set regulated MPP voltage of solar panel and writes to EEPROM
void NS_energyShield2::setVMPP(int MPP_Voltage_mV, bool writeEEPROM)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b08a      	sub	sp, #40	; 0x28
 80060bc:	af02      	add	r7, sp, #8
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	4613      	mov	r3, r2
 80060c4:	71fb      	strb	r3, [r7, #7]
	uint8_t DAC_setting, Control, Hbyte, Lbyte, data[2];
	uint8_t tmp[3];

	do
	{
		HAL_I2C_Master_Receive(_pI2C, DAC_SLAVE_ADDR<<1, data, 2, 100);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	68d8      	ldr	r0, [r3, #12]
 80060ca:	f107 0218 	add.w	r2, r7, #24
 80060ce:	2364      	movs	r3, #100	; 0x64
 80060d0:	9300      	str	r3, [sp, #0]
 80060d2:	2302      	movs	r3, #2
 80060d4:	21c0      	movs	r1, #192	; 0xc0
 80060d6:	f7fc ff49 	bl	8002f6c <HAL_I2C_Master_Receive>
	} while (!(data[0] & 0b10000000));
 80060da:	7e3b      	ldrb	r3, [r7, #24]
 80060dc:	b25b      	sxtb	r3, r3
 80060de:	2b00      	cmp	r3, #0
 80060e0:	db00      	blt.n	80060e4 <_ZN16NS_energyShield27setVMPPEib+0x2c>
	do
 80060e2:	e7f0      	b.n	80060c6 <_ZN16NS_energyShield27setVMPPEib+0xe>


	// Check to see if regulation is already disabled
	if ((MPP_Voltage_mV <= 0) && (data[0] & 0b00000110))
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	dc04      	bgt.n	80060f4 <_ZN16NS_energyShield27setVMPPEib+0x3c>
 80060ea:	7e3b      	ldrb	r3, [r7, #24]
 80060ec:	f003 0306 	and.w	r3, r3, #6
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d139      	bne.n	8006168 <_ZN16NS_energyShield27setVMPPEib+0xb0>
		return;

	// Calculates the required DAC voltage to bias the feedback 
	DAC_setting = 357 - ((unsigned long) 984 * MPP_Voltage_mV >> 16);
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 80060fa:	fb02 f303 	mul.w	r3, r2, r3
 80060fe:	0c1b      	lsrs	r3, r3, #16
 8006100:	b2db      	uxtb	r3, r3
 8006102:	f1c3 0365 	rsb	r3, r3, #101	; 0x65
 8006106:	773b      	strb	r3, [r7, #28]

	if (data[1] != DAC_setting)
 8006108:	7e7b      	ldrb	r3, [r7, #25]
 800610a:	7f3a      	ldrb	r2, [r7, #28]
 800610c:	429a      	cmp	r2, r3
 800610e:	d02d      	beq.n	800616c <_ZN16NS_energyShield27setVMPPEib+0xb4>
	{
		if (MPP_Voltage_mV > 0)
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	2b00      	cmp	r3, #0
 8006114:	dd0b      	ble.n	800612e <_ZN16NS_energyShield27setVMPPEib+0x76>
		{
			// Formats data for transmission
			Control = writeEEPROM ? 0x70 : 0x50;
 8006116:	79fb      	ldrb	r3, [r7, #7]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d001      	beq.n	8006120 <_ZN16NS_energyShield27setVMPPEib+0x68>
 800611c:	2370      	movs	r3, #112	; 0x70
 800611e:	e000      	b.n	8006122 <_ZN16NS_energyShield27setVMPPEib+0x6a>
 8006120:	2350      	movs	r3, #80	; 0x50
 8006122:	77fb      	strb	r3, [r7, #31]
			Hbyte = DAC_setting;
 8006124:	7f3b      	ldrb	r3, [r7, #28]
 8006126:	77bb      	strb	r3, [r7, #30]
			Lbyte = 0x00;
 8006128:	2300      	movs	r3, #0
 800612a:	777b      	strb	r3, [r7, #29]
 800612c:	e00a      	b.n	8006144 <_ZN16NS_energyShield27setVMPPEib+0x8c>
		}
		else
		{
			// Sets DAC to high impedance, low power state
			Control = writeEEPROM ? 0x76 : 0x56;
 800612e:	79fb      	ldrb	r3, [r7, #7]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d001      	beq.n	8006138 <_ZN16NS_energyShield27setVMPPEib+0x80>
 8006134:	2376      	movs	r3, #118	; 0x76
 8006136:	e000      	b.n	800613a <_ZN16NS_energyShield27setVMPPEib+0x82>
 8006138:	2356      	movs	r3, #86	; 0x56
 800613a:	77fb      	strb	r3, [r7, #31]
			Hbyte = 0x00;
 800613c:	2300      	movs	r3, #0
 800613e:	77bb      	strb	r3, [r7, #30]
			Lbyte = 0x00;
 8006140:	2300      	movs	r3, #0
 8006142:	777b      	strb	r3, [r7, #29]
		}
		tmp[0] = Control;
 8006144:	7ffb      	ldrb	r3, [r7, #31]
 8006146:	753b      	strb	r3, [r7, #20]
		tmp[1] = Hbyte;
 8006148:	7fbb      	ldrb	r3, [r7, #30]
 800614a:	757b      	strb	r3, [r7, #21]
		tmp[2] = Lbyte;
 800614c:	7f7b      	ldrb	r3, [r7, #29]
 800614e:	75bb      	strb	r3, [r7, #22]

		// Write value to DAC
		HAL_I2C_Master_Transmit(_pI2C, DAC_SLAVE_ADDR<<1, tmp, 3, 100);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	68d8      	ldr	r0, [r3, #12]
 8006154:	f107 0214 	add.w	r2, r7, #20
 8006158:	2364      	movs	r3, #100	; 0x64
 800615a:	9300      	str	r3, [sp, #0]
 800615c:	2303      	movs	r3, #3
 800615e:	21c0      	movs	r1, #192	; 0xc0
 8006160:	f7fc fe70 	bl	8002e44 <HAL_I2C_Master_Transmit>
	}

	return;
 8006164:	bf00      	nop
 8006166:	e001      	b.n	800616c <_ZN16NS_energyShield27setVMPPEib+0xb4>
		return;
 8006168:	bf00      	nop
 800616a:	e000      	b.n	800616e <_ZN16NS_energyShield27setVMPPEib+0xb6>
	return;
 800616c:	bf00      	nop
}
 800616e:	3720      	adds	r7, #32
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <_ZN16NS_energyShield214batteryVoltageEv>:

// Returns battery voltage from fuel gauge in mV
uint16_t NS_energyShield2::batteryVoltage()
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
	uint16_t voltage = readCommand(FG_SLAVE_ADDR, 0x04);
 800617c:	2204      	movs	r2, #4
 800617e:	2155      	movs	r1, #85	; 0x55
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f7ff fb61 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 8006186:	4603      	mov	r3, r0
 8006188:	81fb      	strh	r3, [r7, #14]
	return voltage;
 800618a:	89fb      	ldrh	r3, [r7, #14]
}
 800618c:	4618      	mov	r0, r3
 800618e:	3710      	adds	r7, #16
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <_ZN16NS_energyShield214batteryCurrentEv>:

// Returns 1 second average of current from fuel gauge in mA
int16_t NS_energyShield2::batteryCurrent()
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
	int16_t current = readCommand(FG_SLAVE_ADDR, 0x10);
 800619c:	2210      	movs	r2, #16
 800619e:	2155      	movs	r1, #85	; 0x55
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f7ff fb51 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 80061a6:	4603      	mov	r3, r0
 80061a8:	81fb      	strh	r3, [r7, #14]
	return current;
 80061aa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <_ZN16NS_energyShield211temperatureEv>:

// Returns temperature from fuel gauge in tenths of a degree Celsius (0.1 C)
int16_t NS_energyShield2::temperature()
{
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b084      	sub	sp, #16
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
	int16_t temp = readCommand(FG_SLAVE_ADDR, 0x02);
 80061be:	2202      	movs	r2, #2
 80061c0:	2155      	movs	r1, #85	; 0x55
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7ff fb40 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 80061c8:	4603      	mov	r3, r0
 80061ca:	81fb      	strh	r3, [r7, #14]
	temp -= 2732;
 80061cc:	89fb      	ldrh	r3, [r7, #14]
 80061ce:	f6a3 23ac 	subw	r3, r3, #2732	; 0xaac
 80061d2:	b29b      	uxth	r3, r3
 80061d4:	81fb      	strh	r3, [r7, #14]
	return temp;
 80061d6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3710      	adds	r7, #16
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}

080061e2 <_ZN16NS_energyShield23SOCEv>:

// Returns state-of-charge from fuel gauge in percent of full charge (1%)
uint16_t NS_energyShield2::SOC()
{
 80061e2:	b580      	push	{r7, lr}
 80061e4:	b084      	sub	sp, #16
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
	uint16_t SOC = readCommand(FG_SLAVE_ADDR, 0x1C);
 80061ea:	221c      	movs	r2, #28
 80061ec:	2155      	movs	r1, #85	; 0x55
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f7ff fb2a 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 80061f4:	4603      	mov	r3, r0
 80061f6:	81fb      	strh	r3, [r7, #14]
	return SOC;
 80061f8:	89fb      	ldrh	r3, [r7, #14]
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3710      	adds	r7, #16
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}

08006202 <_ZN16NS_energyShield218fullChargeCapacityEv>:

// Returns full-charge capacity from fuel gauge in mAh
uint16_t NS_energyShield2::fullChargeCapacity()
{
 8006202:	b580      	push	{r7, lr}
 8006204:	b084      	sub	sp, #16
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]
	uint16_t fullChargeCapacity = readCommand(FG_SLAVE_ADDR, 0x0E);
 800620a:	220e      	movs	r2, #14
 800620c:	2155      	movs	r1, #85	; 0x55
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f7ff fb1a 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 8006214:	4603      	mov	r3, r0
 8006216:	81fb      	strh	r3, [r7, #14]
	return fullChargeCapacity;
 8006218:	89fb      	ldrh	r3, [r7, #14]
}
 800621a:	4618      	mov	r0, r3
 800621c:	3710      	adds	r7, #16
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}

08006222 <_ZN16NS_energyShield217remainingCapacityEv>:

// Returns remaining capacity from fuel gauge in mAh
uint16_t NS_energyShield2::remainingCapacity()
{
 8006222:	b580      	push	{r7, lr}
 8006224:	b084      	sub	sp, #16
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
	uint16_t remainingCapacity = readCommand(FG_SLAVE_ADDR, 0x0C);
 800622a:	220c      	movs	r2, #12
 800622c:	2155      	movs	r1, #85	; 0x55
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7ff fb0a 	bl	8005848 <_ZN16NS_energyShield211readCommandEhh>
 8006234:	4603      	mov	r3, r0
 8006236:	81fb      	strh	r3, [r7, #14]
	return remainingCapacity;
 8006238:	89fb      	ldrh	r3, [r7, #14]
}
 800623a:	4618      	mov	r0, r3
 800623c:	3710      	adds	r7, #16
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
	...

08006244 <_ZN16NS_energyShield212inputVoltageEh>:
	return 0;
}

// Returns solar/adapter input voltage in mV (default pin, A0)
uint16_t NS_energyShield2::inputVoltage(uint8_t analogChannel)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b084      	sub	sp, #16
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	460b      	mov	r3, r1
 800624e:	70fb      	strb	r3, [r7, #3]
	uint16_t voltage = 0;
 8006250:	2300      	movs	r3, #0
 8006252:	81fb      	strh	r3, [r7, #14]

	if (analogChannel == 0) 			// PA0 is configured ADC1_IN5
 8006254:	78fb      	ldrb	r3, [r7, #3]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d127      	bne.n	80062aa <_ZN16NS_energyShield212inputVoltageEh+0x66>
	{
		HAL_ADC_Start(&hadc1);
 800625a:	4816      	ldr	r0, [pc, #88]	; (80062b4 <_ZN16NS_energyShield212inputVoltageEh+0x70>)
 800625c:	f7fc f9ec 	bl	8002638 <HAL_ADC_Start>
		for (int ix = 0; ix < 4; ix++)
 8006260:	2300      	movs	r3, #0
 8006262:	60bb      	str	r3, [r7, #8]
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	2b03      	cmp	r3, #3
 8006268:	dc18      	bgt.n	800629c <_ZN16NS_energyShield212inputVoltageEh+0x58>
		{
			if (HAL_ADC_PollForConversion(&hadc1, 4000) == HAL_OK)
 800626a:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 800626e:	4811      	ldr	r0, [pc, #68]	; (80062b4 <_ZN16NS_energyShield212inputVoltageEh+0x70>)
 8006270:	f7fb ff4c 	bl	800210c <HAL_ADC_PollForConversion>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	bf0c      	ite	eq
 800627a:	2301      	moveq	r3, #1
 800627c:	2300      	movne	r3, #0
 800627e:	b2db      	uxtb	r3, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	d007      	beq.n	8006294 <_ZN16NS_energyShield212inputVoltageEh+0x50>
			{
				voltage += HAL_ADC_GetValue(&hadc1);
 8006284:	480b      	ldr	r0, [pc, #44]	; (80062b4 <_ZN16NS_energyShield212inputVoltageEh+0x70>)
 8006286:	f7fb ffb9 	bl	80021fc <HAL_ADC_GetValue>
 800628a:	4603      	mov	r3, r0
 800628c:	b29a      	uxth	r2, r3
 800628e:	89fb      	ldrh	r3, [r7, #14]
 8006290:	4413      	add	r3, r2
 8006292:	81fb      	strh	r3, [r7, #14]
		for (int ix = 0; ix < 4; ix++)
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	3301      	adds	r3, #1
 8006298:	60bb      	str	r3, [r7, #8]
 800629a:	e7e3      	b.n	8006264 <_ZN16NS_energyShield212inputVoltageEh+0x20>
			}
		}
		voltage = (unsigned long) (voltage / 4) * 5;
 800629c:	89fb      	ldrh	r3, [r7, #14]
 800629e:	089b      	lsrs	r3, r3, #2
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	461a      	mov	r2, r3
 80062a4:	0092      	lsls	r2, r2, #2
 80062a6:	4413      	add	r3, r2
 80062a8:	81fb      	strh	r3, [r7, #14]
	}

	return voltage;
 80062aa:	89fb      	ldrh	r3, [r7, #14]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3710      	adds	r7, #16
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	200002a8 	.word	0x200002a8

080062b8 <_ZN16NS_energyShield25beginEv>:

// Set up energyShield 2 for use
int NS_energyShield2::begin()
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b086      	sub	sp, #24
 80062bc:	af02      	add	r7, sp, #8
 80062be:	6078      	str	r0, [r7, #4]
	int error=0;
 80062c0:	2300      	movs	r3, #0
 80062c2:	60fb      	str	r3, [r7, #12]
	
	// Setup RTC
	writeByte(RTC_SLAVE_ADDR, 0x00, 0b01001001); // Normal Mode, Run (Not Stop), No Reset, No Correction, 24-Hour, 12.5pF
 80062c4:	2349      	movs	r3, #73	; 0x49
 80062c6:	2200      	movs	r2, #0
 80062c8:	2151      	movs	r1, #81	; 0x51
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f7ff fa48 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
	writeByte(RTC_SLAVE_ADDR, 0x01, 0b11000111); // Alarm Interrupt Enabled, Leave Alarm Flag Unchanged, Disable MI, HMI, and TF, No CLKOUT
 80062d0:	23c7      	movs	r3, #199	; 0xc7
 80062d2:	2201      	movs	r2, #1
 80062d4:	2151      	movs	r1, #81	; 0x51
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f7ff fa42 	bl	8005760 <_ZN16NS_energyShield29writeByteEhhh>
	clearAlarms();
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f7ff fe9a 	bl	8006016 <_ZN16NS_energyShield211clearAlarmsEv>
	
	// Setup Fuel Gauge	
	error |= setupFuelGauge(FG_SLAVE_ADDR, _batteryCapacity, BATTERY_TERMVOLT_MV, BATTERY_TERMCUR_MA, ALARM_SOC); // Write correct RAM values
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	891a      	ldrh	r2, [r3, #8]
 80062e6:	230a      	movs	r3, #10
 80062e8:	9301      	str	r3, [sp, #4]
 80062ea:	2341      	movs	r3, #65	; 0x41
 80062ec:	9300      	str	r3, [sp, #0]
 80062ee:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80062f2:	2155      	movs	r1, #85	; 0x55
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f7ff fb1b 	bl	8005930 <_ZN16NS_energyShield214setupFuelGaugeEhttth>
 80062fa:	4602      	mov	r2, r0
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	4313      	orrs	r3, r2
 8006300:	60fb      	str	r3, [r7, #12]
		
	return error;
 8006302:	68fb      	ldr	r3, [r7, #12]
}
 8006304:	4618      	mov	r0, r3
 8006306:	3710      	adds	r7, #16
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}

0800630c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800630c:	b510      	push	{r4, lr}
  ADC_MultiModeTypeDef multimode = {0};
 800630e:	2400      	movs	r4, #0
{
 8006310:	b08a      	sub	sp, #40	; 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 8006312:	2218      	movs	r2, #24
 8006314:	4621      	mov	r1, r4
 8006316:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8006318:	9401      	str	r4, [sp, #4]
 800631a:	9402      	str	r4, [sp, #8]
 800631c:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800631e:	f001 fe61 	bl	8007fe4 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8006322:	481b      	ldr	r0, [pc, #108]	; (8006390 <MX_ADC1_Init+0x84>)
 8006324:	4b1b      	ldr	r3, [pc, #108]	; (8006394 <MX_ADC1_Init+0x88>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006326:	6084      	str	r4, [r0, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8006328:	e880 0018 	stmia.w	r0, {r3, r4}
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800632c:	2304      	movs	r3, #4
 800632e:	6143      	str	r3, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006330:	2301      	movs	r3, #1
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006332:	60c4      	str	r4, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8006334:	6104      	str	r4, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8006336:	7604      	strb	r4, [r0, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006338:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 800633a:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800633c:	f880 4020 	strb.w	r4, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006340:	6284      	str	r4, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006342:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8006344:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8006348:	6344      	str	r4, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800634a:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800634e:	f7fb fdfd 	bl	8001f4c <HAL_ADC_Init>
 8006352:	b108      	cbz	r0, 8006358 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8006354:	f000 fc60 	bl	8006c18 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8006358:	a901      	add	r1, sp, #4
 800635a:	480d      	ldr	r0, [pc, #52]	; (8006390 <MX_ADC1_Init+0x84>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800635c:	9401      	str	r4, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800635e:	f7fc f9e5 	bl	800272c <HAL_ADCEx_MultiModeConfigChannel>
 8006362:	b108      	cbz	r0, 8006368 <MX_ADC1_Init+0x5c>
  {
    Error_Handler();
 8006364:	f000 fc58 	bl	8006c18 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8006368:	4b0b      	ldr	r3, [pc, #44]	; (8006398 <MX_ADC1_Init+0x8c>)
 800636a:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800636c:	227f      	movs	r2, #127	; 0x7f
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800636e:	2306      	movs	r3, #6
 8006370:	9305      	str	r3, [sp, #20]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8006372:	9207      	str	r2, [sp, #28]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8006374:	2300      	movs	r3, #0
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006376:	2204      	movs	r2, #4
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006378:	a904      	add	r1, sp, #16
 800637a:	4805      	ldr	r0, [pc, #20]	; (8006390 <MX_ADC1_Init+0x84>)
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800637c:	9306      	str	r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800637e:	9208      	str	r2, [sp, #32]
  sConfig.Offset = 0;
 8006380:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006382:	f7fb ff3f 	bl	8002204 <HAL_ADC_ConfigChannel>
 8006386:	b108      	cbz	r0, 800638c <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 8006388:	f000 fc46 	bl	8006c18 <Error_Handler>
  }

}
 800638c:	b00a      	add	sp, #40	; 0x28
 800638e:	bd10      	pop	{r4, pc}
 8006390:	200002a8 	.word	0x200002a8
 8006394:	50040000 	.word	0x50040000
 8006398:	14f00020 	.word	0x14f00020

0800639c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800639c:	b510      	push	{r4, lr}
 800639e:	4604      	mov	r4, r0
 80063a0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063a2:	2214      	movs	r2, #20
 80063a4:	2100      	movs	r1, #0
 80063a6:	a803      	add	r0, sp, #12
 80063a8:	f001 fe1c 	bl	8007fe4 <memset>
  if(adcHandle->Instance==ADC1)
 80063ac:	6822      	ldr	r2, [r4, #0]
 80063ae:	4b12      	ldr	r3, [pc, #72]	; (80063f8 <HAL_ADC_MspInit+0x5c>)
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d11e      	bne.n	80063f2 <HAL_ADC_MspInit+0x56>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80063b4:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 80063b8:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    PA0     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063bc:	a903      	add	r1, sp, #12
    __HAL_RCC_ADC_CLK_ENABLE();
 80063be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80063c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063c4:	64da      	str	r2, [r3, #76]	; 0x4c
 80063c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80063c8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80063cc:	9201      	str	r2, [sp, #4]
 80063ce:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80063d2:	f042 0201 	orr.w	r2, r2, #1
 80063d6:	64da      	str	r2, [r3, #76]	; 0x4c
 80063d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063da:	f003 0301 	and.w	r3, r3, #1
 80063de:	9302      	str	r3, [sp, #8]
 80063e0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80063e2:	2301      	movs	r3, #1
 80063e4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80063ea:	230b      	movs	r3, #11
 80063ec:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063ee:	f7fc fa71 	bl	80028d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80063f2:	b008      	add	sp, #32
 80063f4:	bd10      	pop	{r4, pc}
 80063f6:	bf00      	nop
 80063f8:	50040000 	.word	0x50040000

080063fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80063fc:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063fe:	2214      	movs	r2, #20
{
 8006400:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006402:	eb0d 0002 	add.w	r0, sp, r2
 8006406:	2100      	movs	r1, #0
 8006408:	f001 fdec 	bl	8007fe4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800640c:	4b21      	ldr	r3, [pc, #132]	; (8006494 <MX_GPIO_Init+0x98>)
 800640e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006410:	f042 0204 	orr.w	r2, r2, #4
 8006414:	64da      	str	r2, [r3, #76]	; 0x4c
 8006416:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006418:	f002 0204 	and.w	r2, r2, #4
 800641c:	9201      	str	r2, [sp, #4]
 800641e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006420:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006422:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006426:	64da      	str	r2, [r3, #76]	; 0x4c
 8006428:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800642a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800642e:	9202      	str	r2, [sp, #8]
 8006430:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006432:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006434:	f042 0201 	orr.w	r2, r2, #1
 8006438:	64da      	str	r2, [r3, #76]	; 0x4c
 800643a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800643c:	f002 0201 	and.w	r2, r2, #1
 8006440:	9203      	str	r2, [sp, #12]
 8006442:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006444:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006446:	f042 0202 	orr.w	r2, r2, #2
 800644a:	64da      	str	r2, [r3, #76]	; 0x4c
 800644c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800644e:	f003 0302 	and.w	r3, r3, #2

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8006452:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006454:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8006456:	2120      	movs	r1, #32
 8006458:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800645c:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800645e:	f7fc fb1b 	bl	8002a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8006462:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006466:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 8006468:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800646a:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800646c:	4b0a      	ldr	r3, [pc, #40]	; (8006498 <MX_GPIO_Init+0x9c>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800646e:	480b      	ldr	r0, [pc, #44]	; (800649c <MX_GPIO_Init+0xa0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8006470:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006472:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8006474:	f7fc fa2e 	bl	80028d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8006478:	2320      	movs	r3, #32
 800647a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800647c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800647e:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8006480:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006484:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006486:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006488:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800648a:	f7fc fa23 	bl	80028d4 <HAL_GPIO_Init>

}
 800648e:	b00a      	add	sp, #40	; 0x28
 8006490:	bd10      	pop	{r4, pc}
 8006492:	bf00      	nop
 8006494:	40021000 	.word	0x40021000
 8006498:	10210000 	.word	0x10210000
 800649c:	48000800 	.word	0x48000800

080064a0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80064a0:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80064a2:	4812      	ldr	r0, [pc, #72]	; (80064ec <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x10909CEC;
 80064a4:	4b12      	ldr	r3, [pc, #72]	; (80064f0 <MX_I2C1_Init+0x50>)
 80064a6:	4913      	ldr	r1, [pc, #76]	; (80064f4 <MX_I2C1_Init+0x54>)
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80064a8:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x10909CEC;
 80064aa:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 80064ae:	2300      	movs	r3, #0
 80064b0:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80064b2:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80064b4:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80064b6:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80064b8:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80064ba:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80064bc:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80064be:	f7fc fc6f 	bl	8002da0 <HAL_I2C_Init>
 80064c2:	b108      	cbz	r0, 80064c8 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 80064c4:	f000 fba8 	bl	8006c18 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80064c8:	2100      	movs	r1, #0
 80064ca:	4808      	ldr	r0, [pc, #32]	; (80064ec <MX_I2C1_Init+0x4c>)
 80064cc:	f7fc ff5a 	bl	8003384 <HAL_I2CEx_ConfigAnalogFilter>
 80064d0:	b108      	cbz	r0, 80064d6 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 80064d2:	f000 fba1 	bl	8006c18 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80064d6:	2100      	movs	r1, #0
 80064d8:	4804      	ldr	r0, [pc, #16]	; (80064ec <MX_I2C1_Init+0x4c>)
 80064da:	f7fc ff79 	bl	80033d0 <HAL_I2CEx_ConfigDigitalFilter>
 80064de:	b118      	cbz	r0, 80064e8 <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 80064e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80064e4:	f000 bb98 	b.w	8006c18 <Error_Handler>
 80064e8:	bd08      	pop	{r3, pc}
 80064ea:	bf00      	nop
 80064ec:	20000358 	.word	0x20000358
 80064f0:	10909cec 	.word	0x10909cec
 80064f4:	40005400 	.word	0x40005400

080064f8 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80064f8:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 80064fa:	4812      	ldr	r0, [pc, #72]	; (8006544 <MX_I2C2_Init+0x4c>)
  hi2c2.Init.Timing = 0x10909CEC;
 80064fc:	4b12      	ldr	r3, [pc, #72]	; (8006548 <MX_I2C2_Init+0x50>)
 80064fe:	4913      	ldr	r1, [pc, #76]	; (800654c <MX_I2C2_Init+0x54>)
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006500:	2201      	movs	r2, #1
  hi2c2.Init.Timing = 0x10909CEC;
 8006502:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c2.Init.OwnAddress1 = 0;
 8006506:	2300      	movs	r3, #0
 8006508:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800650a:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800650c:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800650e:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006510:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006512:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006514:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006516:	f7fc fc43 	bl	8002da0 <HAL_I2C_Init>
 800651a:	b108      	cbz	r0, 8006520 <MX_I2C2_Init+0x28>
  {
    Error_Handler();
 800651c:	f000 fb7c 	bl	8006c18 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006520:	2100      	movs	r1, #0
 8006522:	4808      	ldr	r0, [pc, #32]	; (8006544 <MX_I2C2_Init+0x4c>)
 8006524:	f7fc ff2e 	bl	8003384 <HAL_I2CEx_ConfigAnalogFilter>
 8006528:	b108      	cbz	r0, 800652e <MX_I2C2_Init+0x36>
  {
    Error_Handler();
 800652a:	f000 fb75 	bl	8006c18 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800652e:	2100      	movs	r1, #0
 8006530:	4804      	ldr	r0, [pc, #16]	; (8006544 <MX_I2C2_Init+0x4c>)
 8006532:	f7fc ff4d 	bl	80033d0 <HAL_I2CEx_ConfigDigitalFilter>
 8006536:	b118      	cbz	r0, 8006540 <MX_I2C2_Init+0x48>
  {
    Error_Handler();
  }

}
 8006538:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800653c:	f000 bb6c 	b.w	8006c18 <Error_Handler>
 8006540:	bd08      	pop	{r3, pc}
 8006542:	bf00      	nop
 8006544:	200003a4 	.word	0x200003a4
 8006548:	10909cec 	.word	0x10909cec
 800654c:	40005800 	.word	0x40005800

08006550 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8006550:	b508      	push	{r3, lr}

  hi2c3.Instance = I2C3;
 8006552:	4812      	ldr	r0, [pc, #72]	; (800659c <MX_I2C3_Init+0x4c>)
  hi2c3.Init.Timing = 0x10909CEC;
 8006554:	4b12      	ldr	r3, [pc, #72]	; (80065a0 <MX_I2C3_Init+0x50>)
 8006556:	4913      	ldr	r1, [pc, #76]	; (80065a4 <MX_I2C3_Init+0x54>)
  hi2c3.Init.OwnAddress1 = 0;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006558:	2201      	movs	r2, #1
  hi2c3.Init.Timing = 0x10909CEC;
 800655a:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c3.Init.OwnAddress1 = 0;
 800655e:	2300      	movs	r3, #0
 8006560:	6083      	str	r3, [r0, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006562:	60c2      	str	r2, [r0, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006564:	6103      	str	r3, [r0, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8006566:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006568:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800656a:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800656c:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800656e:	f7fc fc17 	bl	8002da0 <HAL_I2C_Init>
 8006572:	b108      	cbz	r0, 8006578 <MX_I2C3_Init+0x28>
  {
    Error_Handler();
 8006574:	f000 fb50 	bl	8006c18 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006578:	2100      	movs	r1, #0
 800657a:	4808      	ldr	r0, [pc, #32]	; (800659c <MX_I2C3_Init+0x4c>)
 800657c:	f7fc ff02 	bl	8003384 <HAL_I2CEx_ConfigAnalogFilter>
 8006580:	b108      	cbz	r0, 8006586 <MX_I2C3_Init+0x36>
  {
    Error_Handler();
 8006582:	f000 fb49 	bl	8006c18 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8006586:	2100      	movs	r1, #0
 8006588:	4804      	ldr	r0, [pc, #16]	; (800659c <MX_I2C3_Init+0x4c>)
 800658a:	f7fc ff21 	bl	80033d0 <HAL_I2CEx_ConfigDigitalFilter>
 800658e:	b118      	cbz	r0, 8006598 <MX_I2C3_Init+0x48>
  {
    Error_Handler();
  }

}
 8006590:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8006594:	f000 bb40 	b.w	8006c18 <Error_Handler>
 8006598:	bd08      	pop	{r3, pc}
 800659a:	bf00      	nop
 800659c:	2000030c 	.word	0x2000030c
 80065a0:	10909cec 	.word	0x10909cec
 80065a4:	40005c00 	.word	0x40005c00

080065a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80065a8:	b510      	push	{r4, lr}
 80065aa:	4604      	mov	r4, r0
 80065ac:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065ae:	2214      	movs	r2, #20
 80065b0:	2100      	movs	r1, #0
 80065b2:	a807      	add	r0, sp, #28
 80065b4:	f001 fd16 	bl	8007fe4 <memset>
  if(i2cHandle->Instance==I2C1)
 80065b8:	6823      	ldr	r3, [r4, #0]
 80065ba:	4a38      	ldr	r2, [pc, #224]	; (800669c <HAL_I2C_MspInit+0xf4>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d122      	bne.n	8006606 <HAL_I2C_MspInit+0x5e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065c0:	4c37      	ldr	r4, [pc, #220]	; (80066a0 <HAL_I2C_MspInit+0xf8>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065c2:	4838      	ldr	r0, [pc, #224]	; (80066a4 <HAL_I2C_MspInit+0xfc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065c4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80065c6:	f043 0302 	orr.w	r3, r3, #2
 80065ca:	64e3      	str	r3, [r4, #76]	; 0x4c
 80065cc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80065ce:	f003 0302 	and.w	r3, r3, #2
 80065d2:	9301      	str	r3, [sp, #4]
 80065d4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80065d6:	23c0      	movs	r3, #192	; 0xc0
 80065d8:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80065da:	2312      	movs	r3, #18
 80065dc:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80065de:	2301      	movs	r3, #1
 80065e0:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80065e2:	2303      	movs	r3, #3
 80065e4:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065e6:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80065e8:	2304      	movs	r3, #4
 80065ea:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065ec:	f7fc f972 	bl	80028d4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80065f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80065f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80065f6:	65a3      	str	r3, [r4, #88]	; 0x58
 80065f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80065fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065fe:	9302      	str	r3, [sp, #8]
 8006600:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8006602:	b00c      	add	sp, #48	; 0x30
 8006604:	bd10      	pop	{r4, pc}
  else if(i2cHandle->Instance==I2C2)
 8006606:	4a28      	ldr	r2, [pc, #160]	; (80066a8 <HAL_I2C_MspInit+0x100>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d122      	bne.n	8006652 <HAL_I2C_MspInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800660c:	4c24      	ldr	r4, [pc, #144]	; (80066a0 <HAL_I2C_MspInit+0xf8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800660e:	4825      	ldr	r0, [pc, #148]	; (80066a4 <HAL_I2C_MspInit+0xfc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006610:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006612:	f043 0302 	orr.w	r3, r3, #2
 8006616:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006618:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800661a:	f003 0302 	and.w	r3, r3, #2
 800661e:	9303      	str	r3, [sp, #12]
 8006620:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006622:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006626:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006628:	2312      	movs	r3, #18
 800662a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800662c:	2301      	movs	r3, #1
 800662e:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006630:	2303      	movs	r3, #3
 8006632:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006634:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006636:	2304      	movs	r3, #4
 8006638:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800663a:	f7fc f94b 	bl	80028d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800663e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006640:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006644:	65a3      	str	r3, [r4, #88]	; 0x58
 8006646:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006648:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800664c:	9304      	str	r3, [sp, #16]
 800664e:	9b04      	ldr	r3, [sp, #16]
 8006650:	e7d7      	b.n	8006602 <HAL_I2C_MspInit+0x5a>
  else if(i2cHandle->Instance==I2C3)
 8006652:	4a16      	ldr	r2, [pc, #88]	; (80066ac <HAL_I2C_MspInit+0x104>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d1d4      	bne.n	8006602 <HAL_I2C_MspInit+0x5a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006658:	4c11      	ldr	r4, [pc, #68]	; (80066a0 <HAL_I2C_MspInit+0xf8>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800665a:	4815      	ldr	r0, [pc, #84]	; (80066b0 <HAL_I2C_MspInit+0x108>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800665c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800665e:	f043 0304 	orr.w	r3, r3, #4
 8006662:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006664:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006666:	f003 0304 	and.w	r3, r3, #4
 800666a:	9305      	str	r3, [sp, #20]
 800666c:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800666e:	2212      	movs	r2, #18
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006670:	2303      	movs	r3, #3
 8006672:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006674:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006676:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006678:	2201      	movs	r2, #1
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800667a:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800667c:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800667e:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006680:	9209      	str	r2, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006682:	f7fc f927 	bl	80028d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8006686:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006688:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800668c:	65a3      	str	r3, [r4, #88]	; 0x58
 800668e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006690:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006694:	9306      	str	r3, [sp, #24]
 8006696:	9b06      	ldr	r3, [sp, #24]
}
 8006698:	e7b3      	b.n	8006602 <HAL_I2C_MspInit+0x5a>
 800669a:	bf00      	nop
 800669c:	40005400 	.word	0x40005400
 80066a0:	40021000 	.word	0x40021000
 80066a4:	48000400 	.word	0x48000400
 80066a8:	40005800 	.word	0x40005800
 80066ac:	40005c00 	.word	0x40005c00
 80066b0:	48000800 	.word	0x48000800

080066b4 <MX_LPTIM1_Init>:

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{

  hlptim1.Instance = LPTIM1;
 80066b4:	480d      	ldr	r0, [pc, #52]	; (80066ec <MX_LPTIM1_Init+0x38>)
{
 80066b6:	b508      	push	{r3, lr}
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_ULPTIM;
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80066b8:	f64f 71ff 	movw	r1, #65535	; 0xffff
  hlptim1.Instance = LPTIM1;
 80066bc:	4b0c      	ldr	r3, [pc, #48]	; (80066f0 <MX_LPTIM1_Init+0x3c>)
 80066be:	6003      	str	r3, [r0, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_ULPTIM;
 80066c0:	2201      	movs	r2, #1
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80066c2:	2300      	movs	r3, #0
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80066c4:	6141      	str	r1, [r0, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80066c6:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_ULPTIM;
 80066ca:	6042      	str	r2, [r0, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80066cc:	6083      	str	r3, [r0, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80066ce:	60c3      	str	r3, [r0, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80066d0:	6103      	str	r3, [r0, #16]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80066d2:	6203      	str	r3, [r0, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80066d4:	6243      	str	r3, [r0, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80066d6:	6281      	str	r1, [r0, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_COMP1;
 80066d8:	62c2      	str	r2, [r0, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80066da:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80066dc:	f7fc fe9e 	bl	800341c <HAL_LPTIM_Init>
 80066e0:	b118      	cbz	r0, 80066ea <MX_LPTIM1_Init+0x36>
  {
    Error_Handler();
  }

}
 80066e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80066e6:	f000 ba97 	b.w	8006c18 <Error_Handler>
 80066ea:	bd08      	pop	{r3, pc}
 80066ec:	200003f0 	.word	0x200003f0
 80066f0:	40007c00 	.word	0x40007c00

080066f4 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{

  if(lptimHandle->Instance==LPTIM1)
 80066f4:	6802      	ldr	r2, [r0, #0]
 80066f6:	4b08      	ldr	r3, [pc, #32]	; (8006718 <HAL_LPTIM_MspInit+0x24>)
 80066f8:	429a      	cmp	r2, r3
{
 80066fa:	b082      	sub	sp, #8
  if(lptimHandle->Instance==LPTIM1)
 80066fc:	d10a      	bne.n	8006714 <HAL_LPTIM_MspInit+0x20>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80066fe:	f503 33ca 	add.w	r3, r3, #103424	; 0x19400
 8006702:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006704:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006708:	659a      	str	r2, [r3, #88]	; 0x58
 800670a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800670c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006710:	9301      	str	r3, [sp, #4]
 8006712:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8006714:	b002      	add	sp, #8
 8006716:	4770      	bx	lr
 8006718:	40007c00 	.word	0x40007c00

0800671c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800671c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006720:	b091      	sub	sp, #68	; 0x44
 8006722:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8006724:	f7fb fbc6 	bl	8001eb4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8006728:	f000 f9d2 	bl	8006ad0 <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800672c:	f7ff fe66 	bl	80063fc <MX_GPIO_Init>
	MX_I2C1_Init();
 8006730:	f7ff feb6 	bl	80064a0 <MX_I2C1_Init>
	MX_I2C2_Init();
 8006734:	f7ff fee0 	bl	80064f8 <MX_I2C2_Init>
	MX_I2C3_Init();
 8006738:	f7ff ff0a 	bl	8006550 <MX_I2C3_Init>
	MX_LPTIM1_Init();
 800673c:	f7ff ffba 	bl	80066b4 <MX_LPTIM1_Init>
	MX_USART2_UART_Init();
 8006740:	f000 fb46 	bl	8006dd0 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8006744:	f7ff fde2 	bl	800630c <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */

	Bmp.Begin();
 8006748:	48cb      	ldr	r0, [pc, #812]	; (8006a78 <main+0x35c>)
 800674a:	f7fe f805 	bl	8004758 <_ZN10SFE_BMP1805BeginEv>
	byte wait = Bmp.StartTemperature();
 800674e:	48ca      	ldr	r0, [pc, #808]	; (8006a78 <main+0x35c>)
 8006750:	f7fe fb74 	bl	8004e3c <_ZN10SFE_BMP18016StartTemperatureEv>
 8006754:	4603      	mov	r3, r0
 8006756:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	HAL_Delay(wait);
 800675a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800675e:	4618      	mov	r0, r3
 8006760:	f7fb fbcc 	bl	8001efc <HAL_Delay>
	float temp = 0.0;
 8006764:	f04f 0300 	mov.w	r3, #0
 8006768:	607b      	str	r3, [r7, #4]
	Bmp.GetTemperature(temp);
 800676a:	1d3b      	adds	r3, r7, #4
 800676c:	4619      	mov	r1, r3
 800676e:	48c2      	ldr	r0, [pc, #776]	; (8006a78 <main+0x35c>)
 8006770:	f7fe fb7e 	bl	8004e70 <_ZN10SFE_BMP18014GetTemperatureERf>
	printf("MAIN: BMP180 temp = %f\n", temp);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4618      	mov	r0, r3
 8006778:	f7f9 fee6 	bl	8000548 <__aeabi_f2d>
 800677c:	4603      	mov	r3, r0
 800677e:	460c      	mov	r4, r1
 8006780:	461a      	mov	r2, r3
 8006782:	4623      	mov	r3, r4
 8006784:	48bd      	ldr	r0, [pc, #756]	; (8006a7c <main+0x360>)
 8006786:	f002 f8a1 	bl	80088cc <iprintf>

	if (Es2.begin())
 800678a:	48bd      	ldr	r0, [pc, #756]	; (8006a80 <main+0x364>)
 800678c:	f7ff fd94 	bl	80062b8 <_ZN16NS_energyShield25beginEv>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	bf14      	ite	ne
 8006796:	2301      	movne	r3, #1
 8006798:	2300      	moveq	r3, #0
 800679a:	b2db      	uxtb	r3, r3
 800679c:	2b00      	cmp	r3, #0
 800679e:	d003      	beq.n	80067a8 <main+0x8c>
	{
		printf("! ES2 ERROR - Initialization Failed !");
 80067a0:	48b8      	ldr	r0, [pc, #736]	; (8006a84 <main+0x368>)
 80067a2:	f002 f893 	bl	80088cc <iprintf>
		while (1)
 80067a6:	e7fe      	b.n	80067a6 <main+0x8a>
			;
	}
	if (Es2.readVMPP() != -1)
 80067a8:	48b5      	ldr	r0, [pc, #724]	; (8006a80 <main+0x364>)
 80067aa:	f7ff fc59 	bl	8006060 <_ZN16NS_energyShield28readVMPPEv>
 80067ae:	4603      	mov	r3, r0
 80067b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b4:	bf14      	ite	ne
 80067b6:	2301      	movne	r3, #1
 80067b8:	2300      	moveq	r3, #0
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d005      	beq.n	80067cc <main+0xb0>
		Es2.setVMPP(-1, 1); // Disable VMPP regulation to allow charging from any power supply (7V - 23V) and prevent excessive EEPROM writes
 80067c0:	2201      	movs	r2, #1
 80067c2:	f04f 31ff 	mov.w	r1, #4294967295
 80067c6:	48ae      	ldr	r0, [pc, #696]	; (8006a80 <main+0x364>)
 80067c8:	f7ff fc76 	bl	80060b8 <_ZN16NS_energyShield27setVMPPEib>

	DWT_Delay_Init();
 80067cc:	f7fe ffa8 	bl	8005720 <DWT_Delay_Init>

	dht.ReadSensor();		// dont step thru this code -- its time sensitive
 80067d0:	48ad      	ldr	r0, [pc, #692]	; (8006a88 <main+0x36c>)
 80067d2:	f7fe fef9 	bl	80055c8 <_ZN5DHT1110ReadSensorEv>
	printf("DHT11:: Temp=%f, Humidity=%f\n", dht.GetTemperature(), dht.GetHumidity());
 80067d6:	48ac      	ldr	r0, [pc, #688]	; (8006a88 <main+0x36c>)
 80067d8:	f7fe ff3a 	bl	8005650 <_ZN5DHT1114GetTemperatureEv>
 80067dc:	ee10 3a10 	vmov	r3, s0
 80067e0:	4618      	mov	r0, r3
 80067e2:	f7f9 feb1 	bl	8000548 <__aeabi_f2d>
 80067e6:	4605      	mov	r5, r0
 80067e8:	460e      	mov	r6, r1
 80067ea:	48a7      	ldr	r0, [pc, #668]	; (8006a88 <main+0x36c>)
 80067ec:	f7fe ff64 	bl	80056b8 <_ZN5DHT1111GetHumidityEv>
 80067f0:	ee10 3a10 	vmov	r3, s0
 80067f4:	4618      	mov	r0, r3
 80067f6:	f7f9 fea7 	bl	8000548 <__aeabi_f2d>
 80067fa:	4603      	mov	r3, r0
 80067fc:	460c      	mov	r4, r1
 80067fe:	e88d 0018 	stmia.w	sp, {r3, r4}
 8006802:	462a      	mov	r2, r5
 8006804:	4633      	mov	r3, r6
 8006806:	48a1      	ldr	r0, [pc, #644]	; (8006a8c <main+0x370>)
 8006808:	f002 f860 	bl	80088cc <iprintf>
		//double pressure = 0.0;
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		// Read values from energyShield2
		int batVal = Es2.batteryVoltage();
 800680c:	489c      	ldr	r0, [pc, #624]	; (8006a80 <main+0x364>)
 800680e:	f7ff fcb1 	bl	8006174 <_ZN16NS_energyShield214batteryVoltageEv>
 8006812:	4603      	mov	r3, r0
 8006814:	62bb      	str	r3, [r7, #40]	; 0x28
		int iBattVolt = batVal / 1000;
 8006816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006818:	4a9d      	ldr	r2, [pc, #628]	; (8006a90 <main+0x374>)
 800681a:	fb82 1203 	smull	r1, r2, r2, r3
 800681e:	1192      	asrs	r2, r2, #6
 8006820:	17db      	asrs	r3, r3, #31
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	627b      	str	r3, [r7, #36]	; 0x24
		int nBattVolt = batVal % 1000;
 8006826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006828:	4a99      	ldr	r2, [pc, #612]	; (8006a90 <main+0x374>)
 800682a:	fb82 1203 	smull	r1, r2, r2, r3
 800682e:	1191      	asrs	r1, r2, #6
 8006830:	17da      	asrs	r2, r3, #31
 8006832:	1a8a      	subs	r2, r1, r2
 8006834:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006838:	fb01 f202 	mul.w	r2, r1, r2
 800683c:	1a9b      	subs	r3, r3, r2
 800683e:	623b      	str	r3, [r7, #32]
		float batteryVoltage = (float) batVal / 1000.0;
 8006840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006842:	ee07 3a90 	vmov	s15, r3
 8006846:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800684a:	eddf 6a92 	vldr	s13, [pc, #584]	; 8006a94 <main+0x378>
 800684e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006852:	edc7 7a07 	vstr	s15, [r7, #28]

		float batteryCurrent = (float) Es2.batteryCurrent() / 1000.0;
 8006856:	488a      	ldr	r0, [pc, #552]	; (8006a80 <main+0x364>)
 8006858:	f7ff fc9c 	bl	8006194 <_ZN16NS_energyShield214batteryCurrentEv>
 800685c:	4603      	mov	r3, r0
 800685e:	ee07 3a90 	vmov	s15, r3
 8006862:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006866:	eddf 6a8b 	vldr	s13, [pc, #556]	; 8006a94 <main+0x378>
 800686a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800686e:	edc7 7a06 	vstr	s15, [r7, #24]
		uint16_t fullCapacity = Es2.fullChargeCapacity();
 8006872:	4883      	ldr	r0, [pc, #524]	; (8006a80 <main+0x364>)
 8006874:	f7ff fcc5 	bl	8006202 <_ZN16NS_energyShield218fullChargeCapacityEv>
 8006878:	4603      	mov	r3, r0
 800687a:	82fb      	strh	r3, [r7, #22]
		uint16_t remainingCapacity = Es2.remainingCapacity();
 800687c:	4880      	ldr	r0, [pc, #512]	; (8006a80 <main+0x364>)
 800687e:	f7ff fcd0 	bl	8006222 <_ZN16NS_energyShield217remainingCapacityEv>
 8006882:	4603      	mov	r3, r0
 8006884:	82bb      	strh	r3, [r7, #20]
		uint16_t stateOfCharge = Es2.SOC();
 8006886:	487e      	ldr	r0, [pc, #504]	; (8006a80 <main+0x364>)
 8006888:	f7ff fcab 	bl	80061e2 <_ZN16NS_energyShield23SOCEv>
 800688c:	4603      	mov	r3, r0
 800688e:	827b      	strh	r3, [r7, #18]
		float inputVoltage = (float) Es2.inputVoltage(0) / 1000;
 8006890:	2100      	movs	r1, #0
 8006892:	487b      	ldr	r0, [pc, #492]	; (8006a80 <main+0x364>)
 8006894:	f7ff fcd6 	bl	8006244 <_ZN16NS_energyShield212inputVoltageEh>
 8006898:	4603      	mov	r3, r0
 800689a:	ee07 3a90 	vmov	s15, r3
 800689e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80068a2:	eddf 6a7c 	vldr	s13, [pc, #496]	; 8006a94 <main+0x378>
 80068a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80068aa:	edc7 7a03 	vstr	s15, [r7, #12]
		float temperature = (float) Es2.temperature() / 10;
 80068ae:	4874      	ldr	r0, [pc, #464]	; (8006a80 <main+0x364>)
 80068b0:	f7ff fc81 	bl	80061b6 <_ZN16NS_energyShield211temperatureEv>
 80068b4:	4603      	mov	r3, r0
 80068b6:	ee07 3a90 	vmov	s15, r3
 80068ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80068be:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80068c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80068c6:	edc7 7a02 	vstr	s15, [r7, #8]

		// Print Results
		printf("Battery Voltage    = %f V\n", batteryVoltage);
 80068ca:	69f8      	ldr	r0, [r7, #28]
 80068cc:	f7f9 fe3c 	bl	8000548 <__aeabi_f2d>
 80068d0:	4603      	mov	r3, r0
 80068d2:	460c      	mov	r4, r1
 80068d4:	461a      	mov	r2, r3
 80068d6:	4623      	mov	r3, r4
 80068d8:	486f      	ldr	r0, [pc, #444]	; (8006a98 <main+0x37c>)
 80068da:	f001 fff7 	bl	80088cc <iprintf>
		printf("Battery Voltage    = %d.%03d V\n", iBattVolt, nBattVolt);
 80068de:	6a3a      	ldr	r2, [r7, #32]
 80068e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80068e2:	486e      	ldr	r0, [pc, #440]	; (8006a9c <main+0x380>)
 80068e4:	f001 fff2 	bl	80088cc <iprintf>
		printf("Battery Current    = %f V\n", batteryCurrent);
 80068e8:	69b8      	ldr	r0, [r7, #24]
 80068ea:	f7f9 fe2d 	bl	8000548 <__aeabi_f2d>
 80068ee:	4603      	mov	r3, r0
 80068f0:	460c      	mov	r4, r1
 80068f2:	461a      	mov	r2, r3
 80068f4:	4623      	mov	r3, r4
 80068f6:	486a      	ldr	r0, [pc, #424]	; (8006aa0 <main+0x384>)
 80068f8:	f001 ffe8 	bl	80088cc <iprintf>
		printf("Full Capacity      = %d mAh\n", fullCapacity);
 80068fc:	8afb      	ldrh	r3, [r7, #22]
 80068fe:	4619      	mov	r1, r3
 8006900:	4868      	ldr	r0, [pc, #416]	; (8006aa4 <main+0x388>)
 8006902:	f001 ffe3 	bl	80088cc <iprintf>
		printf("Remaining Capacity = %d mAh\n", remainingCapacity);
 8006906:	8abb      	ldrh	r3, [r7, #20]
 8006908:	4619      	mov	r1, r3
 800690a:	4867      	ldr	r0, [pc, #412]	; (8006aa8 <main+0x38c>)
 800690c:	f001 ffde 	bl	80088cc <iprintf>
		printf("State of Charge    = %d %% \n", stateOfCharge);
 8006910:	8a7b      	ldrh	r3, [r7, #18]
 8006912:	4619      	mov	r1, r3
 8006914:	4865      	ldr	r0, [pc, #404]	; (8006aac <main+0x390>)
 8006916:	f001 ffd9 	bl	80088cc <iprintf>
		printf("Input Voltage      = %f V\n", inputVoltage);
 800691a:	68f8      	ldr	r0, [r7, #12]
 800691c:	f7f9 fe14 	bl	8000548 <__aeabi_f2d>
 8006920:	4603      	mov	r3, r0
 8006922:	460c      	mov	r4, r1
 8006924:	461a      	mov	r2, r3
 8006926:	4623      	mov	r3, r4
 8006928:	4861      	ldr	r0, [pc, #388]	; (8006ab0 <main+0x394>)
 800692a:	f001 ffcf 	bl	80088cc <iprintf>
		printf("Batt. Temp         = %f F\n", (temperature * 9.0 / 5.0) + 32.0);
 800692e:	68b8      	ldr	r0, [r7, #8]
 8006930:	f7f9 fe0a 	bl	8000548 <__aeabi_f2d>
 8006934:	f04f 0200 	mov.w	r2, #0
 8006938:	4b5e      	ldr	r3, [pc, #376]	; (8006ab4 <main+0x398>)
 800693a:	f7f9 fe59 	bl	80005f0 <__aeabi_dmul>
 800693e:	4603      	mov	r3, r0
 8006940:	460c      	mov	r4, r1
 8006942:	4618      	mov	r0, r3
 8006944:	4621      	mov	r1, r4
 8006946:	f04f 0200 	mov.w	r2, #0
 800694a:	4b5b      	ldr	r3, [pc, #364]	; (8006ab8 <main+0x39c>)
 800694c:	f7f9 ff7a 	bl	8000844 <__aeabi_ddiv>
 8006950:	4603      	mov	r3, r0
 8006952:	460c      	mov	r4, r1
 8006954:	4618      	mov	r0, r3
 8006956:	4621      	mov	r1, r4
 8006958:	f04f 0200 	mov.w	r2, #0
 800695c:	4b57      	ldr	r3, [pc, #348]	; (8006abc <main+0x3a0>)
 800695e:	f7f9 fc95 	bl	800028c <__adddf3>
 8006962:	4603      	mov	r3, r0
 8006964:	460c      	mov	r4, r1
 8006966:	461a      	mov	r2, r3
 8006968:	4623      	mov	r3, r4
 800696a:	4855      	ldr	r0, [pc, #340]	; (8006ac0 <main+0x3a4>)
 800696c:	f001 ffae 	bl	80088cc <iprintf>

		// check pressure from BMP180
		wait = Bmp.StartTemperature();
 8006970:	4841      	ldr	r0, [pc, #260]	; (8006a78 <main+0x35c>)
 8006972:	f7fe fa63 	bl	8004e3c <_ZN10SFE_BMP18016StartTemperatureEv>
 8006976:	4603      	mov	r3, r0
 8006978:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		HAL_Delay(wait);
 800697c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006980:	4618      	mov	r0, r3
 8006982:	f7fb fabb 	bl	8001efc <HAL_Delay>
		temp = 0.0;
 8006986:	f04f 0300 	mov.w	r3, #0
 800698a:	607b      	str	r3, [r7, #4]
		Bmp.GetTemperature(temp);
 800698c:	1d3b      	adds	r3, r7, #4
 800698e:	4619      	mov	r1, r3
 8006990:	4839      	ldr	r0, [pc, #228]	; (8006a78 <main+0x35c>)
 8006992:	f7fe fa6d 	bl	8004e70 <_ZN10SFE_BMP18014GetTemperatureERf>
		printf("BMP180 Temp = %f C, %f F\n", temp, ((temp * 9.0) / 5) + 32);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4618      	mov	r0, r3
 800699a:	f7f9 fdd5 	bl	8000548 <__aeabi_f2d>
 800699e:	4605      	mov	r5, r0
 80069a0:	460e      	mov	r6, r1
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4618      	mov	r0, r3
 80069a6:	f7f9 fdcf 	bl	8000548 <__aeabi_f2d>
 80069aa:	f04f 0200 	mov.w	r2, #0
 80069ae:	4b41      	ldr	r3, [pc, #260]	; (8006ab4 <main+0x398>)
 80069b0:	f7f9 fe1e 	bl	80005f0 <__aeabi_dmul>
 80069b4:	4603      	mov	r3, r0
 80069b6:	460c      	mov	r4, r1
 80069b8:	4618      	mov	r0, r3
 80069ba:	4621      	mov	r1, r4
 80069bc:	f04f 0200 	mov.w	r2, #0
 80069c0:	4b3d      	ldr	r3, [pc, #244]	; (8006ab8 <main+0x39c>)
 80069c2:	f7f9 ff3f 	bl	8000844 <__aeabi_ddiv>
 80069c6:	4603      	mov	r3, r0
 80069c8:	460c      	mov	r4, r1
 80069ca:	4618      	mov	r0, r3
 80069cc:	4621      	mov	r1, r4
 80069ce:	f04f 0200 	mov.w	r2, #0
 80069d2:	4b3a      	ldr	r3, [pc, #232]	; (8006abc <main+0x3a0>)
 80069d4:	f7f9 fc5a 	bl	800028c <__adddf3>
 80069d8:	4603      	mov	r3, r0
 80069da:	460c      	mov	r4, r1
 80069dc:	e88d 0018 	stmia.w	sp, {r3, r4}
 80069e0:	462a      	mov	r2, r5
 80069e2:	4633      	mov	r3, r6
 80069e4:	4837      	ldr	r0, [pc, #220]	; (8006ac4 <main+0x3a8>)
 80069e6:	f001 ff71 	bl	80088cc <iprintf>
		wait = Bmp.StartPressure(1);
 80069ea:	2101      	movs	r1, #1
 80069ec:	4822      	ldr	r0, [pc, #136]	; (8006a78 <main+0x35c>)
 80069ee:	f7fe fabd 	bl	8004f6c <_ZN10SFE_BMP18013StartPressureEi>
 80069f2:	4603      	mov	r3, r0
 80069f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		HAL_Delay(wait);
 80069f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7fb fa7d 	bl	8001efc <HAL_Delay>
		float pressure;
		Bmp.GetPressure(pressure, temp);
 8006a02:	edd7 7a01 	vldr	s15, [r7, #4]
 8006a06:	463b      	mov	r3, r7
 8006a08:	eeb0 0a67 	vmov.f32	s0, s15
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	481a      	ldr	r0, [pc, #104]	; (8006a78 <main+0x35c>)
 8006a10:	f7fe faec 	bl	8004fec <_ZN10SFE_BMP18011GetPressureERff>

		// Read time and date from energyShield and store locally
		// Local values will not update until readClock is called again
		Es2.readClock();
 8006a14:	481a      	ldr	r0, [pc, #104]	; (8006a80 <main+0x364>)
 8006a16:	f7ff fa84 	bl	8005f22 <_ZN16NS_energyShield29readClockEv>

		// Print time and date from locally stored values
		printf("\n\tTime:: %d:%d:%d \t Date:: %d-%d-%d\n", Es2.hour(),
 8006a1a:	4819      	ldr	r0, [pc, #100]	; (8006a80 <main+0x364>)
 8006a1c:	f7ff facb 	bl	8005fb6 <_ZN16NS_energyShield24hourEv>
 8006a20:	4603      	mov	r3, r0
 8006a22:	461e      	mov	r6, r3
				Es2.minute(), Es2.second(), Es2.month(), Es2.dayOfMonth(),
 8006a24:	4816      	ldr	r0, [pc, #88]	; (8006a80 <main+0x364>)
 8006a26:	f7ff faba 	bl	8005f9e <_ZN16NS_energyShield26minuteEv>
 8006a2a:	4603      	mov	r3, r0
		printf("\n\tTime:: %d:%d:%d \t Date:: %d-%d-%d\n", Es2.hour(),
 8006a2c:	4698      	mov	r8, r3
				Es2.minute(), Es2.second(), Es2.month(), Es2.dayOfMonth(),
 8006a2e:	4814      	ldr	r0, [pc, #80]	; (8006a80 <main+0x364>)
 8006a30:	f7ff faa9 	bl	8005f86 <_ZN16NS_energyShield26secondEv>
 8006a34:	4603      	mov	r3, r0
		printf("\n\tTime:: %d:%d:%d \t Date:: %d-%d-%d\n", Es2.hour(),
 8006a36:	4699      	mov	r9, r3
				Es2.minute(), Es2.second(), Es2.month(), Es2.dayOfMonth(),
 8006a38:	4811      	ldr	r0, [pc, #68]	; (8006a80 <main+0x364>)
 8006a3a:	f7ff fad4 	bl	8005fe6 <_ZN16NS_energyShield25monthEv>
 8006a3e:	4603      	mov	r3, r0
		printf("\n\tTime:: %d:%d:%d \t Date:: %d-%d-%d\n", Es2.hour(),
 8006a40:	461c      	mov	r4, r3
				Es2.minute(), Es2.second(), Es2.month(), Es2.dayOfMonth(),
 8006a42:	480f      	ldr	r0, [pc, #60]	; (8006a80 <main+0x364>)
 8006a44:	f7ff fac3 	bl	8005fce <_ZN16NS_energyShield210dayOfMonthEv>
 8006a48:	4603      	mov	r3, r0
		printf("\n\tTime:: %d:%d:%d \t Date:: %d-%d-%d\n", Es2.hour(),
 8006a4a:	461d      	mov	r5, r3
				Es2.year());
 8006a4c:	480c      	ldr	r0, [pc, #48]	; (8006a80 <main+0x364>)
 8006a4e:	f7ff fad6 	bl	8005ffe <_ZN16NS_energyShield24yearEv>
 8006a52:	4603      	mov	r3, r0
 8006a54:	9302      	str	r3, [sp, #8]
 8006a56:	9501      	str	r5, [sp, #4]
 8006a58:	9400      	str	r4, [sp, #0]
 8006a5a:	464b      	mov	r3, r9
 8006a5c:	4642      	mov	r2, r8
 8006a5e:	4631      	mov	r1, r6
 8006a60:	4819      	ldr	r0, [pc, #100]	; (8006ac8 <main+0x3ac>)
 8006a62:	f001 ff33 	bl	80088cc <iprintf>

		// Print carriage return to start new line
		printf("\n\n\n");
 8006a66:	4819      	ldr	r0, [pc, #100]	; (8006acc <main+0x3b0>)
 8006a68:	f001 ffa4 	bl	80089b4 <puts>

		// Wait between reads
		HAL_Delay(2000);
 8006a6c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006a70:	f7fb fa44 	bl	8001efc <HAL_Delay>

	}
 8006a74:	e6ca      	b.n	800680c <main+0xf0>
 8006a76:	bf00      	nop
 8006a78:	20000204 	.word	0x20000204
 8006a7c:	0800aae8 	.word	0x0800aae8
 8006a80:	200001f4 	.word	0x200001f4
 8006a84:	0800ab00 	.word	0x0800ab00
 8006a88:	20000258 	.word	0x20000258
 8006a8c:	0800ab28 	.word	0x0800ab28
 8006a90:	10624dd3 	.word	0x10624dd3
 8006a94:	447a0000 	.word	0x447a0000
 8006a98:	0800ab48 	.word	0x0800ab48
 8006a9c:	0800ab64 	.word	0x0800ab64
 8006aa0:	0800ab84 	.word	0x0800ab84
 8006aa4:	0800aba0 	.word	0x0800aba0
 8006aa8:	0800abc0 	.word	0x0800abc0
 8006aac:	0800abe0 	.word	0x0800abe0
 8006ab0:	0800ac00 	.word	0x0800ac00
 8006ab4:	40220000 	.word	0x40220000
 8006ab8:	40140000 	.word	0x40140000
 8006abc:	40400000 	.word	0x40400000
 8006ac0:	0800ac1c 	.word	0x0800ac1c
 8006ac4:	0800ac38 	.word	0x0800ac38
 8006ac8:	0800ac54 	.word	0x0800ac54
 8006acc:	0800ac7c 	.word	0x0800ac7c

08006ad0 <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b0b8      	sub	sp, #224	; 0xe0
 8006ad4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
	{ 0 };
 8006ad6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006ada:	2244      	movs	r2, #68	; 0x44
 8006adc:	2100      	movs	r1, #0
 8006ade:	4618      	mov	r0, r3
 8006ae0:	f001 fa80 	bl	8007fe4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
	{ 0 };
 8006ae4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8006ae8:	2200      	movs	r2, #0
 8006aea:	601a      	str	r2, [r3, #0]
 8006aec:	605a      	str	r2, [r3, #4]
 8006aee:	609a      	str	r2, [r3, #8]
 8006af0:	60da      	str	r2, [r3, #12]
 8006af2:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
	{ 0 };
 8006af4:	463b      	mov	r3, r7
 8006af6:	2288      	movs	r2, #136	; 0x88
 8006af8:	2100      	movs	r1, #0
 8006afa:	4618      	mov	r0, r3
 8006afc:	f001 fa72 	bl	8007fe4 <memset>

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006b00:	2302      	movs	r3, #2
 8006b02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006b06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b0a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006b0e:	2310      	movs	r3, #16
 8006b10:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006b14:	2302      	movs	r3, #2
 8006b16:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006b1a:	2302      	movs	r3, #2
 8006b1c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 1;
 8006b20:	2301      	movs	r3, #1
 8006b22:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 10;
 8006b26:	230a      	movs	r3, #10
 8006b28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006b2c:	2307      	movs	r3, #7
 8006b2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006b32:	2302      	movs	r3, #2
 8006b34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006b38:	2302      	movs	r3, #2
 8006b3a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006b3e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006b42:	4618      	mov	r0, r3
 8006b44:	f7fc fd90 	bl	8003668 <HAL_RCC_OscConfig>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	bf14      	ite	ne
 8006b4e:	2301      	movne	r3, #1
 8006b50:	2300      	moveq	r3, #0
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d001      	beq.n	8006b5c <_Z18SystemClock_Configv+0x8c>
	{
		Error_Handler();
 8006b58:	f000 f85e 	bl	8006c18 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8006b5c:	230f      	movs	r3, #15
 8006b5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006b62:	2303      	movs	r3, #3
 8006b64:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006b74:	2300      	movs	r3, #0
 8006b76:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006b7a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8006b7e:	2104      	movs	r1, #4
 8006b80:	4618      	mov	r0, r3
 8006b82:	f7fc ff97 	bl	8003ab4 <HAL_RCC_ClockConfig>
 8006b86:	4603      	mov	r3, r0
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	bf14      	ite	ne
 8006b8c:	2301      	movne	r3, #1
 8006b8e:	2300      	moveq	r3, #0
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d001      	beq.n	8006b9a <_Z18SystemClock_Configv+0xca>
	{
		Error_Handler();
 8006b96:	f000 f83f 	bl	8006c18 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 8006b9a:	f244 33c2 	movw	r3, #17346	; 0x43c2
 8006b9e:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2
			| RCC_PERIPHCLK_I2C3 | RCC_PERIPHCLK_ADC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	653b      	str	r3, [r7, #80]	; 0x50
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8006bac:	2300      	movs	r3, #0
 8006bae:	65bb      	str	r3, [r7, #88]	; 0x58
	PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8006bb4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006bb8:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8006bba:	2302      	movs	r3, #2
 8006bbc:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8006bc2:	2308      	movs	r3, #8
 8006bc4:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8006bc6:	2307      	movs	r3, #7
 8006bc8:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8006bca:	2302      	movs	r3, #2
 8006bcc:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8006bce:	2302      	movs	r3, #2
 8006bd0:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8006bd2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006bd6:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006bd8:	463b      	mov	r3, r7
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f7fd f932 	bl	8003e44 <HAL_RCCEx_PeriphCLKConfig>
 8006be0:	4603      	mov	r3, r0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	bf14      	ite	ne
 8006be6:	2301      	movne	r3, #1
 8006be8:	2300      	moveq	r3, #0
 8006bea:	b2db      	uxtb	r3, r3
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d001      	beq.n	8006bf4 <_Z18SystemClock_Configv+0x124>
	{
		Error_Handler();
 8006bf0:	f000 f812 	bl	8006c18 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006bf4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006bf8:	f7fc fc6a 	bl	80034d0 <HAL_PWREx_ControlVoltageScaling>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	bf14      	ite	ne
 8006c02:	2301      	movne	r3, #1
 8006c04:	2300      	moveq	r3, #0
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d001      	beq.n	8006c10 <_Z18SystemClock_Configv+0x140>
	{
		Error_Handler();
 8006c0c:	f000 f804 	bl	8006c18 <Error_Handler>
	}
}
 8006c10:	bf00      	nop
 8006c12:	37e0      	adds	r7, #224	; 0xe0
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8006c1c:	bf00      	nop
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr
	...

08006c28 <_Z41__static_initialization_and_destruction_0ii>:
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	6039      	str	r1, [r7, #0]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d112      	bne.n	8006c5e <_Z41__static_initialization_and_destruction_0ii+0x36>
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d10d      	bne.n	8006c5e <_Z41__static_initialization_and_destruction_0ii+0x36>
NS_energyShield2 Es2(&hi2c3);		// use 3rd I2C
 8006c42:	4909      	ldr	r1, [pc, #36]	; (8006c68 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8006c44:	4809      	ldr	r0, [pc, #36]	; (8006c6c <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8006c46:	f7ff f959 	bl	8005efc <_ZN16NS_energyShield2C1EP19__I2C_HandleTypeDef>
SFE_BMP180 Bmp(&hi2c3);
 8006c4a:	4907      	ldr	r1, [pc, #28]	; (8006c68 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8006c4c:	4808      	ldr	r0, [pc, #32]	; (8006c70 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8006c4e:	f7fd fd74 	bl	800473a <_ZN10SFE_BMP180C1EP19__I2C_HandleTypeDef>
DHT11 dht(GPIOA, GPIO_PIN_1);
 8006c52:	2202      	movs	r2, #2
 8006c54:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8006c58:	4806      	ldr	r0, [pc, #24]	; (8006c74 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8006c5a:	f7fe fba9 	bl	80053b0 <_ZN5DHT11C1EP12GPIO_TypeDefm>
}
 8006c5e:	bf00      	nop
 8006c60:	3708      	adds	r7, #8
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	2000030c 	.word	0x2000030c
 8006c6c:	200001f4 	.word	0x200001f4
 8006c70:	20000204 	.word	0x20000204
 8006c74:	20000258 	.word	0x20000258

08006c78 <_GLOBAL__sub_I_Es2>:
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006c80:	2001      	movs	r0, #1
 8006c82:	f7ff ffd1 	bl	8006c28 <_Z41__static_initialization_and_destruction_0ii>
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c88:	4b0a      	ldr	r3, [pc, #40]	; (8006cb4 <HAL_MspInit+0x2c>)
 8006c8a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006c8c:	f042 0201 	orr.w	r2, r2, #1
 8006c90:	661a      	str	r2, [r3, #96]	; 0x60
 8006c92:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8006c94:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c96:	f002 0201 	and.w	r2, r2, #1
 8006c9a:	9200      	str	r2, [sp, #0]
 8006c9c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006c9e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006ca0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006ca4:	659a      	str	r2, [r3, #88]	; 0x58
 8006ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cac:	9301      	str	r3, [sp, #4]
 8006cae:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006cb0:	b002      	add	sp, #8
 8006cb2:	4770      	bx	lr
 8006cb4:	40021000 	.word	0x40021000

08006cb8 <NMI_Handler>:
 8006cb8:	4770      	bx	lr

08006cba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006cba:	e7fe      	b.n	8006cba <HardFault_Handler>

08006cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006cbc:	e7fe      	b.n	8006cbc <MemManage_Handler>

08006cbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006cbe:	e7fe      	b.n	8006cbe <BusFault_Handler>

08006cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006cc0:	e7fe      	b.n	8006cc0 <UsageFault_Handler>

08006cc2 <SVC_Handler>:
 8006cc2:	4770      	bx	lr

08006cc4 <DebugMon_Handler>:
 8006cc4:	4770      	bx	lr

08006cc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006cc6:	4770      	bx	lr

08006cc8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006cc8:	f7fb b90a 	b.w	8001ee0 <HAL_IncTick>

08006ccc <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8006ccc:	2001      	movs	r0, #1
 8006cce:	4770      	bx	lr

08006cd0 <_kill>:

int _kill(int pid, int sig)
{
 8006cd0:	b508      	push	{r3, lr}
	errno = EINVAL;
 8006cd2:	f001 f95d 	bl	8007f90 <__errno>
 8006cd6:	2316      	movs	r3, #22
 8006cd8:	6003      	str	r3, [r0, #0]
	return -1;
}
 8006cda:	f04f 30ff 	mov.w	r0, #4294967295
 8006cde:	bd08      	pop	{r3, pc}

08006ce0 <_exit>:

void _exit (int status)
{
 8006ce0:	b508      	push	{r3, lr}
	errno = EINVAL;
 8006ce2:	f001 f955 	bl	8007f90 <__errno>
 8006ce6:	2316      	movs	r3, #22
 8006ce8:	6003      	str	r3, [r0, #0]
 8006cea:	e7fe      	b.n	8006cea <_exit+0xa>

08006cec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006cec:	b570      	push	{r4, r5, r6, lr}
 8006cee:	460e      	mov	r6, r1
 8006cf0:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006cf2:	460c      	mov	r4, r1
 8006cf4:	1ba3      	subs	r3, r4, r6
 8006cf6:	429d      	cmp	r5, r3
 8006cf8:	dc01      	bgt.n	8006cfe <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8006cfa:	4628      	mov	r0, r5
 8006cfc:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8006cfe:	f3af 8000 	nop.w
 8006d02:	f804 0b01 	strb.w	r0, [r4], #1
 8006d06:	e7f5      	b.n	8006cf4 <_read+0x8>

08006d08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006d08:	b510      	push	{r4, lr}
//	{
//		__io_putchar(*ptr++);
//	}


	for(int i = 0; i < len; i++)
 8006d0a:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006d0c:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8006d10:	4293      	cmp	r3, r2
 8006d12:	db01      	blt.n	8006d18 <_write+0x10>
		ITM_SendChar((*ptr++));

	return len;
}
 8006d14:	4610      	mov	r0, r2
 8006d16:	bd10      	pop	{r4, pc}
 8006d18:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 8006d1c:	07c0      	lsls	r0, r0, #31
 8006d1e:	d503      	bpl.n	8006d28 <_write+0x20>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8006d20:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006d24:	07c0      	lsls	r0, r0, #31
 8006d26:	d402      	bmi.n	8006d2e <_write+0x26>
	for(int i = 0; i < len; i++)
 8006d28:	3301      	adds	r3, #1
 8006d2a:	e7f1      	b.n	8006d10 <_write+0x8>
  __ASM volatile ("nop");
 8006d2c:	bf00      	nop
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8006d2e:	6820      	ldr	r0, [r4, #0]
 8006d30:	2800      	cmp	r0, #0
 8006d32:	d0fb      	beq.n	8006d2c <_write+0x24>
		ITM_SendChar((*ptr++));
 8006d34:	5cc8      	ldrb	r0, [r1, r3]
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8006d36:	7020      	strb	r0, [r4, #0]
 8006d38:	e7f6      	b.n	8006d28 <_write+0x20>
	...

08006d3c <_sbrk>:

caddr_t _sbrk(int incr)
{
 8006d3c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006d3e:	4b0a      	ldr	r3, [pc, #40]	; (8006d68 <_sbrk+0x2c>)
 8006d40:	6819      	ldr	r1, [r3, #0]
{
 8006d42:	4602      	mov	r2, r0
	if (heap_end == 0)
 8006d44:	b909      	cbnz	r1, 8006d4a <_sbrk+0xe>
		heap_end = &end;
 8006d46:	4909      	ldr	r1, [pc, #36]	; (8006d6c <_sbrk+0x30>)
 8006d48:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8006d4a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8006d4c:	4669      	mov	r1, sp
 8006d4e:	4402      	add	r2, r0
 8006d50:	428a      	cmp	r2, r1
 8006d52:	d906      	bls.n	8006d62 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8006d54:	f001 f91c 	bl	8007f90 <__errno>
 8006d58:	230c      	movs	r3, #12
 8006d5a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8006d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d60:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8006d62:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8006d64:	bd08      	pop	{r3, pc}
 8006d66:	bf00      	nop
 8006d68:	20000298 	.word	0x20000298
 8006d6c:	200004a4 	.word	0x200004a4

08006d70 <_close>:

int _close(int file)
{
	return -1;
}
 8006d70:	f04f 30ff 	mov.w	r0, #4294967295
 8006d74:	4770      	bx	lr

08006d76 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8006d76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006d7a:	604b      	str	r3, [r1, #4]
	return 0;
}
 8006d7c:	2000      	movs	r0, #0
 8006d7e:	4770      	bx	lr

08006d80 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8006d80:	2001      	movs	r0, #1
 8006d82:	4770      	bx	lr

08006d84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8006d84:	2000      	movs	r0, #0
 8006d86:	4770      	bx	lr

08006d88 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006d88:	490f      	ldr	r1, [pc, #60]	; (8006dc8 <SystemInit+0x40>)
 8006d8a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006d8e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006d92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8006d96:	4b0d      	ldr	r3, [pc, #52]	; (8006dcc <SystemInit+0x44>)
 8006d98:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8006d9a:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8006d9c:	f042 0201 	orr.w	r2, r2, #1
 8006da0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8006da2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8006daa:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8006dae:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8006db0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006db4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006dbc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8006dbe:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006dc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006dc4:	608b      	str	r3, [r1, #8]
 8006dc6:	4770      	bx	lr
 8006dc8:	e000ed00 	.word	0xe000ed00
 8006dcc:	40021000 	.word	0x40021000

08006dd0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006dd0:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8006dd2:	480c      	ldr	r0, [pc, #48]	; (8006e04 <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;
 8006dd4:	4b0c      	ldr	r3, [pc, #48]	; (8006e08 <MX_USART2_UART_Init+0x38>)
 8006dd6:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8006dda:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006dde:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006de0:	2300      	movs	r3, #0
 8006de2:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006de4:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006de6:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006de8:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006dea:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006dec:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006dee:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006df0:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006df2:	f7fd fc5e 	bl	80046b2 <HAL_UART_Init>
 8006df6:	b118      	cbz	r0, 8006e00 <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8006df8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8006dfc:	f7ff bf0c 	b.w	8006c18 <Error_Handler>
 8006e00:	bd08      	pop	{r3, pc}
 8006e02:	bf00      	nop
 8006e04:	20000428 	.word	0x20000428
 8006e08:	40004400 	.word	0x40004400

08006e0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006e0c:	b510      	push	{r4, lr}
 8006e0e:	4604      	mov	r4, r0
 8006e10:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e12:	2214      	movs	r2, #20
 8006e14:	2100      	movs	r1, #0
 8006e16:	a803      	add	r0, sp, #12
 8006e18:	f001 f8e4 	bl	8007fe4 <memset>
  if(uartHandle->Instance==USART2)
 8006e1c:	6822      	ldr	r2, [r4, #0]
 8006e1e:	4b13      	ldr	r3, [pc, #76]	; (8006e6c <HAL_UART_MspInit+0x60>)
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d120      	bne.n	8006e66 <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006e24:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e28:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8006e2a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006e2c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006e30:	659a      	str	r2, [r3, #88]	; 0x58
 8006e32:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006e34:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8006e38:	9201      	str	r2, [sp, #4]
 8006e3a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006e3e:	f042 0201 	orr.w	r2, r2, #1
 8006e42:	64da      	str	r2, [r3, #76]	; 0x4c
 8006e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	9302      	str	r3, [sp, #8]
 8006e4c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8006e4e:	230c      	movs	r3, #12
 8006e50:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e52:	2302      	movs	r3, #2
 8006e54:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e56:	2303      	movs	r3, #3
 8006e58:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006e5e:	2307      	movs	r3, #7
 8006e60:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e62:	f7fb fd37 	bl	80028d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006e66:	b008      	add	sp, #32
 8006e68:	bd10      	pop	{r4, pc}
 8006e6a:	bf00      	nop
 8006e6c:	40004400 	.word	0x40004400

08006e70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006e70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006ea8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006e74:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8006e76:	e003      	b.n	8006e80 <LoopCopyDataInit>

08006e78 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006e78:	4b0c      	ldr	r3, [pc, #48]	; (8006eac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8006e7a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006e7c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006e7e:	3104      	adds	r1, #4

08006e80 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006e80:	480b      	ldr	r0, [pc, #44]	; (8006eb0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006e82:	4b0c      	ldr	r3, [pc, #48]	; (8006eb4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8006e84:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8006e86:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006e88:	d3f6      	bcc.n	8006e78 <CopyDataInit>
	ldr	r2, =_sbss
 8006e8a:	4a0b      	ldr	r2, [pc, #44]	; (8006eb8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8006e8c:	e002      	b.n	8006e94 <LoopFillZerobss>

08006e8e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006e8e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006e90:	f842 3b04 	str.w	r3, [r2], #4

08006e94 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006e94:	4b09      	ldr	r3, [pc, #36]	; (8006ebc <LoopForever+0x16>)
	cmp	r2, r3
 8006e96:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006e98:	d3f9      	bcc.n	8006e8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006e9a:	f7ff ff75 	bl	8006d88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006e9e:	f001 f87d 	bl	8007f9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006ea2:	f7ff fc3b 	bl	800671c <main>

08006ea6 <LoopForever>:

LoopForever:
    b LoopForever
 8006ea6:	e7fe      	b.n	8006ea6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006ea8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8006eac:	0800b3a4 	.word	0x0800b3a4
	ldr	r0, =_sdata
 8006eb0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006eb4:	200001d8 	.word	0x200001d8
	ldr	r2, =_sbss
 8006eb8:	200001d8 	.word	0x200001d8
	ldr	r3, = _ebss
 8006ebc:	200004a4 	.word	0x200004a4

08006ec0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006ec0:	e7fe      	b.n	8006ec0 <ADC1_2_IRQHandler>
	...

08006ec4 <pow>:
 8006ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec8:	ed2d 8b04 	vpush	{d8-d9}
 8006ecc:	b08d      	sub	sp, #52	; 0x34
 8006ece:	ec57 6b10 	vmov	r6, r7, d0
 8006ed2:	ec55 4b11 	vmov	r4, r5, d1
 8006ed6:	f000 f96f 	bl	80071b8 <__ieee754_pow>
 8006eda:	4bae      	ldr	r3, [pc, #696]	; (8007194 <pow+0x2d0>)
 8006edc:	eeb0 8a40 	vmov.f32	s16, s0
 8006ee0:	eef0 8a60 	vmov.f32	s17, s1
 8006ee4:	f993 9000 	ldrsb.w	r9, [r3]
 8006ee8:	f1b9 3fff 	cmp.w	r9, #4294967295
 8006eec:	4698      	mov	r8, r3
 8006eee:	d05f      	beq.n	8006fb0 <pow+0xec>
 8006ef0:	4622      	mov	r2, r4
 8006ef2:	462b      	mov	r3, r5
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	4629      	mov	r1, r5
 8006ef8:	f7f9 fe14 	bl	8000b24 <__aeabi_dcmpun>
 8006efc:	4683      	mov	fp, r0
 8006efe:	2800      	cmp	r0, #0
 8006f00:	d156      	bne.n	8006fb0 <pow+0xec>
 8006f02:	4632      	mov	r2, r6
 8006f04:	463b      	mov	r3, r7
 8006f06:	4630      	mov	r0, r6
 8006f08:	4639      	mov	r1, r7
 8006f0a:	f7f9 fe0b 	bl	8000b24 <__aeabi_dcmpun>
 8006f0e:	9001      	str	r0, [sp, #4]
 8006f10:	b1e8      	cbz	r0, 8006f4e <pow+0x8a>
 8006f12:	2200      	movs	r2, #0
 8006f14:	2300      	movs	r3, #0
 8006f16:	4620      	mov	r0, r4
 8006f18:	4629      	mov	r1, r5
 8006f1a:	f7f9 fdd1 	bl	8000ac0 <__aeabi_dcmpeq>
 8006f1e:	2800      	cmp	r0, #0
 8006f20:	d046      	beq.n	8006fb0 <pow+0xec>
 8006f22:	2301      	movs	r3, #1
 8006f24:	9302      	str	r3, [sp, #8]
 8006f26:	4b9c      	ldr	r3, [pc, #624]	; (8007198 <pow+0x2d4>)
 8006f28:	9303      	str	r3, [sp, #12]
 8006f2a:	4b9c      	ldr	r3, [pc, #624]	; (800719c <pow+0x2d8>)
 8006f2c:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006f30:	2200      	movs	r2, #0
 8006f32:	f1b9 0f02 	cmp.w	r9, #2
 8006f36:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006f3a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006f3e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006f42:	d033      	beq.n	8006fac <pow+0xe8>
 8006f44:	a802      	add	r0, sp, #8
 8006f46:	f000 ff08 	bl	8007d5a <matherr>
 8006f4a:	bb48      	cbnz	r0, 8006fa0 <pow+0xdc>
 8006f4c:	e05e      	b.n	800700c <pow+0x148>
 8006f4e:	f04f 0a00 	mov.w	sl, #0
 8006f52:	f04f 0b00 	mov.w	fp, #0
 8006f56:	4652      	mov	r2, sl
 8006f58:	465b      	mov	r3, fp
 8006f5a:	4630      	mov	r0, r6
 8006f5c:	4639      	mov	r1, r7
 8006f5e:	f7f9 fdaf 	bl	8000ac0 <__aeabi_dcmpeq>
 8006f62:	ec4b ab19 	vmov	d9, sl, fp
 8006f66:	2800      	cmp	r0, #0
 8006f68:	d055      	beq.n	8007016 <pow+0x152>
 8006f6a:	4652      	mov	r2, sl
 8006f6c:	465b      	mov	r3, fp
 8006f6e:	4620      	mov	r0, r4
 8006f70:	4629      	mov	r1, r5
 8006f72:	f7f9 fda5 	bl	8000ac0 <__aeabi_dcmpeq>
 8006f76:	4680      	mov	r8, r0
 8006f78:	b318      	cbz	r0, 8006fc2 <pow+0xfe>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	9302      	str	r3, [sp, #8]
 8006f7e:	4b86      	ldr	r3, [pc, #536]	; (8007198 <pow+0x2d4>)
 8006f80:	9303      	str	r3, [sp, #12]
 8006f82:	9b01      	ldr	r3, [sp, #4]
 8006f84:	930a      	str	r3, [sp, #40]	; 0x28
 8006f86:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006f8a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006f8e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006f92:	f1b9 0f00 	cmp.w	r9, #0
 8006f96:	d0d5      	beq.n	8006f44 <pow+0x80>
 8006f98:	4b80      	ldr	r3, [pc, #512]	; (800719c <pow+0x2d8>)
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fa2:	b11b      	cbz	r3, 8006fac <pow+0xe8>
 8006fa4:	f000 fff4 	bl	8007f90 <__errno>
 8006fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006faa:	6003      	str	r3, [r0, #0]
 8006fac:	ed9d 8b08 	vldr	d8, [sp, #32]
 8006fb0:	eeb0 0a48 	vmov.f32	s0, s16
 8006fb4:	eef0 0a68 	vmov.f32	s1, s17
 8006fb8:	b00d      	add	sp, #52	; 0x34
 8006fba:	ecbd 8b04 	vpop	{d8-d9}
 8006fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc2:	ec45 4b10 	vmov	d0, r4, r5
 8006fc6:	f000 fec0 	bl	8007d4a <finite>
 8006fca:	2800      	cmp	r0, #0
 8006fcc:	d0f0      	beq.n	8006fb0 <pow+0xec>
 8006fce:	4652      	mov	r2, sl
 8006fd0:	465b      	mov	r3, fp
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	4629      	mov	r1, r5
 8006fd6:	f7f9 fd7d 	bl	8000ad4 <__aeabi_dcmplt>
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	d0e8      	beq.n	8006fb0 <pow+0xec>
 8006fde:	2301      	movs	r3, #1
 8006fe0:	9302      	str	r3, [sp, #8]
 8006fe2:	4b6d      	ldr	r3, [pc, #436]	; (8007198 <pow+0x2d4>)
 8006fe4:	9303      	str	r3, [sp, #12]
 8006fe6:	4b6b      	ldr	r3, [pc, #428]	; (8007194 <pow+0x2d0>)
 8006fe8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8006fec:	f993 3000 	ldrsb.w	r3, [r3]
 8006ff0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006ff4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006ff8:	b913      	cbnz	r3, 8007000 <pow+0x13c>
 8006ffa:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006ffe:	e7a1      	b.n	8006f44 <pow+0x80>
 8007000:	4967      	ldr	r1, [pc, #412]	; (80071a0 <pow+0x2dc>)
 8007002:	2000      	movs	r0, #0
 8007004:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007008:	2b02      	cmp	r3, #2
 800700a:	d19b      	bne.n	8006f44 <pow+0x80>
 800700c:	f000 ffc0 	bl	8007f90 <__errno>
 8007010:	2321      	movs	r3, #33	; 0x21
 8007012:	6003      	str	r3, [r0, #0]
 8007014:	e7c4      	b.n	8006fa0 <pow+0xdc>
 8007016:	eeb0 0a48 	vmov.f32	s0, s16
 800701a:	eef0 0a68 	vmov.f32	s1, s17
 800701e:	f000 fe94 	bl	8007d4a <finite>
 8007022:	9001      	str	r0, [sp, #4]
 8007024:	2800      	cmp	r0, #0
 8007026:	f040 808a 	bne.w	800713e <pow+0x27a>
 800702a:	ec47 6b10 	vmov	d0, r6, r7
 800702e:	f000 fe8c 	bl	8007d4a <finite>
 8007032:	2800      	cmp	r0, #0
 8007034:	f000 8083 	beq.w	800713e <pow+0x27a>
 8007038:	ec45 4b10 	vmov	d0, r4, r5
 800703c:	f000 fe85 	bl	8007d4a <finite>
 8007040:	2800      	cmp	r0, #0
 8007042:	d07c      	beq.n	800713e <pow+0x27a>
 8007044:	ec53 2b18 	vmov	r2, r3, d8
 8007048:	ee18 0a10 	vmov	r0, s16
 800704c:	4619      	mov	r1, r3
 800704e:	f7f9 fd69 	bl	8000b24 <__aeabi_dcmpun>
 8007052:	f998 9000 	ldrsb.w	r9, [r8]
 8007056:	4b50      	ldr	r3, [pc, #320]	; (8007198 <pow+0x2d4>)
 8007058:	b1b0      	cbz	r0, 8007088 <pow+0x1c4>
 800705a:	2201      	movs	r2, #1
 800705c:	9303      	str	r3, [sp, #12]
 800705e:	9b01      	ldr	r3, [sp, #4]
 8007060:	9202      	str	r2, [sp, #8]
 8007062:	930a      	str	r3, [sp, #40]	; 0x28
 8007064:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007068:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800706c:	f1b9 0f00 	cmp.w	r9, #0
 8007070:	d0c3      	beq.n	8006ffa <pow+0x136>
 8007072:	4652      	mov	r2, sl
 8007074:	465b      	mov	r3, fp
 8007076:	4650      	mov	r0, sl
 8007078:	4659      	mov	r1, fp
 800707a:	f7f9 fbe3 	bl	8000844 <__aeabi_ddiv>
 800707e:	f1b9 0f02 	cmp.w	r9, #2
 8007082:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007086:	e7c0      	b.n	800700a <pow+0x146>
 8007088:	2203      	movs	r2, #3
 800708a:	9202      	str	r2, [sp, #8]
 800708c:	9303      	str	r3, [sp, #12]
 800708e:	900a      	str	r0, [sp, #40]	; 0x28
 8007090:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007094:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007098:	f1b9 0f00 	cmp.w	r9, #0
 800709c:	d12c      	bne.n	80070f8 <pow+0x234>
 800709e:	4b41      	ldr	r3, [pc, #260]	; (80071a4 <pow+0x2e0>)
 80070a0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80070a4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80070a8:	4630      	mov	r0, r6
 80070aa:	4652      	mov	r2, sl
 80070ac:	465b      	mov	r3, fp
 80070ae:	4639      	mov	r1, r7
 80070b0:	f7f9 fd10 	bl	8000ad4 <__aeabi_dcmplt>
 80070b4:	2800      	cmp	r0, #0
 80070b6:	d066      	beq.n	8007186 <pow+0x2c2>
 80070b8:	2200      	movs	r2, #0
 80070ba:	4b3b      	ldr	r3, [pc, #236]	; (80071a8 <pow+0x2e4>)
 80070bc:	4620      	mov	r0, r4
 80070be:	4629      	mov	r1, r5
 80070c0:	f7f9 fa96 	bl	80005f0 <__aeabi_dmul>
 80070c4:	4604      	mov	r4, r0
 80070c6:	460d      	mov	r5, r1
 80070c8:	ec45 4b10 	vmov	d0, r4, r5
 80070cc:	f000 fe50 	bl	8007d70 <rint>
 80070d0:	4620      	mov	r0, r4
 80070d2:	ec53 2b10 	vmov	r2, r3, d0
 80070d6:	4629      	mov	r1, r5
 80070d8:	f7f9 fcf2 	bl	8000ac0 <__aeabi_dcmpeq>
 80070dc:	b920      	cbnz	r0, 80070e8 <pow+0x224>
 80070de:	4b33      	ldr	r3, [pc, #204]	; (80071ac <pow+0x2e8>)
 80070e0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80070e4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80070e8:	f998 3000 	ldrsb.w	r3, [r8]
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d14a      	bne.n	8007186 <pow+0x2c2>
 80070f0:	f000 ff4e 	bl	8007f90 <__errno>
 80070f4:	2322      	movs	r3, #34	; 0x22
 80070f6:	e78c      	b.n	8007012 <pow+0x14e>
 80070f8:	4b2d      	ldr	r3, [pc, #180]	; (80071b0 <pow+0x2ec>)
 80070fa:	2200      	movs	r2, #0
 80070fc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007100:	4630      	mov	r0, r6
 8007102:	4652      	mov	r2, sl
 8007104:	465b      	mov	r3, fp
 8007106:	4639      	mov	r1, r7
 8007108:	f7f9 fce4 	bl	8000ad4 <__aeabi_dcmplt>
 800710c:	2800      	cmp	r0, #0
 800710e:	d0eb      	beq.n	80070e8 <pow+0x224>
 8007110:	2200      	movs	r2, #0
 8007112:	4b25      	ldr	r3, [pc, #148]	; (80071a8 <pow+0x2e4>)
 8007114:	4620      	mov	r0, r4
 8007116:	4629      	mov	r1, r5
 8007118:	f7f9 fa6a 	bl	80005f0 <__aeabi_dmul>
 800711c:	4604      	mov	r4, r0
 800711e:	460d      	mov	r5, r1
 8007120:	ec45 4b10 	vmov	d0, r4, r5
 8007124:	f000 fe24 	bl	8007d70 <rint>
 8007128:	4620      	mov	r0, r4
 800712a:	ec53 2b10 	vmov	r2, r3, d0
 800712e:	4629      	mov	r1, r5
 8007130:	f7f9 fcc6 	bl	8000ac0 <__aeabi_dcmpeq>
 8007134:	2800      	cmp	r0, #0
 8007136:	d1d7      	bne.n	80070e8 <pow+0x224>
 8007138:	2200      	movs	r2, #0
 800713a:	4b19      	ldr	r3, [pc, #100]	; (80071a0 <pow+0x2dc>)
 800713c:	e7d2      	b.n	80070e4 <pow+0x220>
 800713e:	2200      	movs	r2, #0
 8007140:	2300      	movs	r3, #0
 8007142:	ec51 0b18 	vmov	r0, r1, d8
 8007146:	f7f9 fcbb 	bl	8000ac0 <__aeabi_dcmpeq>
 800714a:	2800      	cmp	r0, #0
 800714c:	f43f af30 	beq.w	8006fb0 <pow+0xec>
 8007150:	ec47 6b10 	vmov	d0, r6, r7
 8007154:	f000 fdf9 	bl	8007d4a <finite>
 8007158:	2800      	cmp	r0, #0
 800715a:	f43f af29 	beq.w	8006fb0 <pow+0xec>
 800715e:	ec45 4b10 	vmov	d0, r4, r5
 8007162:	f000 fdf2 	bl	8007d4a <finite>
 8007166:	2800      	cmp	r0, #0
 8007168:	f43f af22 	beq.w	8006fb0 <pow+0xec>
 800716c:	2304      	movs	r3, #4
 800716e:	9302      	str	r3, [sp, #8]
 8007170:	4b09      	ldr	r3, [pc, #36]	; (8007198 <pow+0x2d4>)
 8007172:	9303      	str	r3, [sp, #12]
 8007174:	2300      	movs	r3, #0
 8007176:	930a      	str	r3, [sp, #40]	; 0x28
 8007178:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800717c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007180:	ed8d 9b08 	vstr	d9, [sp, #32]
 8007184:	e7b0      	b.n	80070e8 <pow+0x224>
 8007186:	a802      	add	r0, sp, #8
 8007188:	f000 fde7 	bl	8007d5a <matherr>
 800718c:	2800      	cmp	r0, #0
 800718e:	f47f af07 	bne.w	8006fa0 <pow+0xdc>
 8007192:	e7ad      	b.n	80070f0 <pow+0x22c>
 8007194:	20000004 	.word	0x20000004
 8007198:	0800acd8 	.word	0x0800acd8
 800719c:	3ff00000 	.word	0x3ff00000
 80071a0:	fff00000 	.word	0xfff00000
 80071a4:	47efffff 	.word	0x47efffff
 80071a8:	3fe00000 	.word	0x3fe00000
 80071ac:	c7efffff 	.word	0xc7efffff
 80071b0:	7ff00000 	.word	0x7ff00000
 80071b4:	00000000 	.word	0x00000000

080071b8 <__ieee754_pow>:
 80071b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071bc:	b091      	sub	sp, #68	; 0x44
 80071be:	ed8d 1b00 	vstr	d1, [sp]
 80071c2:	e89d 0204 	ldmia.w	sp, {r2, r9}
 80071c6:	ec57 6b10 	vmov	r6, r7, d0
 80071ca:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80071ce:	ea58 0302 	orrs.w	r3, r8, r2
 80071d2:	ee10 aa10 	vmov	sl, s0
 80071d6:	463d      	mov	r5, r7
 80071d8:	f000 84bd 	beq.w	8007b56 <__ieee754_pow+0x99e>
 80071dc:	4b78      	ldr	r3, [pc, #480]	; (80073c0 <__ieee754_pow+0x208>)
 80071de:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80071e2:	429c      	cmp	r4, r3
 80071e4:	dc09      	bgt.n	80071fa <__ieee754_pow+0x42>
 80071e6:	d103      	bne.n	80071f0 <__ieee754_pow+0x38>
 80071e8:	b93e      	cbnz	r6, 80071fa <__ieee754_pow+0x42>
 80071ea:	45a0      	cmp	r8, r4
 80071ec:	dc0d      	bgt.n	800720a <__ieee754_pow+0x52>
 80071ee:	e001      	b.n	80071f4 <__ieee754_pow+0x3c>
 80071f0:	4598      	cmp	r8, r3
 80071f2:	dc02      	bgt.n	80071fa <__ieee754_pow+0x42>
 80071f4:	4598      	cmp	r8, r3
 80071f6:	d10e      	bne.n	8007216 <__ieee754_pow+0x5e>
 80071f8:	b16a      	cbz	r2, 8007216 <__ieee754_pow+0x5e>
 80071fa:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80071fe:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007202:	ea54 030a 	orrs.w	r3, r4, sl
 8007206:	f000 84a6 	beq.w	8007b56 <__ieee754_pow+0x99e>
 800720a:	486e      	ldr	r0, [pc, #440]	; (80073c4 <__ieee754_pow+0x20c>)
 800720c:	b011      	add	sp, #68	; 0x44
 800720e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007212:	f000 bda5 	b.w	8007d60 <nan>
 8007216:	2d00      	cmp	r5, #0
 8007218:	da53      	bge.n	80072c2 <__ieee754_pow+0x10a>
 800721a:	4b6b      	ldr	r3, [pc, #428]	; (80073c8 <__ieee754_pow+0x210>)
 800721c:	4598      	cmp	r8, r3
 800721e:	dc4d      	bgt.n	80072bc <__ieee754_pow+0x104>
 8007220:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007224:	4598      	cmp	r8, r3
 8007226:	dd4c      	ble.n	80072c2 <__ieee754_pow+0x10a>
 8007228:	ea4f 5328 	mov.w	r3, r8, asr #20
 800722c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007230:	2b14      	cmp	r3, #20
 8007232:	dd26      	ble.n	8007282 <__ieee754_pow+0xca>
 8007234:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007238:	fa22 f103 	lsr.w	r1, r2, r3
 800723c:	fa01 f303 	lsl.w	r3, r1, r3
 8007240:	429a      	cmp	r2, r3
 8007242:	d13e      	bne.n	80072c2 <__ieee754_pow+0x10a>
 8007244:	f001 0101 	and.w	r1, r1, #1
 8007248:	f1c1 0b02 	rsb	fp, r1, #2
 800724c:	2a00      	cmp	r2, #0
 800724e:	d15b      	bne.n	8007308 <__ieee754_pow+0x150>
 8007250:	4b5b      	ldr	r3, [pc, #364]	; (80073c0 <__ieee754_pow+0x208>)
 8007252:	4598      	cmp	r8, r3
 8007254:	d124      	bne.n	80072a0 <__ieee754_pow+0xe8>
 8007256:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800725a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800725e:	ea53 030a 	orrs.w	r3, r3, sl
 8007262:	f000 8478 	beq.w	8007b56 <__ieee754_pow+0x99e>
 8007266:	4b59      	ldr	r3, [pc, #356]	; (80073cc <__ieee754_pow+0x214>)
 8007268:	429c      	cmp	r4, r3
 800726a:	dd2d      	ble.n	80072c8 <__ieee754_pow+0x110>
 800726c:	f1b9 0f00 	cmp.w	r9, #0
 8007270:	f280 8475 	bge.w	8007b5e <__ieee754_pow+0x9a6>
 8007274:	2000      	movs	r0, #0
 8007276:	2100      	movs	r1, #0
 8007278:	ec41 0b10 	vmov	d0, r0, r1
 800727c:	b011      	add	sp, #68	; 0x44
 800727e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007282:	2a00      	cmp	r2, #0
 8007284:	d13e      	bne.n	8007304 <__ieee754_pow+0x14c>
 8007286:	f1c3 0314 	rsb	r3, r3, #20
 800728a:	fa48 f103 	asr.w	r1, r8, r3
 800728e:	fa01 f303 	lsl.w	r3, r1, r3
 8007292:	4598      	cmp	r8, r3
 8007294:	f040 846b 	bne.w	8007b6e <__ieee754_pow+0x9b6>
 8007298:	f001 0101 	and.w	r1, r1, #1
 800729c:	f1c1 0b02 	rsb	fp, r1, #2
 80072a0:	4b4b      	ldr	r3, [pc, #300]	; (80073d0 <__ieee754_pow+0x218>)
 80072a2:	4598      	cmp	r8, r3
 80072a4:	d118      	bne.n	80072d8 <__ieee754_pow+0x120>
 80072a6:	f1b9 0f00 	cmp.w	r9, #0
 80072aa:	f280 845c 	bge.w	8007b66 <__ieee754_pow+0x9ae>
 80072ae:	4948      	ldr	r1, [pc, #288]	; (80073d0 <__ieee754_pow+0x218>)
 80072b0:	4632      	mov	r2, r6
 80072b2:	463b      	mov	r3, r7
 80072b4:	2000      	movs	r0, #0
 80072b6:	f7f9 fac5 	bl	8000844 <__aeabi_ddiv>
 80072ba:	e7dd      	b.n	8007278 <__ieee754_pow+0xc0>
 80072bc:	f04f 0b02 	mov.w	fp, #2
 80072c0:	e7c4      	b.n	800724c <__ieee754_pow+0x94>
 80072c2:	f04f 0b00 	mov.w	fp, #0
 80072c6:	e7c1      	b.n	800724c <__ieee754_pow+0x94>
 80072c8:	f1b9 0f00 	cmp.w	r9, #0
 80072cc:	dad2      	bge.n	8007274 <__ieee754_pow+0xbc>
 80072ce:	e89d 0009 	ldmia.w	sp, {r0, r3}
 80072d2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80072d6:	e7cf      	b.n	8007278 <__ieee754_pow+0xc0>
 80072d8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80072dc:	d106      	bne.n	80072ec <__ieee754_pow+0x134>
 80072de:	4632      	mov	r2, r6
 80072e0:	463b      	mov	r3, r7
 80072e2:	4610      	mov	r0, r2
 80072e4:	4619      	mov	r1, r3
 80072e6:	f7f9 f983 	bl	80005f0 <__aeabi_dmul>
 80072ea:	e7c5      	b.n	8007278 <__ieee754_pow+0xc0>
 80072ec:	4b39      	ldr	r3, [pc, #228]	; (80073d4 <__ieee754_pow+0x21c>)
 80072ee:	4599      	cmp	r9, r3
 80072f0:	d10a      	bne.n	8007308 <__ieee754_pow+0x150>
 80072f2:	2d00      	cmp	r5, #0
 80072f4:	db08      	blt.n	8007308 <__ieee754_pow+0x150>
 80072f6:	ec47 6b10 	vmov	d0, r6, r7
 80072fa:	b011      	add	sp, #68	; 0x44
 80072fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007300:	f000 bc6c 	b.w	8007bdc <__ieee754_sqrt>
 8007304:	f04f 0b00 	mov.w	fp, #0
 8007308:	ec47 6b10 	vmov	d0, r6, r7
 800730c:	f000 fd16 	bl	8007d3c <fabs>
 8007310:	ec51 0b10 	vmov	r0, r1, d0
 8007314:	f1ba 0f00 	cmp.w	sl, #0
 8007318:	d127      	bne.n	800736a <__ieee754_pow+0x1b2>
 800731a:	b124      	cbz	r4, 8007326 <__ieee754_pow+0x16e>
 800731c:	4b2c      	ldr	r3, [pc, #176]	; (80073d0 <__ieee754_pow+0x218>)
 800731e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8007322:	429a      	cmp	r2, r3
 8007324:	d121      	bne.n	800736a <__ieee754_pow+0x1b2>
 8007326:	f1b9 0f00 	cmp.w	r9, #0
 800732a:	da05      	bge.n	8007338 <__ieee754_pow+0x180>
 800732c:	4602      	mov	r2, r0
 800732e:	460b      	mov	r3, r1
 8007330:	2000      	movs	r0, #0
 8007332:	4927      	ldr	r1, [pc, #156]	; (80073d0 <__ieee754_pow+0x218>)
 8007334:	f7f9 fa86 	bl	8000844 <__aeabi_ddiv>
 8007338:	2d00      	cmp	r5, #0
 800733a:	da9d      	bge.n	8007278 <__ieee754_pow+0xc0>
 800733c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007340:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007344:	ea54 030b 	orrs.w	r3, r4, fp
 8007348:	d108      	bne.n	800735c <__ieee754_pow+0x1a4>
 800734a:	4602      	mov	r2, r0
 800734c:	460b      	mov	r3, r1
 800734e:	4610      	mov	r0, r2
 8007350:	4619      	mov	r1, r3
 8007352:	f7f8 ff99 	bl	8000288 <__aeabi_dsub>
 8007356:	4602      	mov	r2, r0
 8007358:	460b      	mov	r3, r1
 800735a:	e7ac      	b.n	80072b6 <__ieee754_pow+0xfe>
 800735c:	f1bb 0f01 	cmp.w	fp, #1
 8007360:	d18a      	bne.n	8007278 <__ieee754_pow+0xc0>
 8007362:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007366:	4619      	mov	r1, r3
 8007368:	e786      	b.n	8007278 <__ieee754_pow+0xc0>
 800736a:	0fed      	lsrs	r5, r5, #31
 800736c:	1e6b      	subs	r3, r5, #1
 800736e:	930d      	str	r3, [sp, #52]	; 0x34
 8007370:	ea5b 0303 	orrs.w	r3, fp, r3
 8007374:	d102      	bne.n	800737c <__ieee754_pow+0x1c4>
 8007376:	4632      	mov	r2, r6
 8007378:	463b      	mov	r3, r7
 800737a:	e7e8      	b.n	800734e <__ieee754_pow+0x196>
 800737c:	4b16      	ldr	r3, [pc, #88]	; (80073d8 <__ieee754_pow+0x220>)
 800737e:	4598      	cmp	r8, r3
 8007380:	f340 80fe 	ble.w	8007580 <__ieee754_pow+0x3c8>
 8007384:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8007388:	4598      	cmp	r8, r3
 800738a:	dd0a      	ble.n	80073a2 <__ieee754_pow+0x1ea>
 800738c:	4b0f      	ldr	r3, [pc, #60]	; (80073cc <__ieee754_pow+0x214>)
 800738e:	429c      	cmp	r4, r3
 8007390:	dc0d      	bgt.n	80073ae <__ieee754_pow+0x1f6>
 8007392:	f1b9 0f00 	cmp.w	r9, #0
 8007396:	f6bf af6d 	bge.w	8007274 <__ieee754_pow+0xbc>
 800739a:	a307      	add	r3, pc, #28	; (adr r3, 80073b8 <__ieee754_pow+0x200>)
 800739c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a0:	e79f      	b.n	80072e2 <__ieee754_pow+0x12a>
 80073a2:	4b0e      	ldr	r3, [pc, #56]	; (80073dc <__ieee754_pow+0x224>)
 80073a4:	429c      	cmp	r4, r3
 80073a6:	ddf4      	ble.n	8007392 <__ieee754_pow+0x1da>
 80073a8:	4b09      	ldr	r3, [pc, #36]	; (80073d0 <__ieee754_pow+0x218>)
 80073aa:	429c      	cmp	r4, r3
 80073ac:	dd18      	ble.n	80073e0 <__ieee754_pow+0x228>
 80073ae:	f1b9 0f00 	cmp.w	r9, #0
 80073b2:	dcf2      	bgt.n	800739a <__ieee754_pow+0x1e2>
 80073b4:	e75e      	b.n	8007274 <__ieee754_pow+0xbc>
 80073b6:	bf00      	nop
 80073b8:	8800759c 	.word	0x8800759c
 80073bc:	7e37e43c 	.word	0x7e37e43c
 80073c0:	7ff00000 	.word	0x7ff00000
 80073c4:	0800aec9 	.word	0x0800aec9
 80073c8:	433fffff 	.word	0x433fffff
 80073cc:	3fefffff 	.word	0x3fefffff
 80073d0:	3ff00000 	.word	0x3ff00000
 80073d4:	3fe00000 	.word	0x3fe00000
 80073d8:	41e00000 	.word	0x41e00000
 80073dc:	3feffffe 	.word	0x3feffffe
 80073e0:	2200      	movs	r2, #0
 80073e2:	4b63      	ldr	r3, [pc, #396]	; (8007570 <__ieee754_pow+0x3b8>)
 80073e4:	f7f8 ff50 	bl	8000288 <__aeabi_dsub>
 80073e8:	a355      	add	r3, pc, #340	; (adr r3, 8007540 <__ieee754_pow+0x388>)
 80073ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ee:	4604      	mov	r4, r0
 80073f0:	460d      	mov	r5, r1
 80073f2:	f7f9 f8fd 	bl	80005f0 <__aeabi_dmul>
 80073f6:	a354      	add	r3, pc, #336	; (adr r3, 8007548 <__ieee754_pow+0x390>)
 80073f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fc:	4606      	mov	r6, r0
 80073fe:	460f      	mov	r7, r1
 8007400:	4620      	mov	r0, r4
 8007402:	4629      	mov	r1, r5
 8007404:	f7f9 f8f4 	bl	80005f0 <__aeabi_dmul>
 8007408:	2200      	movs	r2, #0
 800740a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800740e:	4b59      	ldr	r3, [pc, #356]	; (8007574 <__ieee754_pow+0x3bc>)
 8007410:	4620      	mov	r0, r4
 8007412:	4629      	mov	r1, r5
 8007414:	f7f9 f8ec 	bl	80005f0 <__aeabi_dmul>
 8007418:	4602      	mov	r2, r0
 800741a:	460b      	mov	r3, r1
 800741c:	a14c      	add	r1, pc, #304	; (adr r1, 8007550 <__ieee754_pow+0x398>)
 800741e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007422:	f7f8 ff31 	bl	8000288 <__aeabi_dsub>
 8007426:	4622      	mov	r2, r4
 8007428:	462b      	mov	r3, r5
 800742a:	f7f9 f8e1 	bl	80005f0 <__aeabi_dmul>
 800742e:	4602      	mov	r2, r0
 8007430:	460b      	mov	r3, r1
 8007432:	2000      	movs	r0, #0
 8007434:	4950      	ldr	r1, [pc, #320]	; (8007578 <__ieee754_pow+0x3c0>)
 8007436:	f7f8 ff27 	bl	8000288 <__aeabi_dsub>
 800743a:	4622      	mov	r2, r4
 800743c:	462b      	mov	r3, r5
 800743e:	4680      	mov	r8, r0
 8007440:	4689      	mov	r9, r1
 8007442:	4620      	mov	r0, r4
 8007444:	4629      	mov	r1, r5
 8007446:	f7f9 f8d3 	bl	80005f0 <__aeabi_dmul>
 800744a:	4602      	mov	r2, r0
 800744c:	460b      	mov	r3, r1
 800744e:	4640      	mov	r0, r8
 8007450:	4649      	mov	r1, r9
 8007452:	f7f9 f8cd 	bl	80005f0 <__aeabi_dmul>
 8007456:	a340      	add	r3, pc, #256	; (adr r3, 8007558 <__ieee754_pow+0x3a0>)
 8007458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745c:	f7f9 f8c8 	bl	80005f0 <__aeabi_dmul>
 8007460:	4602      	mov	r2, r0
 8007462:	460b      	mov	r3, r1
 8007464:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007468:	f7f8 ff0e 	bl	8000288 <__aeabi_dsub>
 800746c:	4602      	mov	r2, r0
 800746e:	460b      	mov	r3, r1
 8007470:	4604      	mov	r4, r0
 8007472:	460d      	mov	r5, r1
 8007474:	4630      	mov	r0, r6
 8007476:	4639      	mov	r1, r7
 8007478:	f7f8 ff08 	bl	800028c <__adddf3>
 800747c:	2000      	movs	r0, #0
 800747e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007482:	4632      	mov	r2, r6
 8007484:	463b      	mov	r3, r7
 8007486:	f7f8 feff 	bl	8000288 <__aeabi_dsub>
 800748a:	4602      	mov	r2, r0
 800748c:	460b      	mov	r3, r1
 800748e:	4620      	mov	r0, r4
 8007490:	4629      	mov	r1, r5
 8007492:	f7f8 fef9 	bl	8000288 <__aeabi_dsub>
 8007496:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007498:	f10b 33ff 	add.w	r3, fp, #4294967295
 800749c:	4313      	orrs	r3, r2
 800749e:	4606      	mov	r6, r0
 80074a0:	460f      	mov	r7, r1
 80074a2:	f040 81eb 	bne.w	800787c <__ieee754_pow+0x6c4>
 80074a6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8007560 <__ieee754_pow+0x3a8>
 80074aa:	e9dd 4500 	ldrd	r4, r5, [sp]
 80074ae:	2400      	movs	r4, #0
 80074b0:	4622      	mov	r2, r4
 80074b2:	462b      	mov	r3, r5
 80074b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80074bc:	f7f8 fee4 	bl	8000288 <__aeabi_dsub>
 80074c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074c4:	f7f9 f894 	bl	80005f0 <__aeabi_dmul>
 80074c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074cc:	4680      	mov	r8, r0
 80074ce:	4689      	mov	r9, r1
 80074d0:	4630      	mov	r0, r6
 80074d2:	4639      	mov	r1, r7
 80074d4:	f7f9 f88c 	bl	80005f0 <__aeabi_dmul>
 80074d8:	4602      	mov	r2, r0
 80074da:	460b      	mov	r3, r1
 80074dc:	4640      	mov	r0, r8
 80074de:	4649      	mov	r1, r9
 80074e0:	f7f8 fed4 	bl	800028c <__adddf3>
 80074e4:	4622      	mov	r2, r4
 80074e6:	462b      	mov	r3, r5
 80074e8:	4680      	mov	r8, r0
 80074ea:	4689      	mov	r9, r1
 80074ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074f0:	f7f9 f87e 	bl	80005f0 <__aeabi_dmul>
 80074f4:	460b      	mov	r3, r1
 80074f6:	4604      	mov	r4, r0
 80074f8:	460d      	mov	r5, r1
 80074fa:	4602      	mov	r2, r0
 80074fc:	4649      	mov	r1, r9
 80074fe:	4640      	mov	r0, r8
 8007500:	e9cd 4500 	strd	r4, r5, [sp]
 8007504:	f7f8 fec2 	bl	800028c <__adddf3>
 8007508:	4b1c      	ldr	r3, [pc, #112]	; (800757c <__ieee754_pow+0x3c4>)
 800750a:	4299      	cmp	r1, r3
 800750c:	4606      	mov	r6, r0
 800750e:	460f      	mov	r7, r1
 8007510:	468b      	mov	fp, r1
 8007512:	f340 82f7 	ble.w	8007b04 <__ieee754_pow+0x94c>
 8007516:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800751a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800751e:	4303      	orrs	r3, r0
 8007520:	f000 81ea 	beq.w	80078f8 <__ieee754_pow+0x740>
 8007524:	a310      	add	r3, pc, #64	; (adr r3, 8007568 <__ieee754_pow+0x3b0>)
 8007526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800752e:	f7f9 f85f 	bl	80005f0 <__aeabi_dmul>
 8007532:	a30d      	add	r3, pc, #52	; (adr r3, 8007568 <__ieee754_pow+0x3b0>)
 8007534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007538:	e6d5      	b.n	80072e6 <__ieee754_pow+0x12e>
 800753a:	bf00      	nop
 800753c:	f3af 8000 	nop.w
 8007540:	60000000 	.word	0x60000000
 8007544:	3ff71547 	.word	0x3ff71547
 8007548:	f85ddf44 	.word	0xf85ddf44
 800754c:	3e54ae0b 	.word	0x3e54ae0b
 8007550:	55555555 	.word	0x55555555
 8007554:	3fd55555 	.word	0x3fd55555
 8007558:	652b82fe 	.word	0x652b82fe
 800755c:	3ff71547 	.word	0x3ff71547
 8007560:	00000000 	.word	0x00000000
 8007564:	bff00000 	.word	0xbff00000
 8007568:	8800759c 	.word	0x8800759c
 800756c:	7e37e43c 	.word	0x7e37e43c
 8007570:	3ff00000 	.word	0x3ff00000
 8007574:	3fd00000 	.word	0x3fd00000
 8007578:	3fe00000 	.word	0x3fe00000
 800757c:	408fffff 	.word	0x408fffff
 8007580:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8007584:	f04f 0200 	mov.w	r2, #0
 8007588:	da05      	bge.n	8007596 <__ieee754_pow+0x3de>
 800758a:	4bd3      	ldr	r3, [pc, #844]	; (80078d8 <__ieee754_pow+0x720>)
 800758c:	f7f9 f830 	bl	80005f0 <__aeabi_dmul>
 8007590:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8007594:	460c      	mov	r4, r1
 8007596:	1523      	asrs	r3, r4, #20
 8007598:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800759c:	4413      	add	r3, r2
 800759e:	9307      	str	r3, [sp, #28]
 80075a0:	4bce      	ldr	r3, [pc, #824]	; (80078dc <__ieee754_pow+0x724>)
 80075a2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80075a6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80075aa:	429c      	cmp	r4, r3
 80075ac:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80075b0:	dd08      	ble.n	80075c4 <__ieee754_pow+0x40c>
 80075b2:	4bcb      	ldr	r3, [pc, #812]	; (80078e0 <__ieee754_pow+0x728>)
 80075b4:	429c      	cmp	r4, r3
 80075b6:	f340 815e 	ble.w	8007876 <__ieee754_pow+0x6be>
 80075ba:	9b07      	ldr	r3, [sp, #28]
 80075bc:	3301      	adds	r3, #1
 80075be:	9307      	str	r3, [sp, #28]
 80075c0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80075c4:	f04f 0a00 	mov.w	sl, #0
 80075c8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80075cc:	930c      	str	r3, [sp, #48]	; 0x30
 80075ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075d0:	4bc4      	ldr	r3, [pc, #784]	; (80078e4 <__ieee754_pow+0x72c>)
 80075d2:	4413      	add	r3, r2
 80075d4:	ed93 7b00 	vldr	d7, [r3]
 80075d8:	4629      	mov	r1, r5
 80075da:	ec53 2b17 	vmov	r2, r3, d7
 80075de:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80075e2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80075e6:	f7f8 fe4f 	bl	8000288 <__aeabi_dsub>
 80075ea:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80075ee:	4606      	mov	r6, r0
 80075f0:	460f      	mov	r7, r1
 80075f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80075f6:	f7f8 fe49 	bl	800028c <__adddf3>
 80075fa:	4602      	mov	r2, r0
 80075fc:	460b      	mov	r3, r1
 80075fe:	2000      	movs	r0, #0
 8007600:	49b9      	ldr	r1, [pc, #740]	; (80078e8 <__ieee754_pow+0x730>)
 8007602:	f7f9 f91f 	bl	8000844 <__aeabi_ddiv>
 8007606:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800760a:	4602      	mov	r2, r0
 800760c:	460b      	mov	r3, r1
 800760e:	4630      	mov	r0, r6
 8007610:	4639      	mov	r1, r7
 8007612:	f7f8 ffed 	bl	80005f0 <__aeabi_dmul>
 8007616:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800761a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800761e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007622:	2300      	movs	r3, #0
 8007624:	9302      	str	r3, [sp, #8]
 8007626:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800762a:	106d      	asrs	r5, r5, #1
 800762c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007630:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8007634:	2200      	movs	r2, #0
 8007636:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800763a:	4640      	mov	r0, r8
 800763c:	4649      	mov	r1, r9
 800763e:	4614      	mov	r4, r2
 8007640:	461d      	mov	r5, r3
 8007642:	f7f8 ffd5 	bl	80005f0 <__aeabi_dmul>
 8007646:	4602      	mov	r2, r0
 8007648:	460b      	mov	r3, r1
 800764a:	4630      	mov	r0, r6
 800764c:	4639      	mov	r1, r7
 800764e:	f7f8 fe1b 	bl	8000288 <__aeabi_dsub>
 8007652:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007656:	4606      	mov	r6, r0
 8007658:	460f      	mov	r7, r1
 800765a:	4620      	mov	r0, r4
 800765c:	4629      	mov	r1, r5
 800765e:	f7f8 fe13 	bl	8000288 <__aeabi_dsub>
 8007662:	4602      	mov	r2, r0
 8007664:	460b      	mov	r3, r1
 8007666:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800766a:	f7f8 fe0d 	bl	8000288 <__aeabi_dsub>
 800766e:	4642      	mov	r2, r8
 8007670:	464b      	mov	r3, r9
 8007672:	f7f8 ffbd 	bl	80005f0 <__aeabi_dmul>
 8007676:	4602      	mov	r2, r0
 8007678:	460b      	mov	r3, r1
 800767a:	4630      	mov	r0, r6
 800767c:	4639      	mov	r1, r7
 800767e:	f7f8 fe03 	bl	8000288 <__aeabi_dsub>
 8007682:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007686:	f7f8 ffb3 	bl	80005f0 <__aeabi_dmul>
 800768a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800768e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007692:	4610      	mov	r0, r2
 8007694:	4619      	mov	r1, r3
 8007696:	f7f8 ffab 	bl	80005f0 <__aeabi_dmul>
 800769a:	a37b      	add	r3, pc, #492	; (adr r3, 8007888 <__ieee754_pow+0x6d0>)
 800769c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a0:	4604      	mov	r4, r0
 80076a2:	460d      	mov	r5, r1
 80076a4:	f7f8 ffa4 	bl	80005f0 <__aeabi_dmul>
 80076a8:	a379      	add	r3, pc, #484	; (adr r3, 8007890 <__ieee754_pow+0x6d8>)
 80076aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ae:	f7f8 fded 	bl	800028c <__adddf3>
 80076b2:	4622      	mov	r2, r4
 80076b4:	462b      	mov	r3, r5
 80076b6:	f7f8 ff9b 	bl	80005f0 <__aeabi_dmul>
 80076ba:	a377      	add	r3, pc, #476	; (adr r3, 8007898 <__ieee754_pow+0x6e0>)
 80076bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c0:	f7f8 fde4 	bl	800028c <__adddf3>
 80076c4:	4622      	mov	r2, r4
 80076c6:	462b      	mov	r3, r5
 80076c8:	f7f8 ff92 	bl	80005f0 <__aeabi_dmul>
 80076cc:	a374      	add	r3, pc, #464	; (adr r3, 80078a0 <__ieee754_pow+0x6e8>)
 80076ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d2:	f7f8 fddb 	bl	800028c <__adddf3>
 80076d6:	4622      	mov	r2, r4
 80076d8:	462b      	mov	r3, r5
 80076da:	f7f8 ff89 	bl	80005f0 <__aeabi_dmul>
 80076de:	a372      	add	r3, pc, #456	; (adr r3, 80078a8 <__ieee754_pow+0x6f0>)
 80076e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e4:	f7f8 fdd2 	bl	800028c <__adddf3>
 80076e8:	4622      	mov	r2, r4
 80076ea:	462b      	mov	r3, r5
 80076ec:	f7f8 ff80 	bl	80005f0 <__aeabi_dmul>
 80076f0:	a36f      	add	r3, pc, #444	; (adr r3, 80078b0 <__ieee754_pow+0x6f8>)
 80076f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f6:	f7f8 fdc9 	bl	800028c <__adddf3>
 80076fa:	4622      	mov	r2, r4
 80076fc:	4606      	mov	r6, r0
 80076fe:	460f      	mov	r7, r1
 8007700:	462b      	mov	r3, r5
 8007702:	4620      	mov	r0, r4
 8007704:	4629      	mov	r1, r5
 8007706:	f7f8 ff73 	bl	80005f0 <__aeabi_dmul>
 800770a:	4602      	mov	r2, r0
 800770c:	460b      	mov	r3, r1
 800770e:	4630      	mov	r0, r6
 8007710:	4639      	mov	r1, r7
 8007712:	f7f8 ff6d 	bl	80005f0 <__aeabi_dmul>
 8007716:	4642      	mov	r2, r8
 8007718:	4604      	mov	r4, r0
 800771a:	460d      	mov	r5, r1
 800771c:	464b      	mov	r3, r9
 800771e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007722:	f7f8 fdb3 	bl	800028c <__adddf3>
 8007726:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800772a:	f7f8 ff61 	bl	80005f0 <__aeabi_dmul>
 800772e:	4622      	mov	r2, r4
 8007730:	462b      	mov	r3, r5
 8007732:	f7f8 fdab 	bl	800028c <__adddf3>
 8007736:	4642      	mov	r2, r8
 8007738:	4606      	mov	r6, r0
 800773a:	460f      	mov	r7, r1
 800773c:	464b      	mov	r3, r9
 800773e:	4640      	mov	r0, r8
 8007740:	4649      	mov	r1, r9
 8007742:	f7f8 ff55 	bl	80005f0 <__aeabi_dmul>
 8007746:	2200      	movs	r2, #0
 8007748:	4b68      	ldr	r3, [pc, #416]	; (80078ec <__ieee754_pow+0x734>)
 800774a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800774e:	f7f8 fd9d 	bl	800028c <__adddf3>
 8007752:	4632      	mov	r2, r6
 8007754:	463b      	mov	r3, r7
 8007756:	f7f8 fd99 	bl	800028c <__adddf3>
 800775a:	9802      	ldr	r0, [sp, #8]
 800775c:	460d      	mov	r5, r1
 800775e:	4604      	mov	r4, r0
 8007760:	4602      	mov	r2, r0
 8007762:	460b      	mov	r3, r1
 8007764:	4640      	mov	r0, r8
 8007766:	4649      	mov	r1, r9
 8007768:	f7f8 ff42 	bl	80005f0 <__aeabi_dmul>
 800776c:	2200      	movs	r2, #0
 800776e:	4680      	mov	r8, r0
 8007770:	4689      	mov	r9, r1
 8007772:	4b5e      	ldr	r3, [pc, #376]	; (80078ec <__ieee754_pow+0x734>)
 8007774:	4620      	mov	r0, r4
 8007776:	4629      	mov	r1, r5
 8007778:	f7f8 fd86 	bl	8000288 <__aeabi_dsub>
 800777c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007780:	f7f8 fd82 	bl	8000288 <__aeabi_dsub>
 8007784:	4602      	mov	r2, r0
 8007786:	460b      	mov	r3, r1
 8007788:	4630      	mov	r0, r6
 800778a:	4639      	mov	r1, r7
 800778c:	f7f8 fd7c 	bl	8000288 <__aeabi_dsub>
 8007790:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007794:	f7f8 ff2c 	bl	80005f0 <__aeabi_dmul>
 8007798:	4622      	mov	r2, r4
 800779a:	4606      	mov	r6, r0
 800779c:	460f      	mov	r7, r1
 800779e:	462b      	mov	r3, r5
 80077a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80077a4:	f7f8 ff24 	bl	80005f0 <__aeabi_dmul>
 80077a8:	4602      	mov	r2, r0
 80077aa:	460b      	mov	r3, r1
 80077ac:	4630      	mov	r0, r6
 80077ae:	4639      	mov	r1, r7
 80077b0:	f7f8 fd6c 	bl	800028c <__adddf3>
 80077b4:	4606      	mov	r6, r0
 80077b6:	460f      	mov	r7, r1
 80077b8:	4602      	mov	r2, r0
 80077ba:	460b      	mov	r3, r1
 80077bc:	4640      	mov	r0, r8
 80077be:	4649      	mov	r1, r9
 80077c0:	f7f8 fd64 	bl	800028c <__adddf3>
 80077c4:	9802      	ldr	r0, [sp, #8]
 80077c6:	a33c      	add	r3, pc, #240	; (adr r3, 80078b8 <__ieee754_pow+0x700>)
 80077c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077cc:	4604      	mov	r4, r0
 80077ce:	460d      	mov	r5, r1
 80077d0:	f7f8 ff0e 	bl	80005f0 <__aeabi_dmul>
 80077d4:	4642      	mov	r2, r8
 80077d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80077da:	464b      	mov	r3, r9
 80077dc:	4620      	mov	r0, r4
 80077de:	4629      	mov	r1, r5
 80077e0:	f7f8 fd52 	bl	8000288 <__aeabi_dsub>
 80077e4:	4602      	mov	r2, r0
 80077e6:	460b      	mov	r3, r1
 80077e8:	4630      	mov	r0, r6
 80077ea:	4639      	mov	r1, r7
 80077ec:	f7f8 fd4c 	bl	8000288 <__aeabi_dsub>
 80077f0:	a333      	add	r3, pc, #204	; (adr r3, 80078c0 <__ieee754_pow+0x708>)
 80077f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f6:	f7f8 fefb 	bl	80005f0 <__aeabi_dmul>
 80077fa:	a333      	add	r3, pc, #204	; (adr r3, 80078c8 <__ieee754_pow+0x710>)
 80077fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007800:	4606      	mov	r6, r0
 8007802:	460f      	mov	r7, r1
 8007804:	4620      	mov	r0, r4
 8007806:	4629      	mov	r1, r5
 8007808:	f7f8 fef2 	bl	80005f0 <__aeabi_dmul>
 800780c:	4602      	mov	r2, r0
 800780e:	460b      	mov	r3, r1
 8007810:	4630      	mov	r0, r6
 8007812:	4639      	mov	r1, r7
 8007814:	f7f8 fd3a 	bl	800028c <__adddf3>
 8007818:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800781a:	4b35      	ldr	r3, [pc, #212]	; (80078f0 <__ieee754_pow+0x738>)
 800781c:	4413      	add	r3, r2
 800781e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007822:	f7f8 fd33 	bl	800028c <__adddf3>
 8007826:	4604      	mov	r4, r0
 8007828:	9807      	ldr	r0, [sp, #28]
 800782a:	460d      	mov	r5, r1
 800782c:	f7f8 fe7a 	bl	8000524 <__aeabi_i2d>
 8007830:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007832:	4b30      	ldr	r3, [pc, #192]	; (80078f4 <__ieee754_pow+0x73c>)
 8007834:	4413      	add	r3, r2
 8007836:	e9d3 8900 	ldrd	r8, r9, [r3]
 800783a:	4606      	mov	r6, r0
 800783c:	460f      	mov	r7, r1
 800783e:	4622      	mov	r2, r4
 8007840:	462b      	mov	r3, r5
 8007842:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007846:	f7f8 fd21 	bl	800028c <__adddf3>
 800784a:	4642      	mov	r2, r8
 800784c:	464b      	mov	r3, r9
 800784e:	f7f8 fd1d 	bl	800028c <__adddf3>
 8007852:	4632      	mov	r2, r6
 8007854:	463b      	mov	r3, r7
 8007856:	f7f8 fd19 	bl	800028c <__adddf3>
 800785a:	9802      	ldr	r0, [sp, #8]
 800785c:	4632      	mov	r2, r6
 800785e:	463b      	mov	r3, r7
 8007860:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007864:	f7f8 fd10 	bl	8000288 <__aeabi_dsub>
 8007868:	4642      	mov	r2, r8
 800786a:	464b      	mov	r3, r9
 800786c:	f7f8 fd0c 	bl	8000288 <__aeabi_dsub>
 8007870:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007874:	e607      	b.n	8007486 <__ieee754_pow+0x2ce>
 8007876:	f04f 0a01 	mov.w	sl, #1
 800787a:	e6a5      	b.n	80075c8 <__ieee754_pow+0x410>
 800787c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80078d0 <__ieee754_pow+0x718>
 8007880:	e613      	b.n	80074aa <__ieee754_pow+0x2f2>
 8007882:	bf00      	nop
 8007884:	f3af 8000 	nop.w
 8007888:	4a454eef 	.word	0x4a454eef
 800788c:	3fca7e28 	.word	0x3fca7e28
 8007890:	93c9db65 	.word	0x93c9db65
 8007894:	3fcd864a 	.word	0x3fcd864a
 8007898:	a91d4101 	.word	0xa91d4101
 800789c:	3fd17460 	.word	0x3fd17460
 80078a0:	518f264d 	.word	0x518f264d
 80078a4:	3fd55555 	.word	0x3fd55555
 80078a8:	db6fabff 	.word	0xdb6fabff
 80078ac:	3fdb6db6 	.word	0x3fdb6db6
 80078b0:	33333303 	.word	0x33333303
 80078b4:	3fe33333 	.word	0x3fe33333
 80078b8:	e0000000 	.word	0xe0000000
 80078bc:	3feec709 	.word	0x3feec709
 80078c0:	dc3a03fd 	.word	0xdc3a03fd
 80078c4:	3feec709 	.word	0x3feec709
 80078c8:	145b01f5 	.word	0x145b01f5
 80078cc:	be3e2fe0 	.word	0xbe3e2fe0
 80078d0:	00000000 	.word	0x00000000
 80078d4:	3ff00000 	.word	0x3ff00000
 80078d8:	43400000 	.word	0x43400000
 80078dc:	0003988e 	.word	0x0003988e
 80078e0:	000bb679 	.word	0x000bb679
 80078e4:	0800ace0 	.word	0x0800ace0
 80078e8:	3ff00000 	.word	0x3ff00000
 80078ec:	40080000 	.word	0x40080000
 80078f0:	0800ad00 	.word	0x0800ad00
 80078f4:	0800acf0 	.word	0x0800acf0
 80078f8:	a3b6      	add	r3, pc, #728	; (adr r3, 8007bd4 <__ieee754_pow+0xa1c>)
 80078fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fe:	4640      	mov	r0, r8
 8007900:	4649      	mov	r1, r9
 8007902:	f7f8 fcc3 	bl	800028c <__adddf3>
 8007906:	4622      	mov	r2, r4
 8007908:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800790c:	462b      	mov	r3, r5
 800790e:	4630      	mov	r0, r6
 8007910:	4639      	mov	r1, r7
 8007912:	f7f8 fcb9 	bl	8000288 <__aeabi_dsub>
 8007916:	4602      	mov	r2, r0
 8007918:	460b      	mov	r3, r1
 800791a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800791e:	f7f9 f8f7 	bl	8000b10 <__aeabi_dcmpgt>
 8007922:	2800      	cmp	r0, #0
 8007924:	f47f adfe 	bne.w	8007524 <__ieee754_pow+0x36c>
 8007928:	4aa5      	ldr	r2, [pc, #660]	; (8007bc0 <__ieee754_pow+0xa08>)
 800792a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800792e:	4293      	cmp	r3, r2
 8007930:	f340 810c 	ble.w	8007b4c <__ieee754_pow+0x994>
 8007934:	151b      	asrs	r3, r3, #20
 8007936:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800793a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800793e:	fa4a f303 	asr.w	r3, sl, r3
 8007942:	445b      	add	r3, fp
 8007944:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007948:	4e9e      	ldr	r6, [pc, #632]	; (8007bc4 <__ieee754_pow+0xa0c>)
 800794a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800794e:	4116      	asrs	r6, r2
 8007950:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8007954:	2000      	movs	r0, #0
 8007956:	ea23 0106 	bic.w	r1, r3, r6
 800795a:	f1c2 0214 	rsb	r2, r2, #20
 800795e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007962:	fa4a fa02 	asr.w	sl, sl, r2
 8007966:	f1bb 0f00 	cmp.w	fp, #0
 800796a:	4602      	mov	r2, r0
 800796c:	460b      	mov	r3, r1
 800796e:	4620      	mov	r0, r4
 8007970:	4629      	mov	r1, r5
 8007972:	bfb8      	it	lt
 8007974:	f1ca 0a00 	rsblt	sl, sl, #0
 8007978:	f7f8 fc86 	bl	8000288 <__aeabi_dsub>
 800797c:	e9cd 0100 	strd	r0, r1, [sp]
 8007980:	4642      	mov	r2, r8
 8007982:	464b      	mov	r3, r9
 8007984:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007988:	f7f8 fc80 	bl	800028c <__adddf3>
 800798c:	2000      	movs	r0, #0
 800798e:	a37a      	add	r3, pc, #488	; (adr r3, 8007b78 <__ieee754_pow+0x9c0>)
 8007990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007994:	4604      	mov	r4, r0
 8007996:	460d      	mov	r5, r1
 8007998:	f7f8 fe2a 	bl	80005f0 <__aeabi_dmul>
 800799c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079a0:	4606      	mov	r6, r0
 80079a2:	460f      	mov	r7, r1
 80079a4:	4620      	mov	r0, r4
 80079a6:	4629      	mov	r1, r5
 80079a8:	f7f8 fc6e 	bl	8000288 <__aeabi_dsub>
 80079ac:	4602      	mov	r2, r0
 80079ae:	460b      	mov	r3, r1
 80079b0:	4640      	mov	r0, r8
 80079b2:	4649      	mov	r1, r9
 80079b4:	f7f8 fc68 	bl	8000288 <__aeabi_dsub>
 80079b8:	a371      	add	r3, pc, #452	; (adr r3, 8007b80 <__ieee754_pow+0x9c8>)
 80079ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079be:	f7f8 fe17 	bl	80005f0 <__aeabi_dmul>
 80079c2:	a371      	add	r3, pc, #452	; (adr r3, 8007b88 <__ieee754_pow+0x9d0>)
 80079c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c8:	4680      	mov	r8, r0
 80079ca:	4689      	mov	r9, r1
 80079cc:	4620      	mov	r0, r4
 80079ce:	4629      	mov	r1, r5
 80079d0:	f7f8 fe0e 	bl	80005f0 <__aeabi_dmul>
 80079d4:	4602      	mov	r2, r0
 80079d6:	460b      	mov	r3, r1
 80079d8:	4640      	mov	r0, r8
 80079da:	4649      	mov	r1, r9
 80079dc:	f7f8 fc56 	bl	800028c <__adddf3>
 80079e0:	4604      	mov	r4, r0
 80079e2:	460d      	mov	r5, r1
 80079e4:	4602      	mov	r2, r0
 80079e6:	460b      	mov	r3, r1
 80079e8:	4630      	mov	r0, r6
 80079ea:	4639      	mov	r1, r7
 80079ec:	f7f8 fc4e 	bl	800028c <__adddf3>
 80079f0:	4632      	mov	r2, r6
 80079f2:	463b      	mov	r3, r7
 80079f4:	4680      	mov	r8, r0
 80079f6:	4689      	mov	r9, r1
 80079f8:	f7f8 fc46 	bl	8000288 <__aeabi_dsub>
 80079fc:	4602      	mov	r2, r0
 80079fe:	460b      	mov	r3, r1
 8007a00:	4620      	mov	r0, r4
 8007a02:	4629      	mov	r1, r5
 8007a04:	f7f8 fc40 	bl	8000288 <__aeabi_dsub>
 8007a08:	4642      	mov	r2, r8
 8007a0a:	4606      	mov	r6, r0
 8007a0c:	460f      	mov	r7, r1
 8007a0e:	464b      	mov	r3, r9
 8007a10:	4640      	mov	r0, r8
 8007a12:	4649      	mov	r1, r9
 8007a14:	f7f8 fdec 	bl	80005f0 <__aeabi_dmul>
 8007a18:	a35d      	add	r3, pc, #372	; (adr r3, 8007b90 <__ieee754_pow+0x9d8>)
 8007a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1e:	4604      	mov	r4, r0
 8007a20:	460d      	mov	r5, r1
 8007a22:	f7f8 fde5 	bl	80005f0 <__aeabi_dmul>
 8007a26:	a35c      	add	r3, pc, #368	; (adr r3, 8007b98 <__ieee754_pow+0x9e0>)
 8007a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2c:	f7f8 fc2c 	bl	8000288 <__aeabi_dsub>
 8007a30:	4622      	mov	r2, r4
 8007a32:	462b      	mov	r3, r5
 8007a34:	f7f8 fddc 	bl	80005f0 <__aeabi_dmul>
 8007a38:	a359      	add	r3, pc, #356	; (adr r3, 8007ba0 <__ieee754_pow+0x9e8>)
 8007a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3e:	f7f8 fc25 	bl	800028c <__adddf3>
 8007a42:	4622      	mov	r2, r4
 8007a44:	462b      	mov	r3, r5
 8007a46:	f7f8 fdd3 	bl	80005f0 <__aeabi_dmul>
 8007a4a:	a357      	add	r3, pc, #348	; (adr r3, 8007ba8 <__ieee754_pow+0x9f0>)
 8007a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a50:	f7f8 fc1a 	bl	8000288 <__aeabi_dsub>
 8007a54:	4622      	mov	r2, r4
 8007a56:	462b      	mov	r3, r5
 8007a58:	f7f8 fdca 	bl	80005f0 <__aeabi_dmul>
 8007a5c:	a354      	add	r3, pc, #336	; (adr r3, 8007bb0 <__ieee754_pow+0x9f8>)
 8007a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a62:	f7f8 fc13 	bl	800028c <__adddf3>
 8007a66:	4622      	mov	r2, r4
 8007a68:	462b      	mov	r3, r5
 8007a6a:	f7f8 fdc1 	bl	80005f0 <__aeabi_dmul>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	460b      	mov	r3, r1
 8007a72:	4640      	mov	r0, r8
 8007a74:	4649      	mov	r1, r9
 8007a76:	f7f8 fc07 	bl	8000288 <__aeabi_dsub>
 8007a7a:	4604      	mov	r4, r0
 8007a7c:	460d      	mov	r5, r1
 8007a7e:	4602      	mov	r2, r0
 8007a80:	460b      	mov	r3, r1
 8007a82:	4640      	mov	r0, r8
 8007a84:	4649      	mov	r1, r9
 8007a86:	f7f8 fdb3 	bl	80005f0 <__aeabi_dmul>
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	e9cd 0100 	strd	r0, r1, [sp]
 8007a90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007a94:	4620      	mov	r0, r4
 8007a96:	4629      	mov	r1, r5
 8007a98:	f7f8 fbf6 	bl	8000288 <__aeabi_dsub>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	460b      	mov	r3, r1
 8007aa0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007aa4:	f7f8 fece 	bl	8000844 <__aeabi_ddiv>
 8007aa8:	4632      	mov	r2, r6
 8007aaa:	4604      	mov	r4, r0
 8007aac:	460d      	mov	r5, r1
 8007aae:	463b      	mov	r3, r7
 8007ab0:	4640      	mov	r0, r8
 8007ab2:	4649      	mov	r1, r9
 8007ab4:	f7f8 fd9c 	bl	80005f0 <__aeabi_dmul>
 8007ab8:	4632      	mov	r2, r6
 8007aba:	463b      	mov	r3, r7
 8007abc:	f7f8 fbe6 	bl	800028c <__adddf3>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	460b      	mov	r3, r1
 8007ac4:	4620      	mov	r0, r4
 8007ac6:	4629      	mov	r1, r5
 8007ac8:	f7f8 fbde 	bl	8000288 <__aeabi_dsub>
 8007acc:	4642      	mov	r2, r8
 8007ace:	464b      	mov	r3, r9
 8007ad0:	f7f8 fbda 	bl	8000288 <__aeabi_dsub>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	2000      	movs	r0, #0
 8007ada:	493b      	ldr	r1, [pc, #236]	; (8007bc8 <__ieee754_pow+0xa10>)
 8007adc:	f7f8 fbd4 	bl	8000288 <__aeabi_dsub>
 8007ae0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8007ae4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8007ae8:	4602      	mov	r2, r0
 8007aea:	460b      	mov	r3, r1
 8007aec:	da31      	bge.n	8007b52 <__ieee754_pow+0x99a>
 8007aee:	4650      	mov	r0, sl
 8007af0:	ec43 2b10 	vmov	d0, r2, r3
 8007af4:	f000 f9c4 	bl	8007e80 <scalbn>
 8007af8:	ec51 0b10 	vmov	r0, r1, d0
 8007afc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b00:	f7ff bbf1 	b.w	80072e6 <__ieee754_pow+0x12e>
 8007b04:	4b31      	ldr	r3, [pc, #196]	; (8007bcc <__ieee754_pow+0xa14>)
 8007b06:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007b0a:	429e      	cmp	r6, r3
 8007b0c:	f77f af0c 	ble.w	8007928 <__ieee754_pow+0x770>
 8007b10:	4b2f      	ldr	r3, [pc, #188]	; (8007bd0 <__ieee754_pow+0xa18>)
 8007b12:	440b      	add	r3, r1
 8007b14:	4303      	orrs	r3, r0
 8007b16:	d00b      	beq.n	8007b30 <__ieee754_pow+0x978>
 8007b18:	a327      	add	r3, pc, #156	; (adr r3, 8007bb8 <__ieee754_pow+0xa00>)
 8007b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b22:	f7f8 fd65 	bl	80005f0 <__aeabi_dmul>
 8007b26:	a324      	add	r3, pc, #144	; (adr r3, 8007bb8 <__ieee754_pow+0xa00>)
 8007b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b2c:	f7ff bbdb 	b.w	80072e6 <__ieee754_pow+0x12e>
 8007b30:	4622      	mov	r2, r4
 8007b32:	462b      	mov	r3, r5
 8007b34:	f7f8 fba8 	bl	8000288 <__aeabi_dsub>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	4640      	mov	r0, r8
 8007b3e:	4649      	mov	r1, r9
 8007b40:	f7f8 ffd2 	bl	8000ae8 <__aeabi_dcmple>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	f43f aeef 	beq.w	8007928 <__ieee754_pow+0x770>
 8007b4a:	e7e5      	b.n	8007b18 <__ieee754_pow+0x960>
 8007b4c:	f04f 0a00 	mov.w	sl, #0
 8007b50:	e716      	b.n	8007980 <__ieee754_pow+0x7c8>
 8007b52:	4621      	mov	r1, r4
 8007b54:	e7d2      	b.n	8007afc <__ieee754_pow+0x944>
 8007b56:	2000      	movs	r0, #0
 8007b58:	491b      	ldr	r1, [pc, #108]	; (8007bc8 <__ieee754_pow+0xa10>)
 8007b5a:	f7ff bb8d 	b.w	8007278 <__ieee754_pow+0xc0>
 8007b5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b62:	f7ff bb89 	b.w	8007278 <__ieee754_pow+0xc0>
 8007b66:	4630      	mov	r0, r6
 8007b68:	4639      	mov	r1, r7
 8007b6a:	f7ff bb85 	b.w	8007278 <__ieee754_pow+0xc0>
 8007b6e:	4693      	mov	fp, r2
 8007b70:	f7ff bb96 	b.w	80072a0 <__ieee754_pow+0xe8>
 8007b74:	f3af 8000 	nop.w
 8007b78:	00000000 	.word	0x00000000
 8007b7c:	3fe62e43 	.word	0x3fe62e43
 8007b80:	fefa39ef 	.word	0xfefa39ef
 8007b84:	3fe62e42 	.word	0x3fe62e42
 8007b88:	0ca86c39 	.word	0x0ca86c39
 8007b8c:	be205c61 	.word	0xbe205c61
 8007b90:	72bea4d0 	.word	0x72bea4d0
 8007b94:	3e663769 	.word	0x3e663769
 8007b98:	c5d26bf1 	.word	0xc5d26bf1
 8007b9c:	3ebbbd41 	.word	0x3ebbbd41
 8007ba0:	af25de2c 	.word	0xaf25de2c
 8007ba4:	3f11566a 	.word	0x3f11566a
 8007ba8:	16bebd93 	.word	0x16bebd93
 8007bac:	3f66c16c 	.word	0x3f66c16c
 8007bb0:	5555553e 	.word	0x5555553e
 8007bb4:	3fc55555 	.word	0x3fc55555
 8007bb8:	c2f8f359 	.word	0xc2f8f359
 8007bbc:	01a56e1f 	.word	0x01a56e1f
 8007bc0:	3fe00000 	.word	0x3fe00000
 8007bc4:	000fffff 	.word	0x000fffff
 8007bc8:	3ff00000 	.word	0x3ff00000
 8007bcc:	4090cbff 	.word	0x4090cbff
 8007bd0:	3f6f3400 	.word	0x3f6f3400
 8007bd4:	652b82fe 	.word	0x652b82fe
 8007bd8:	3c971547 	.word	0x3c971547

08007bdc <__ieee754_sqrt>:
 8007bdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007be0:	ec55 4b10 	vmov	r4, r5, d0
 8007be4:	4e54      	ldr	r6, [pc, #336]	; (8007d38 <__ieee754_sqrt+0x15c>)
 8007be6:	43ae      	bics	r6, r5
 8007be8:	ee10 0a10 	vmov	r0, s0
 8007bec:	462b      	mov	r3, r5
 8007bee:	462a      	mov	r2, r5
 8007bf0:	4621      	mov	r1, r4
 8007bf2:	d113      	bne.n	8007c1c <__ieee754_sqrt+0x40>
 8007bf4:	ee10 2a10 	vmov	r2, s0
 8007bf8:	462b      	mov	r3, r5
 8007bfa:	ee10 0a10 	vmov	r0, s0
 8007bfe:	4629      	mov	r1, r5
 8007c00:	f7f8 fcf6 	bl	80005f0 <__aeabi_dmul>
 8007c04:	4602      	mov	r2, r0
 8007c06:	460b      	mov	r3, r1
 8007c08:	4620      	mov	r0, r4
 8007c0a:	4629      	mov	r1, r5
 8007c0c:	f7f8 fb3e 	bl	800028c <__adddf3>
 8007c10:	4604      	mov	r4, r0
 8007c12:	460d      	mov	r5, r1
 8007c14:	ec45 4b10 	vmov	d0, r4, r5
 8007c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c1c:	2d00      	cmp	r5, #0
 8007c1e:	dc10      	bgt.n	8007c42 <__ieee754_sqrt+0x66>
 8007c20:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007c24:	4330      	orrs	r0, r6
 8007c26:	d0f5      	beq.n	8007c14 <__ieee754_sqrt+0x38>
 8007c28:	b15d      	cbz	r5, 8007c42 <__ieee754_sqrt+0x66>
 8007c2a:	ee10 2a10 	vmov	r2, s0
 8007c2e:	462b      	mov	r3, r5
 8007c30:	4620      	mov	r0, r4
 8007c32:	4629      	mov	r1, r5
 8007c34:	f7f8 fb28 	bl	8000288 <__aeabi_dsub>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	460b      	mov	r3, r1
 8007c3c:	f7f8 fe02 	bl	8000844 <__aeabi_ddiv>
 8007c40:	e7e6      	b.n	8007c10 <__ieee754_sqrt+0x34>
 8007c42:	151b      	asrs	r3, r3, #20
 8007c44:	d10c      	bne.n	8007c60 <__ieee754_sqrt+0x84>
 8007c46:	2a00      	cmp	r2, #0
 8007c48:	d06d      	beq.n	8007d26 <__ieee754_sqrt+0x14a>
 8007c4a:	2000      	movs	r0, #0
 8007c4c:	02d6      	lsls	r6, r2, #11
 8007c4e:	d56e      	bpl.n	8007d2e <__ieee754_sqrt+0x152>
 8007c50:	1e44      	subs	r4, r0, #1
 8007c52:	1b1b      	subs	r3, r3, r4
 8007c54:	f1c0 0420 	rsb	r4, r0, #32
 8007c58:	fa21 f404 	lsr.w	r4, r1, r4
 8007c5c:	4322      	orrs	r2, r4
 8007c5e:	4081      	lsls	r1, r0
 8007c60:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007c64:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8007c68:	07dd      	lsls	r5, r3, #31
 8007c6a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007c6e:	bf42      	ittt	mi
 8007c70:	0052      	lslmi	r2, r2, #1
 8007c72:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8007c76:	0049      	lslmi	r1, r1, #1
 8007c78:	1058      	asrs	r0, r3, #1
 8007c7a:	2500      	movs	r5, #0
 8007c7c:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8007c80:	441a      	add	r2, r3
 8007c82:	0049      	lsls	r1, r1, #1
 8007c84:	2316      	movs	r3, #22
 8007c86:	462c      	mov	r4, r5
 8007c88:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8007c8c:	19a7      	adds	r7, r4, r6
 8007c8e:	4297      	cmp	r7, r2
 8007c90:	bfde      	ittt	le
 8007c92:	1bd2      	suble	r2, r2, r7
 8007c94:	19bc      	addle	r4, r7, r6
 8007c96:	19ad      	addle	r5, r5, r6
 8007c98:	0052      	lsls	r2, r2, #1
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8007ca0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007ca4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007ca8:	d1f0      	bne.n	8007c8c <__ieee754_sqrt+0xb0>
 8007caa:	f04f 0e20 	mov.w	lr, #32
 8007cae:	469c      	mov	ip, r3
 8007cb0:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007cb4:	42a2      	cmp	r2, r4
 8007cb6:	eb06 070c 	add.w	r7, r6, ip
 8007cba:	dc02      	bgt.n	8007cc2 <__ieee754_sqrt+0xe6>
 8007cbc:	d112      	bne.n	8007ce4 <__ieee754_sqrt+0x108>
 8007cbe:	428f      	cmp	r7, r1
 8007cc0:	d810      	bhi.n	8007ce4 <__ieee754_sqrt+0x108>
 8007cc2:	2f00      	cmp	r7, #0
 8007cc4:	eb07 0c06 	add.w	ip, r7, r6
 8007cc8:	da34      	bge.n	8007d34 <__ieee754_sqrt+0x158>
 8007cca:	f1bc 0f00 	cmp.w	ip, #0
 8007cce:	db31      	blt.n	8007d34 <__ieee754_sqrt+0x158>
 8007cd0:	f104 0801 	add.w	r8, r4, #1
 8007cd4:	1b12      	subs	r2, r2, r4
 8007cd6:	428f      	cmp	r7, r1
 8007cd8:	bf88      	it	hi
 8007cda:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8007cde:	1bc9      	subs	r1, r1, r7
 8007ce0:	4433      	add	r3, r6
 8007ce2:	4644      	mov	r4, r8
 8007ce4:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8007ce8:	f1be 0e01 	subs.w	lr, lr, #1
 8007cec:	443a      	add	r2, r7
 8007cee:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007cf2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007cf6:	d1dd      	bne.n	8007cb4 <__ieee754_sqrt+0xd8>
 8007cf8:	430a      	orrs	r2, r1
 8007cfa:	d006      	beq.n	8007d0a <__ieee754_sqrt+0x12e>
 8007cfc:	1c5c      	adds	r4, r3, #1
 8007cfe:	bf13      	iteet	ne
 8007d00:	3301      	addne	r3, #1
 8007d02:	3501      	addeq	r5, #1
 8007d04:	4673      	moveq	r3, lr
 8007d06:	f023 0301 	bicne.w	r3, r3, #1
 8007d0a:	106a      	asrs	r2, r5, #1
 8007d0c:	085b      	lsrs	r3, r3, #1
 8007d0e:	07e9      	lsls	r1, r5, #31
 8007d10:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007d14:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007d18:	bf48      	it	mi
 8007d1a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007d1e:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8007d22:	461c      	mov	r4, r3
 8007d24:	e776      	b.n	8007c14 <__ieee754_sqrt+0x38>
 8007d26:	0aca      	lsrs	r2, r1, #11
 8007d28:	3b15      	subs	r3, #21
 8007d2a:	0549      	lsls	r1, r1, #21
 8007d2c:	e78b      	b.n	8007c46 <__ieee754_sqrt+0x6a>
 8007d2e:	0052      	lsls	r2, r2, #1
 8007d30:	3001      	adds	r0, #1
 8007d32:	e78b      	b.n	8007c4c <__ieee754_sqrt+0x70>
 8007d34:	46a0      	mov	r8, r4
 8007d36:	e7cd      	b.n	8007cd4 <__ieee754_sqrt+0xf8>
 8007d38:	7ff00000 	.word	0x7ff00000

08007d3c <fabs>:
 8007d3c:	ec53 2b10 	vmov	r2, r3, d0
 8007d40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d44:	ec43 2b10 	vmov	d0, r2, r3
 8007d48:	4770      	bx	lr

08007d4a <finite>:
 8007d4a:	ee10 3a90 	vmov	r3, s1
 8007d4e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8007d52:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8007d56:	0fc0      	lsrs	r0, r0, #31
 8007d58:	4770      	bx	lr

08007d5a <matherr>:
 8007d5a:	2000      	movs	r0, #0
 8007d5c:	4770      	bx	lr
	...

08007d60 <nan>:
 8007d60:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007d68 <nan+0x8>
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop
 8007d68:	00000000 	.word	0x00000000
 8007d6c:	7ff80000 	.word	0x7ff80000

08007d70 <rint>:
 8007d70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d72:	ec51 0b10 	vmov	r0, r1, d0
 8007d76:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8007d7a:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 8007d7e:	2e13      	cmp	r6, #19
 8007d80:	ee10 7a10 	vmov	r7, s0
 8007d84:	460b      	mov	r3, r1
 8007d86:	4602      	mov	r2, r0
 8007d88:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8007d8c:	dc58      	bgt.n	8007e40 <rint+0xd0>
 8007d8e:	2e00      	cmp	r6, #0
 8007d90:	da2b      	bge.n	8007dea <rint+0x7a>
 8007d92:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8007d96:	4302      	orrs	r2, r0
 8007d98:	d023      	beq.n	8007de2 <rint+0x72>
 8007d9a:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8007d9e:	4302      	orrs	r2, r0
 8007da0:	4251      	negs	r1, r2
 8007da2:	4311      	orrs	r1, r2
 8007da4:	0b09      	lsrs	r1, r1, #12
 8007da6:	0c5b      	lsrs	r3, r3, #17
 8007da8:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 8007dac:	045b      	lsls	r3, r3, #17
 8007dae:	ea41 0703 	orr.w	r7, r1, r3
 8007db2:	4b31      	ldr	r3, [pc, #196]	; (8007e78 <rint+0x108>)
 8007db4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007db8:	4639      	mov	r1, r7
 8007dba:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007dbe:	ee10 0a10 	vmov	r0, s0
 8007dc2:	4632      	mov	r2, r6
 8007dc4:	463b      	mov	r3, r7
 8007dc6:	f7f8 fa61 	bl	800028c <__adddf3>
 8007dca:	e9cd 0100 	strd	r0, r1, [sp]
 8007dce:	463b      	mov	r3, r7
 8007dd0:	4632      	mov	r2, r6
 8007dd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007dd6:	f7f8 fa57 	bl	8000288 <__aeabi_dsub>
 8007dda:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007dde:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 8007de2:	ec41 0b10 	vmov	d0, r0, r1
 8007de6:	b003      	add	sp, #12
 8007de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dea:	4c24      	ldr	r4, [pc, #144]	; (8007e7c <rint+0x10c>)
 8007dec:	4134      	asrs	r4, r6
 8007dee:	ea01 0704 	and.w	r7, r1, r4
 8007df2:	4307      	orrs	r7, r0
 8007df4:	d0f5      	beq.n	8007de2 <rint+0x72>
 8007df6:	0861      	lsrs	r1, r4, #1
 8007df8:	ea03 0001 	and.w	r0, r3, r1
 8007dfc:	4302      	orrs	r2, r0
 8007dfe:	d00b      	beq.n	8007e18 <rint+0xa8>
 8007e00:	ea23 0101 	bic.w	r1, r3, r1
 8007e04:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007e08:	2e13      	cmp	r6, #19
 8007e0a:	fa43 f306 	asr.w	r3, r3, r6
 8007e0e:	bf0c      	ite	eq
 8007e10:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8007e14:	2200      	movne	r2, #0
 8007e16:	430b      	orrs	r3, r1
 8007e18:	4619      	mov	r1, r3
 8007e1a:	4b17      	ldr	r3, [pc, #92]	; (8007e78 <rint+0x108>)
 8007e1c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007e20:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007e24:	4610      	mov	r0, r2
 8007e26:	462b      	mov	r3, r5
 8007e28:	4622      	mov	r2, r4
 8007e2a:	f7f8 fa2f 	bl	800028c <__adddf3>
 8007e2e:	e9cd 0100 	strd	r0, r1, [sp]
 8007e32:	4622      	mov	r2, r4
 8007e34:	462b      	mov	r3, r5
 8007e36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e3a:	f7f8 fa25 	bl	8000288 <__aeabi_dsub>
 8007e3e:	e7d0      	b.n	8007de2 <rint+0x72>
 8007e40:	2e33      	cmp	r6, #51	; 0x33
 8007e42:	dd08      	ble.n	8007e56 <rint+0xe6>
 8007e44:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007e48:	d1cb      	bne.n	8007de2 <rint+0x72>
 8007e4a:	ee10 2a10 	vmov	r2, s0
 8007e4e:	460b      	mov	r3, r1
 8007e50:	f7f8 fa1c 	bl	800028c <__adddf3>
 8007e54:	e7c5      	b.n	8007de2 <rint+0x72>
 8007e56:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8007e5a:	f04f 34ff 	mov.w	r4, #4294967295
 8007e5e:	40f4      	lsrs	r4, r6
 8007e60:	4220      	tst	r0, r4
 8007e62:	d0be      	beq.n	8007de2 <rint+0x72>
 8007e64:	0861      	lsrs	r1, r4, #1
 8007e66:	420f      	tst	r7, r1
 8007e68:	bf1f      	itttt	ne
 8007e6a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8007e6e:	ea27 0101 	bicne.w	r1, r7, r1
 8007e72:	4132      	asrne	r2, r6
 8007e74:	430a      	orrne	r2, r1
 8007e76:	e7cf      	b.n	8007e18 <rint+0xa8>
 8007e78:	0800ad10 	.word	0x0800ad10
 8007e7c:	000fffff 	.word	0x000fffff

08007e80 <scalbn>:
 8007e80:	b570      	push	{r4, r5, r6, lr}
 8007e82:	ec55 4b10 	vmov	r4, r5, d0
 8007e86:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007e8a:	4606      	mov	r6, r0
 8007e8c:	462b      	mov	r3, r5
 8007e8e:	b9b2      	cbnz	r2, 8007ebe <scalbn+0x3e>
 8007e90:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007e94:	4323      	orrs	r3, r4
 8007e96:	d03c      	beq.n	8007f12 <scalbn+0x92>
 8007e98:	2200      	movs	r2, #0
 8007e9a:	4b33      	ldr	r3, [pc, #204]	; (8007f68 <scalbn+0xe8>)
 8007e9c:	4629      	mov	r1, r5
 8007e9e:	ee10 0a10 	vmov	r0, s0
 8007ea2:	f7f8 fba5 	bl	80005f0 <__aeabi_dmul>
 8007ea6:	4a31      	ldr	r2, [pc, #196]	; (8007f6c <scalbn+0xec>)
 8007ea8:	4296      	cmp	r6, r2
 8007eaa:	4604      	mov	r4, r0
 8007eac:	460d      	mov	r5, r1
 8007eae:	460b      	mov	r3, r1
 8007eb0:	da13      	bge.n	8007eda <scalbn+0x5a>
 8007eb2:	a329      	add	r3, pc, #164	; (adr r3, 8007f58 <scalbn+0xd8>)
 8007eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb8:	f7f8 fb9a 	bl	80005f0 <__aeabi_dmul>
 8007ebc:	e00a      	b.n	8007ed4 <scalbn+0x54>
 8007ebe:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007ec2:	428a      	cmp	r2, r1
 8007ec4:	d10c      	bne.n	8007ee0 <scalbn+0x60>
 8007ec6:	ee10 2a10 	vmov	r2, s0
 8007eca:	462b      	mov	r3, r5
 8007ecc:	4620      	mov	r0, r4
 8007ece:	4629      	mov	r1, r5
 8007ed0:	f7f8 f9dc 	bl	800028c <__adddf3>
 8007ed4:	4604      	mov	r4, r0
 8007ed6:	460d      	mov	r5, r1
 8007ed8:	e01b      	b.n	8007f12 <scalbn+0x92>
 8007eda:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007ede:	3a36      	subs	r2, #54	; 0x36
 8007ee0:	4432      	add	r2, r6
 8007ee2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007ee6:	428a      	cmp	r2, r1
 8007ee8:	dd0b      	ble.n	8007f02 <scalbn+0x82>
 8007eea:	ec45 4b11 	vmov	d1, r4, r5
 8007eee:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8007f60 <scalbn+0xe0>
 8007ef2:	f000 f83f 	bl	8007f74 <copysign>
 8007ef6:	a31a      	add	r3, pc, #104	; (adr r3, 8007f60 <scalbn+0xe0>)
 8007ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efc:	ec51 0b10 	vmov	r0, r1, d0
 8007f00:	e7da      	b.n	8007eb8 <scalbn+0x38>
 8007f02:	2a00      	cmp	r2, #0
 8007f04:	dd08      	ble.n	8007f18 <scalbn+0x98>
 8007f06:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007f0a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007f0e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007f12:	ec45 4b10 	vmov	d0, r4, r5
 8007f16:	bd70      	pop	{r4, r5, r6, pc}
 8007f18:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007f1c:	da0d      	bge.n	8007f3a <scalbn+0xba>
 8007f1e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007f22:	429e      	cmp	r6, r3
 8007f24:	ec45 4b11 	vmov	d1, r4, r5
 8007f28:	dce1      	bgt.n	8007eee <scalbn+0x6e>
 8007f2a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8007f58 <scalbn+0xd8>
 8007f2e:	f000 f821 	bl	8007f74 <copysign>
 8007f32:	a309      	add	r3, pc, #36	; (adr r3, 8007f58 <scalbn+0xd8>)
 8007f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f38:	e7e0      	b.n	8007efc <scalbn+0x7c>
 8007f3a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007f3e:	3236      	adds	r2, #54	; 0x36
 8007f40:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007f44:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007f48:	4620      	mov	r0, r4
 8007f4a:	4629      	mov	r1, r5
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	4b08      	ldr	r3, [pc, #32]	; (8007f70 <scalbn+0xf0>)
 8007f50:	e7b2      	b.n	8007eb8 <scalbn+0x38>
 8007f52:	bf00      	nop
 8007f54:	f3af 8000 	nop.w
 8007f58:	c2f8f359 	.word	0xc2f8f359
 8007f5c:	01a56e1f 	.word	0x01a56e1f
 8007f60:	8800759c 	.word	0x8800759c
 8007f64:	7e37e43c 	.word	0x7e37e43c
 8007f68:	43500000 	.word	0x43500000
 8007f6c:	ffff3cb0 	.word	0xffff3cb0
 8007f70:	3c900000 	.word	0x3c900000

08007f74 <copysign>:
 8007f74:	ec53 2b10 	vmov	r2, r3, d0
 8007f78:	ee11 0a90 	vmov	r0, s3
 8007f7c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007f80:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007f84:	ea41 0300 	orr.w	r3, r1, r0
 8007f88:	ec43 2b10 	vmov	d0, r2, r3
 8007f8c:	4770      	bx	lr
	...

08007f90 <__errno>:
 8007f90:	4b01      	ldr	r3, [pc, #4]	; (8007f98 <__errno+0x8>)
 8007f92:	6818      	ldr	r0, [r3, #0]
 8007f94:	4770      	bx	lr
 8007f96:	bf00      	nop
 8007f98:	20000008 	.word	0x20000008

08007f9c <__libc_init_array>:
 8007f9c:	b570      	push	{r4, r5, r6, lr}
 8007f9e:	4e0d      	ldr	r6, [pc, #52]	; (8007fd4 <__libc_init_array+0x38>)
 8007fa0:	4c0d      	ldr	r4, [pc, #52]	; (8007fd8 <__libc_init_array+0x3c>)
 8007fa2:	1ba4      	subs	r4, r4, r6
 8007fa4:	10a4      	asrs	r4, r4, #2
 8007fa6:	2500      	movs	r5, #0
 8007fa8:	42a5      	cmp	r5, r4
 8007faa:	d109      	bne.n	8007fc0 <__libc_init_array+0x24>
 8007fac:	4e0b      	ldr	r6, [pc, #44]	; (8007fdc <__libc_init_array+0x40>)
 8007fae:	4c0c      	ldr	r4, [pc, #48]	; (8007fe0 <__libc_init_array+0x44>)
 8007fb0:	f002 fc18 	bl	800a7e4 <_init>
 8007fb4:	1ba4      	subs	r4, r4, r6
 8007fb6:	10a4      	asrs	r4, r4, #2
 8007fb8:	2500      	movs	r5, #0
 8007fba:	42a5      	cmp	r5, r4
 8007fbc:	d105      	bne.n	8007fca <__libc_init_array+0x2e>
 8007fbe:	bd70      	pop	{r4, r5, r6, pc}
 8007fc0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007fc4:	4798      	blx	r3
 8007fc6:	3501      	adds	r5, #1
 8007fc8:	e7ee      	b.n	8007fa8 <__libc_init_array+0xc>
 8007fca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007fce:	4798      	blx	r3
 8007fd0:	3501      	adds	r5, #1
 8007fd2:	e7f2      	b.n	8007fba <__libc_init_array+0x1e>
 8007fd4:	0800b398 	.word	0x0800b398
 8007fd8:	0800b398 	.word	0x0800b398
 8007fdc:	0800b398 	.word	0x0800b398
 8007fe0:	0800b3a0 	.word	0x0800b3a0

08007fe4 <memset>:
 8007fe4:	4402      	add	r2, r0
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d100      	bne.n	8007fee <memset+0xa>
 8007fec:	4770      	bx	lr
 8007fee:	f803 1b01 	strb.w	r1, [r3], #1
 8007ff2:	e7f9      	b.n	8007fe8 <memset+0x4>

08007ff4 <__cvt>:
 8007ff4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ff8:	ec55 4b10 	vmov	r4, r5, d0
 8007ffc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007ffe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008002:	2d00      	cmp	r5, #0
 8008004:	460e      	mov	r6, r1
 8008006:	4691      	mov	r9, r2
 8008008:	4619      	mov	r1, r3
 800800a:	bfb8      	it	lt
 800800c:	4622      	movlt	r2, r4
 800800e:	462b      	mov	r3, r5
 8008010:	f027 0720 	bic.w	r7, r7, #32
 8008014:	bfbb      	ittet	lt
 8008016:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800801a:	461d      	movlt	r5, r3
 800801c:	2300      	movge	r3, #0
 800801e:	232d      	movlt	r3, #45	; 0x2d
 8008020:	bfb8      	it	lt
 8008022:	4614      	movlt	r4, r2
 8008024:	2f46      	cmp	r7, #70	; 0x46
 8008026:	700b      	strb	r3, [r1, #0]
 8008028:	d004      	beq.n	8008034 <__cvt+0x40>
 800802a:	2f45      	cmp	r7, #69	; 0x45
 800802c:	d100      	bne.n	8008030 <__cvt+0x3c>
 800802e:	3601      	adds	r6, #1
 8008030:	2102      	movs	r1, #2
 8008032:	e000      	b.n	8008036 <__cvt+0x42>
 8008034:	2103      	movs	r1, #3
 8008036:	ab03      	add	r3, sp, #12
 8008038:	9301      	str	r3, [sp, #4]
 800803a:	ab02      	add	r3, sp, #8
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	4632      	mov	r2, r6
 8008040:	4653      	mov	r3, sl
 8008042:	ec45 4b10 	vmov	d0, r4, r5
 8008046:	f000 fe0b 	bl	8008c60 <_dtoa_r>
 800804a:	2f47      	cmp	r7, #71	; 0x47
 800804c:	4680      	mov	r8, r0
 800804e:	d102      	bne.n	8008056 <__cvt+0x62>
 8008050:	f019 0f01 	tst.w	r9, #1
 8008054:	d026      	beq.n	80080a4 <__cvt+0xb0>
 8008056:	2f46      	cmp	r7, #70	; 0x46
 8008058:	eb08 0906 	add.w	r9, r8, r6
 800805c:	d111      	bne.n	8008082 <__cvt+0x8e>
 800805e:	f898 3000 	ldrb.w	r3, [r8]
 8008062:	2b30      	cmp	r3, #48	; 0x30
 8008064:	d10a      	bne.n	800807c <__cvt+0x88>
 8008066:	2200      	movs	r2, #0
 8008068:	2300      	movs	r3, #0
 800806a:	4620      	mov	r0, r4
 800806c:	4629      	mov	r1, r5
 800806e:	f7f8 fd27 	bl	8000ac0 <__aeabi_dcmpeq>
 8008072:	b918      	cbnz	r0, 800807c <__cvt+0x88>
 8008074:	f1c6 0601 	rsb	r6, r6, #1
 8008078:	f8ca 6000 	str.w	r6, [sl]
 800807c:	f8da 3000 	ldr.w	r3, [sl]
 8008080:	4499      	add	r9, r3
 8008082:	2200      	movs	r2, #0
 8008084:	2300      	movs	r3, #0
 8008086:	4620      	mov	r0, r4
 8008088:	4629      	mov	r1, r5
 800808a:	f7f8 fd19 	bl	8000ac0 <__aeabi_dcmpeq>
 800808e:	b938      	cbnz	r0, 80080a0 <__cvt+0xac>
 8008090:	2230      	movs	r2, #48	; 0x30
 8008092:	9b03      	ldr	r3, [sp, #12]
 8008094:	4599      	cmp	r9, r3
 8008096:	d905      	bls.n	80080a4 <__cvt+0xb0>
 8008098:	1c59      	adds	r1, r3, #1
 800809a:	9103      	str	r1, [sp, #12]
 800809c:	701a      	strb	r2, [r3, #0]
 800809e:	e7f8      	b.n	8008092 <__cvt+0x9e>
 80080a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80080a4:	9b03      	ldr	r3, [sp, #12]
 80080a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80080a8:	eba3 0308 	sub.w	r3, r3, r8
 80080ac:	4640      	mov	r0, r8
 80080ae:	6013      	str	r3, [r2, #0]
 80080b0:	b004      	add	sp, #16
 80080b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080080b6 <__exponent>:
 80080b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080b8:	4603      	mov	r3, r0
 80080ba:	2900      	cmp	r1, #0
 80080bc:	bfb8      	it	lt
 80080be:	4249      	neglt	r1, r1
 80080c0:	f803 2b02 	strb.w	r2, [r3], #2
 80080c4:	bfb4      	ite	lt
 80080c6:	222d      	movlt	r2, #45	; 0x2d
 80080c8:	222b      	movge	r2, #43	; 0x2b
 80080ca:	2909      	cmp	r1, #9
 80080cc:	7042      	strb	r2, [r0, #1]
 80080ce:	dd20      	ble.n	8008112 <__exponent+0x5c>
 80080d0:	f10d 0207 	add.w	r2, sp, #7
 80080d4:	4617      	mov	r7, r2
 80080d6:	260a      	movs	r6, #10
 80080d8:	fb91 f5f6 	sdiv	r5, r1, r6
 80080dc:	fb06 1115 	mls	r1, r6, r5, r1
 80080e0:	3130      	adds	r1, #48	; 0x30
 80080e2:	2d09      	cmp	r5, #9
 80080e4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80080e8:	f102 34ff 	add.w	r4, r2, #4294967295
 80080ec:	4629      	mov	r1, r5
 80080ee:	dc09      	bgt.n	8008104 <__exponent+0x4e>
 80080f0:	3130      	adds	r1, #48	; 0x30
 80080f2:	3a02      	subs	r2, #2
 80080f4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80080f8:	42ba      	cmp	r2, r7
 80080fa:	461c      	mov	r4, r3
 80080fc:	d304      	bcc.n	8008108 <__exponent+0x52>
 80080fe:	1a20      	subs	r0, r4, r0
 8008100:	b003      	add	sp, #12
 8008102:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008104:	4622      	mov	r2, r4
 8008106:	e7e7      	b.n	80080d8 <__exponent+0x22>
 8008108:	f812 1b01 	ldrb.w	r1, [r2], #1
 800810c:	f803 1b01 	strb.w	r1, [r3], #1
 8008110:	e7f2      	b.n	80080f8 <__exponent+0x42>
 8008112:	2230      	movs	r2, #48	; 0x30
 8008114:	461c      	mov	r4, r3
 8008116:	4411      	add	r1, r2
 8008118:	f804 2b02 	strb.w	r2, [r4], #2
 800811c:	7059      	strb	r1, [r3, #1]
 800811e:	e7ee      	b.n	80080fe <__exponent+0x48>

08008120 <_printf_float>:
 8008120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008124:	b08d      	sub	sp, #52	; 0x34
 8008126:	460c      	mov	r4, r1
 8008128:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800812c:	4616      	mov	r6, r2
 800812e:	461f      	mov	r7, r3
 8008130:	4605      	mov	r5, r0
 8008132:	f001 fcdf 	bl	8009af4 <_localeconv_r>
 8008136:	6803      	ldr	r3, [r0, #0]
 8008138:	9304      	str	r3, [sp, #16]
 800813a:	4618      	mov	r0, r3
 800813c:	f7f8 f848 	bl	80001d0 <strlen>
 8008140:	2300      	movs	r3, #0
 8008142:	930a      	str	r3, [sp, #40]	; 0x28
 8008144:	f8d8 3000 	ldr.w	r3, [r8]
 8008148:	9005      	str	r0, [sp, #20]
 800814a:	3307      	adds	r3, #7
 800814c:	f023 0307 	bic.w	r3, r3, #7
 8008150:	f103 0208 	add.w	r2, r3, #8
 8008154:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008158:	f8d4 b000 	ldr.w	fp, [r4]
 800815c:	f8c8 2000 	str.w	r2, [r8]
 8008160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008164:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008168:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800816c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008170:	9307      	str	r3, [sp, #28]
 8008172:	f8cd 8018 	str.w	r8, [sp, #24]
 8008176:	f04f 32ff 	mov.w	r2, #4294967295
 800817a:	4ba5      	ldr	r3, [pc, #660]	; (8008410 <_printf_float+0x2f0>)
 800817c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008180:	f7f8 fcd0 	bl	8000b24 <__aeabi_dcmpun>
 8008184:	2800      	cmp	r0, #0
 8008186:	f040 81fb 	bne.w	8008580 <_printf_float+0x460>
 800818a:	f04f 32ff 	mov.w	r2, #4294967295
 800818e:	4ba0      	ldr	r3, [pc, #640]	; (8008410 <_printf_float+0x2f0>)
 8008190:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008194:	f7f8 fca8 	bl	8000ae8 <__aeabi_dcmple>
 8008198:	2800      	cmp	r0, #0
 800819a:	f040 81f1 	bne.w	8008580 <_printf_float+0x460>
 800819e:	2200      	movs	r2, #0
 80081a0:	2300      	movs	r3, #0
 80081a2:	4640      	mov	r0, r8
 80081a4:	4649      	mov	r1, r9
 80081a6:	f7f8 fc95 	bl	8000ad4 <__aeabi_dcmplt>
 80081aa:	b110      	cbz	r0, 80081b2 <_printf_float+0x92>
 80081ac:	232d      	movs	r3, #45	; 0x2d
 80081ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081b2:	4b98      	ldr	r3, [pc, #608]	; (8008414 <_printf_float+0x2f4>)
 80081b4:	4a98      	ldr	r2, [pc, #608]	; (8008418 <_printf_float+0x2f8>)
 80081b6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80081ba:	bf8c      	ite	hi
 80081bc:	4690      	movhi	r8, r2
 80081be:	4698      	movls	r8, r3
 80081c0:	2303      	movs	r3, #3
 80081c2:	f02b 0204 	bic.w	r2, fp, #4
 80081c6:	6123      	str	r3, [r4, #16]
 80081c8:	6022      	str	r2, [r4, #0]
 80081ca:	f04f 0900 	mov.w	r9, #0
 80081ce:	9700      	str	r7, [sp, #0]
 80081d0:	4633      	mov	r3, r6
 80081d2:	aa0b      	add	r2, sp, #44	; 0x2c
 80081d4:	4621      	mov	r1, r4
 80081d6:	4628      	mov	r0, r5
 80081d8:	f000 f9e2 	bl	80085a0 <_printf_common>
 80081dc:	3001      	adds	r0, #1
 80081de:	f040 8093 	bne.w	8008308 <_printf_float+0x1e8>
 80081e2:	f04f 30ff 	mov.w	r0, #4294967295
 80081e6:	b00d      	add	sp, #52	; 0x34
 80081e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ec:	6861      	ldr	r1, [r4, #4]
 80081ee:	1c4b      	adds	r3, r1, #1
 80081f0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80081f4:	d13f      	bne.n	8008276 <_printf_float+0x156>
 80081f6:	2306      	movs	r3, #6
 80081f8:	6063      	str	r3, [r4, #4]
 80081fa:	2300      	movs	r3, #0
 80081fc:	9303      	str	r3, [sp, #12]
 80081fe:	ab0a      	add	r3, sp, #40	; 0x28
 8008200:	9302      	str	r3, [sp, #8]
 8008202:	ab09      	add	r3, sp, #36	; 0x24
 8008204:	9300      	str	r3, [sp, #0]
 8008206:	ec49 8b10 	vmov	d0, r8, r9
 800820a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800820e:	6022      	str	r2, [r4, #0]
 8008210:	f8cd a004 	str.w	sl, [sp, #4]
 8008214:	6861      	ldr	r1, [r4, #4]
 8008216:	4628      	mov	r0, r5
 8008218:	f7ff feec 	bl	8007ff4 <__cvt>
 800821c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8008220:	2b47      	cmp	r3, #71	; 0x47
 8008222:	4680      	mov	r8, r0
 8008224:	d109      	bne.n	800823a <_printf_float+0x11a>
 8008226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008228:	1cd8      	adds	r0, r3, #3
 800822a:	db02      	blt.n	8008232 <_printf_float+0x112>
 800822c:	6862      	ldr	r2, [r4, #4]
 800822e:	4293      	cmp	r3, r2
 8008230:	dd57      	ble.n	80082e2 <_printf_float+0x1c2>
 8008232:	f1aa 0a02 	sub.w	sl, sl, #2
 8008236:	fa5f fa8a 	uxtb.w	sl, sl
 800823a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800823e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008240:	d834      	bhi.n	80082ac <_printf_float+0x18c>
 8008242:	3901      	subs	r1, #1
 8008244:	4652      	mov	r2, sl
 8008246:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800824a:	9109      	str	r1, [sp, #36]	; 0x24
 800824c:	f7ff ff33 	bl	80080b6 <__exponent>
 8008250:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008252:	1883      	adds	r3, r0, r2
 8008254:	2a01      	cmp	r2, #1
 8008256:	4681      	mov	r9, r0
 8008258:	6123      	str	r3, [r4, #16]
 800825a:	dc02      	bgt.n	8008262 <_printf_float+0x142>
 800825c:	6822      	ldr	r2, [r4, #0]
 800825e:	07d1      	lsls	r1, r2, #31
 8008260:	d501      	bpl.n	8008266 <_printf_float+0x146>
 8008262:	3301      	adds	r3, #1
 8008264:	6123      	str	r3, [r4, #16]
 8008266:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800826a:	2b00      	cmp	r3, #0
 800826c:	d0af      	beq.n	80081ce <_printf_float+0xae>
 800826e:	232d      	movs	r3, #45	; 0x2d
 8008270:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008274:	e7ab      	b.n	80081ce <_printf_float+0xae>
 8008276:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800827a:	d002      	beq.n	8008282 <_printf_float+0x162>
 800827c:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008280:	d1bb      	bne.n	80081fa <_printf_float+0xda>
 8008282:	b189      	cbz	r1, 80082a8 <_printf_float+0x188>
 8008284:	2300      	movs	r3, #0
 8008286:	9303      	str	r3, [sp, #12]
 8008288:	ab0a      	add	r3, sp, #40	; 0x28
 800828a:	9302      	str	r3, [sp, #8]
 800828c:	ab09      	add	r3, sp, #36	; 0x24
 800828e:	9300      	str	r3, [sp, #0]
 8008290:	ec49 8b10 	vmov	d0, r8, r9
 8008294:	6022      	str	r2, [r4, #0]
 8008296:	f8cd a004 	str.w	sl, [sp, #4]
 800829a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800829e:	4628      	mov	r0, r5
 80082a0:	f7ff fea8 	bl	8007ff4 <__cvt>
 80082a4:	4680      	mov	r8, r0
 80082a6:	e7be      	b.n	8008226 <_printf_float+0x106>
 80082a8:	2301      	movs	r3, #1
 80082aa:	e7a5      	b.n	80081f8 <_printf_float+0xd8>
 80082ac:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80082b0:	d119      	bne.n	80082e6 <_printf_float+0x1c6>
 80082b2:	2900      	cmp	r1, #0
 80082b4:	6863      	ldr	r3, [r4, #4]
 80082b6:	dd0c      	ble.n	80082d2 <_printf_float+0x1b2>
 80082b8:	6121      	str	r1, [r4, #16]
 80082ba:	b913      	cbnz	r3, 80082c2 <_printf_float+0x1a2>
 80082bc:	6822      	ldr	r2, [r4, #0]
 80082be:	07d2      	lsls	r2, r2, #31
 80082c0:	d502      	bpl.n	80082c8 <_printf_float+0x1a8>
 80082c2:	3301      	adds	r3, #1
 80082c4:	440b      	add	r3, r1
 80082c6:	6123      	str	r3, [r4, #16]
 80082c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082ca:	65a3      	str	r3, [r4, #88]	; 0x58
 80082cc:	f04f 0900 	mov.w	r9, #0
 80082d0:	e7c9      	b.n	8008266 <_printf_float+0x146>
 80082d2:	b913      	cbnz	r3, 80082da <_printf_float+0x1ba>
 80082d4:	6822      	ldr	r2, [r4, #0]
 80082d6:	07d0      	lsls	r0, r2, #31
 80082d8:	d501      	bpl.n	80082de <_printf_float+0x1be>
 80082da:	3302      	adds	r3, #2
 80082dc:	e7f3      	b.n	80082c6 <_printf_float+0x1a6>
 80082de:	2301      	movs	r3, #1
 80082e0:	e7f1      	b.n	80082c6 <_printf_float+0x1a6>
 80082e2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80082e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082ea:	4293      	cmp	r3, r2
 80082ec:	db05      	blt.n	80082fa <_printf_float+0x1da>
 80082ee:	6822      	ldr	r2, [r4, #0]
 80082f0:	6123      	str	r3, [r4, #16]
 80082f2:	07d1      	lsls	r1, r2, #31
 80082f4:	d5e8      	bpl.n	80082c8 <_printf_float+0x1a8>
 80082f6:	3301      	adds	r3, #1
 80082f8:	e7e5      	b.n	80082c6 <_printf_float+0x1a6>
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	bfd4      	ite	le
 80082fe:	f1c3 0302 	rsble	r3, r3, #2
 8008302:	2301      	movgt	r3, #1
 8008304:	4413      	add	r3, r2
 8008306:	e7de      	b.n	80082c6 <_printf_float+0x1a6>
 8008308:	6823      	ldr	r3, [r4, #0]
 800830a:	055a      	lsls	r2, r3, #21
 800830c:	d407      	bmi.n	800831e <_printf_float+0x1fe>
 800830e:	6923      	ldr	r3, [r4, #16]
 8008310:	4642      	mov	r2, r8
 8008312:	4631      	mov	r1, r6
 8008314:	4628      	mov	r0, r5
 8008316:	47b8      	blx	r7
 8008318:	3001      	adds	r0, #1
 800831a:	d12b      	bne.n	8008374 <_printf_float+0x254>
 800831c:	e761      	b.n	80081e2 <_printf_float+0xc2>
 800831e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008322:	f240 80e2 	bls.w	80084ea <_printf_float+0x3ca>
 8008326:	2200      	movs	r2, #0
 8008328:	2300      	movs	r3, #0
 800832a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800832e:	f7f8 fbc7 	bl	8000ac0 <__aeabi_dcmpeq>
 8008332:	2800      	cmp	r0, #0
 8008334:	d03c      	beq.n	80083b0 <_printf_float+0x290>
 8008336:	2301      	movs	r3, #1
 8008338:	4a38      	ldr	r2, [pc, #224]	; (800841c <_printf_float+0x2fc>)
 800833a:	4631      	mov	r1, r6
 800833c:	4628      	mov	r0, r5
 800833e:	47b8      	blx	r7
 8008340:	3001      	adds	r0, #1
 8008342:	f43f af4e 	beq.w	80081e2 <_printf_float+0xc2>
 8008346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008348:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800834a:	429a      	cmp	r2, r3
 800834c:	db02      	blt.n	8008354 <_printf_float+0x234>
 800834e:	6823      	ldr	r3, [r4, #0]
 8008350:	07d8      	lsls	r0, r3, #31
 8008352:	d50f      	bpl.n	8008374 <_printf_float+0x254>
 8008354:	9b05      	ldr	r3, [sp, #20]
 8008356:	9a04      	ldr	r2, [sp, #16]
 8008358:	4631      	mov	r1, r6
 800835a:	4628      	mov	r0, r5
 800835c:	47b8      	blx	r7
 800835e:	3001      	adds	r0, #1
 8008360:	f43f af3f 	beq.w	80081e2 <_printf_float+0xc2>
 8008364:	f04f 0800 	mov.w	r8, #0
 8008368:	f104 091a 	add.w	r9, r4, #26
 800836c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800836e:	3b01      	subs	r3, #1
 8008370:	4598      	cmp	r8, r3
 8008372:	db12      	blt.n	800839a <_printf_float+0x27a>
 8008374:	6823      	ldr	r3, [r4, #0]
 8008376:	079b      	lsls	r3, r3, #30
 8008378:	d509      	bpl.n	800838e <_printf_float+0x26e>
 800837a:	f04f 0800 	mov.w	r8, #0
 800837e:	f104 0919 	add.w	r9, r4, #25
 8008382:	68e3      	ldr	r3, [r4, #12]
 8008384:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008386:	1a9b      	subs	r3, r3, r2
 8008388:	4598      	cmp	r8, r3
 800838a:	f2c0 80ee 	blt.w	800856a <_printf_float+0x44a>
 800838e:	68e0      	ldr	r0, [r4, #12]
 8008390:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008392:	4298      	cmp	r0, r3
 8008394:	bfb8      	it	lt
 8008396:	4618      	movlt	r0, r3
 8008398:	e725      	b.n	80081e6 <_printf_float+0xc6>
 800839a:	2301      	movs	r3, #1
 800839c:	464a      	mov	r2, r9
 800839e:	4631      	mov	r1, r6
 80083a0:	4628      	mov	r0, r5
 80083a2:	47b8      	blx	r7
 80083a4:	3001      	adds	r0, #1
 80083a6:	f43f af1c 	beq.w	80081e2 <_printf_float+0xc2>
 80083aa:	f108 0801 	add.w	r8, r8, #1
 80083ae:	e7dd      	b.n	800836c <_printf_float+0x24c>
 80083b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	dc34      	bgt.n	8008420 <_printf_float+0x300>
 80083b6:	2301      	movs	r3, #1
 80083b8:	4a18      	ldr	r2, [pc, #96]	; (800841c <_printf_float+0x2fc>)
 80083ba:	4631      	mov	r1, r6
 80083bc:	4628      	mov	r0, r5
 80083be:	47b8      	blx	r7
 80083c0:	3001      	adds	r0, #1
 80083c2:	f43f af0e 	beq.w	80081e2 <_printf_float+0xc2>
 80083c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083c8:	b923      	cbnz	r3, 80083d4 <_printf_float+0x2b4>
 80083ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083cc:	b913      	cbnz	r3, 80083d4 <_printf_float+0x2b4>
 80083ce:	6823      	ldr	r3, [r4, #0]
 80083d0:	07d9      	lsls	r1, r3, #31
 80083d2:	d5cf      	bpl.n	8008374 <_printf_float+0x254>
 80083d4:	9b05      	ldr	r3, [sp, #20]
 80083d6:	9a04      	ldr	r2, [sp, #16]
 80083d8:	4631      	mov	r1, r6
 80083da:	4628      	mov	r0, r5
 80083dc:	47b8      	blx	r7
 80083de:	3001      	adds	r0, #1
 80083e0:	f43f aeff 	beq.w	80081e2 <_printf_float+0xc2>
 80083e4:	f04f 0900 	mov.w	r9, #0
 80083e8:	f104 0a1a 	add.w	sl, r4, #26
 80083ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083ee:	425b      	negs	r3, r3
 80083f0:	4599      	cmp	r9, r3
 80083f2:	db01      	blt.n	80083f8 <_printf_float+0x2d8>
 80083f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083f6:	e78b      	b.n	8008310 <_printf_float+0x1f0>
 80083f8:	2301      	movs	r3, #1
 80083fa:	4652      	mov	r2, sl
 80083fc:	4631      	mov	r1, r6
 80083fe:	4628      	mov	r0, r5
 8008400:	47b8      	blx	r7
 8008402:	3001      	adds	r0, #1
 8008404:	f43f aeed 	beq.w	80081e2 <_printf_float+0xc2>
 8008408:	f109 0901 	add.w	r9, r9, #1
 800840c:	e7ee      	b.n	80083ec <_printf_float+0x2cc>
 800840e:	bf00      	nop
 8008410:	7fefffff 	.word	0x7fefffff
 8008414:	0800ad24 	.word	0x0800ad24
 8008418:	0800ad28 	.word	0x0800ad28
 800841c:	0800ad34 	.word	0x0800ad34
 8008420:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008422:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008424:	429a      	cmp	r2, r3
 8008426:	bfa8      	it	ge
 8008428:	461a      	movge	r2, r3
 800842a:	2a00      	cmp	r2, #0
 800842c:	4691      	mov	r9, r2
 800842e:	dc38      	bgt.n	80084a2 <_printf_float+0x382>
 8008430:	f104 031a 	add.w	r3, r4, #26
 8008434:	f04f 0b00 	mov.w	fp, #0
 8008438:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800843c:	9306      	str	r3, [sp, #24]
 800843e:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008442:	ebaa 0309 	sub.w	r3, sl, r9
 8008446:	459b      	cmp	fp, r3
 8008448:	db33      	blt.n	80084b2 <_printf_float+0x392>
 800844a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800844c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800844e:	429a      	cmp	r2, r3
 8008450:	db3a      	blt.n	80084c8 <_printf_float+0x3a8>
 8008452:	6823      	ldr	r3, [r4, #0]
 8008454:	07da      	lsls	r2, r3, #31
 8008456:	d437      	bmi.n	80084c8 <_printf_float+0x3a8>
 8008458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800845a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800845c:	eba3 020a 	sub.w	r2, r3, sl
 8008460:	eba3 0901 	sub.w	r9, r3, r1
 8008464:	4591      	cmp	r9, r2
 8008466:	bfa8      	it	ge
 8008468:	4691      	movge	r9, r2
 800846a:	f1b9 0f00 	cmp.w	r9, #0
 800846e:	dc33      	bgt.n	80084d8 <_printf_float+0x3b8>
 8008470:	f04f 0800 	mov.w	r8, #0
 8008474:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008478:	f104 0a1a 	add.w	sl, r4, #26
 800847c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800847e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008480:	1a9b      	subs	r3, r3, r2
 8008482:	eba3 0309 	sub.w	r3, r3, r9
 8008486:	4598      	cmp	r8, r3
 8008488:	f6bf af74 	bge.w	8008374 <_printf_float+0x254>
 800848c:	2301      	movs	r3, #1
 800848e:	4652      	mov	r2, sl
 8008490:	4631      	mov	r1, r6
 8008492:	4628      	mov	r0, r5
 8008494:	47b8      	blx	r7
 8008496:	3001      	adds	r0, #1
 8008498:	f43f aea3 	beq.w	80081e2 <_printf_float+0xc2>
 800849c:	f108 0801 	add.w	r8, r8, #1
 80084a0:	e7ec      	b.n	800847c <_printf_float+0x35c>
 80084a2:	4613      	mov	r3, r2
 80084a4:	4631      	mov	r1, r6
 80084a6:	4642      	mov	r2, r8
 80084a8:	4628      	mov	r0, r5
 80084aa:	47b8      	blx	r7
 80084ac:	3001      	adds	r0, #1
 80084ae:	d1bf      	bne.n	8008430 <_printf_float+0x310>
 80084b0:	e697      	b.n	80081e2 <_printf_float+0xc2>
 80084b2:	2301      	movs	r3, #1
 80084b4:	9a06      	ldr	r2, [sp, #24]
 80084b6:	4631      	mov	r1, r6
 80084b8:	4628      	mov	r0, r5
 80084ba:	47b8      	blx	r7
 80084bc:	3001      	adds	r0, #1
 80084be:	f43f ae90 	beq.w	80081e2 <_printf_float+0xc2>
 80084c2:	f10b 0b01 	add.w	fp, fp, #1
 80084c6:	e7ba      	b.n	800843e <_printf_float+0x31e>
 80084c8:	9b05      	ldr	r3, [sp, #20]
 80084ca:	9a04      	ldr	r2, [sp, #16]
 80084cc:	4631      	mov	r1, r6
 80084ce:	4628      	mov	r0, r5
 80084d0:	47b8      	blx	r7
 80084d2:	3001      	adds	r0, #1
 80084d4:	d1c0      	bne.n	8008458 <_printf_float+0x338>
 80084d6:	e684      	b.n	80081e2 <_printf_float+0xc2>
 80084d8:	464b      	mov	r3, r9
 80084da:	eb08 020a 	add.w	r2, r8, sl
 80084de:	4631      	mov	r1, r6
 80084e0:	4628      	mov	r0, r5
 80084e2:	47b8      	blx	r7
 80084e4:	3001      	adds	r0, #1
 80084e6:	d1c3      	bne.n	8008470 <_printf_float+0x350>
 80084e8:	e67b      	b.n	80081e2 <_printf_float+0xc2>
 80084ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084ec:	2a01      	cmp	r2, #1
 80084ee:	dc01      	bgt.n	80084f4 <_printf_float+0x3d4>
 80084f0:	07db      	lsls	r3, r3, #31
 80084f2:	d537      	bpl.n	8008564 <_printf_float+0x444>
 80084f4:	2301      	movs	r3, #1
 80084f6:	4642      	mov	r2, r8
 80084f8:	4631      	mov	r1, r6
 80084fa:	4628      	mov	r0, r5
 80084fc:	47b8      	blx	r7
 80084fe:	3001      	adds	r0, #1
 8008500:	f43f ae6f 	beq.w	80081e2 <_printf_float+0xc2>
 8008504:	9b05      	ldr	r3, [sp, #20]
 8008506:	9a04      	ldr	r2, [sp, #16]
 8008508:	4631      	mov	r1, r6
 800850a:	4628      	mov	r0, r5
 800850c:	47b8      	blx	r7
 800850e:	3001      	adds	r0, #1
 8008510:	f43f ae67 	beq.w	80081e2 <_printf_float+0xc2>
 8008514:	2200      	movs	r2, #0
 8008516:	2300      	movs	r3, #0
 8008518:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800851c:	f7f8 fad0 	bl	8000ac0 <__aeabi_dcmpeq>
 8008520:	b158      	cbz	r0, 800853a <_printf_float+0x41a>
 8008522:	f04f 0800 	mov.w	r8, #0
 8008526:	f104 0a1a 	add.w	sl, r4, #26
 800852a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800852c:	3b01      	subs	r3, #1
 800852e:	4598      	cmp	r8, r3
 8008530:	db0d      	blt.n	800854e <_printf_float+0x42e>
 8008532:	464b      	mov	r3, r9
 8008534:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008538:	e6eb      	b.n	8008312 <_printf_float+0x1f2>
 800853a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800853c:	f108 0201 	add.w	r2, r8, #1
 8008540:	3b01      	subs	r3, #1
 8008542:	4631      	mov	r1, r6
 8008544:	4628      	mov	r0, r5
 8008546:	47b8      	blx	r7
 8008548:	3001      	adds	r0, #1
 800854a:	d1f2      	bne.n	8008532 <_printf_float+0x412>
 800854c:	e649      	b.n	80081e2 <_printf_float+0xc2>
 800854e:	2301      	movs	r3, #1
 8008550:	4652      	mov	r2, sl
 8008552:	4631      	mov	r1, r6
 8008554:	4628      	mov	r0, r5
 8008556:	47b8      	blx	r7
 8008558:	3001      	adds	r0, #1
 800855a:	f43f ae42 	beq.w	80081e2 <_printf_float+0xc2>
 800855e:	f108 0801 	add.w	r8, r8, #1
 8008562:	e7e2      	b.n	800852a <_printf_float+0x40a>
 8008564:	2301      	movs	r3, #1
 8008566:	4642      	mov	r2, r8
 8008568:	e7eb      	b.n	8008542 <_printf_float+0x422>
 800856a:	2301      	movs	r3, #1
 800856c:	464a      	mov	r2, r9
 800856e:	4631      	mov	r1, r6
 8008570:	4628      	mov	r0, r5
 8008572:	47b8      	blx	r7
 8008574:	3001      	adds	r0, #1
 8008576:	f43f ae34 	beq.w	80081e2 <_printf_float+0xc2>
 800857a:	f108 0801 	add.w	r8, r8, #1
 800857e:	e700      	b.n	8008382 <_printf_float+0x262>
 8008580:	4642      	mov	r2, r8
 8008582:	464b      	mov	r3, r9
 8008584:	4640      	mov	r0, r8
 8008586:	4649      	mov	r1, r9
 8008588:	f7f8 facc 	bl	8000b24 <__aeabi_dcmpun>
 800858c:	2800      	cmp	r0, #0
 800858e:	f43f ae2d 	beq.w	80081ec <_printf_float+0xcc>
 8008592:	4b01      	ldr	r3, [pc, #4]	; (8008598 <_printf_float+0x478>)
 8008594:	4a01      	ldr	r2, [pc, #4]	; (800859c <_printf_float+0x47c>)
 8008596:	e60e      	b.n	80081b6 <_printf_float+0x96>
 8008598:	0800ad2c 	.word	0x0800ad2c
 800859c:	0800ad30 	.word	0x0800ad30

080085a0 <_printf_common>:
 80085a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085a4:	4691      	mov	r9, r2
 80085a6:	461f      	mov	r7, r3
 80085a8:	688a      	ldr	r2, [r1, #8]
 80085aa:	690b      	ldr	r3, [r1, #16]
 80085ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80085b0:	4293      	cmp	r3, r2
 80085b2:	bfb8      	it	lt
 80085b4:	4613      	movlt	r3, r2
 80085b6:	f8c9 3000 	str.w	r3, [r9]
 80085ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80085be:	4606      	mov	r6, r0
 80085c0:	460c      	mov	r4, r1
 80085c2:	b112      	cbz	r2, 80085ca <_printf_common+0x2a>
 80085c4:	3301      	adds	r3, #1
 80085c6:	f8c9 3000 	str.w	r3, [r9]
 80085ca:	6823      	ldr	r3, [r4, #0]
 80085cc:	0699      	lsls	r1, r3, #26
 80085ce:	bf42      	ittt	mi
 80085d0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80085d4:	3302      	addmi	r3, #2
 80085d6:	f8c9 3000 	strmi.w	r3, [r9]
 80085da:	6825      	ldr	r5, [r4, #0]
 80085dc:	f015 0506 	ands.w	r5, r5, #6
 80085e0:	d107      	bne.n	80085f2 <_printf_common+0x52>
 80085e2:	f104 0a19 	add.w	sl, r4, #25
 80085e6:	68e3      	ldr	r3, [r4, #12]
 80085e8:	f8d9 2000 	ldr.w	r2, [r9]
 80085ec:	1a9b      	subs	r3, r3, r2
 80085ee:	429d      	cmp	r5, r3
 80085f0:	db29      	blt.n	8008646 <_printf_common+0xa6>
 80085f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80085f6:	6822      	ldr	r2, [r4, #0]
 80085f8:	3300      	adds	r3, #0
 80085fa:	bf18      	it	ne
 80085fc:	2301      	movne	r3, #1
 80085fe:	0692      	lsls	r2, r2, #26
 8008600:	d42e      	bmi.n	8008660 <_printf_common+0xc0>
 8008602:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008606:	4639      	mov	r1, r7
 8008608:	4630      	mov	r0, r6
 800860a:	47c0      	blx	r8
 800860c:	3001      	adds	r0, #1
 800860e:	d021      	beq.n	8008654 <_printf_common+0xb4>
 8008610:	6823      	ldr	r3, [r4, #0]
 8008612:	68e5      	ldr	r5, [r4, #12]
 8008614:	f8d9 2000 	ldr.w	r2, [r9]
 8008618:	f003 0306 	and.w	r3, r3, #6
 800861c:	2b04      	cmp	r3, #4
 800861e:	bf08      	it	eq
 8008620:	1aad      	subeq	r5, r5, r2
 8008622:	68a3      	ldr	r3, [r4, #8]
 8008624:	6922      	ldr	r2, [r4, #16]
 8008626:	bf0c      	ite	eq
 8008628:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800862c:	2500      	movne	r5, #0
 800862e:	4293      	cmp	r3, r2
 8008630:	bfc4      	itt	gt
 8008632:	1a9b      	subgt	r3, r3, r2
 8008634:	18ed      	addgt	r5, r5, r3
 8008636:	f04f 0900 	mov.w	r9, #0
 800863a:	341a      	adds	r4, #26
 800863c:	454d      	cmp	r5, r9
 800863e:	d11b      	bne.n	8008678 <_printf_common+0xd8>
 8008640:	2000      	movs	r0, #0
 8008642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008646:	2301      	movs	r3, #1
 8008648:	4652      	mov	r2, sl
 800864a:	4639      	mov	r1, r7
 800864c:	4630      	mov	r0, r6
 800864e:	47c0      	blx	r8
 8008650:	3001      	adds	r0, #1
 8008652:	d103      	bne.n	800865c <_printf_common+0xbc>
 8008654:	f04f 30ff 	mov.w	r0, #4294967295
 8008658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800865c:	3501      	adds	r5, #1
 800865e:	e7c2      	b.n	80085e6 <_printf_common+0x46>
 8008660:	18e1      	adds	r1, r4, r3
 8008662:	1c5a      	adds	r2, r3, #1
 8008664:	2030      	movs	r0, #48	; 0x30
 8008666:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800866a:	4422      	add	r2, r4
 800866c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008670:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008674:	3302      	adds	r3, #2
 8008676:	e7c4      	b.n	8008602 <_printf_common+0x62>
 8008678:	2301      	movs	r3, #1
 800867a:	4622      	mov	r2, r4
 800867c:	4639      	mov	r1, r7
 800867e:	4630      	mov	r0, r6
 8008680:	47c0      	blx	r8
 8008682:	3001      	adds	r0, #1
 8008684:	d0e6      	beq.n	8008654 <_printf_common+0xb4>
 8008686:	f109 0901 	add.w	r9, r9, #1
 800868a:	e7d7      	b.n	800863c <_printf_common+0x9c>

0800868c <_printf_i>:
 800868c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008690:	4617      	mov	r7, r2
 8008692:	7e0a      	ldrb	r2, [r1, #24]
 8008694:	b085      	sub	sp, #20
 8008696:	2a6e      	cmp	r2, #110	; 0x6e
 8008698:	4698      	mov	r8, r3
 800869a:	4606      	mov	r6, r0
 800869c:	460c      	mov	r4, r1
 800869e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086a0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80086a4:	f000 80bc 	beq.w	8008820 <_printf_i+0x194>
 80086a8:	d81a      	bhi.n	80086e0 <_printf_i+0x54>
 80086aa:	2a63      	cmp	r2, #99	; 0x63
 80086ac:	d02e      	beq.n	800870c <_printf_i+0x80>
 80086ae:	d80a      	bhi.n	80086c6 <_printf_i+0x3a>
 80086b0:	2a00      	cmp	r2, #0
 80086b2:	f000 80c8 	beq.w	8008846 <_printf_i+0x1ba>
 80086b6:	2a58      	cmp	r2, #88	; 0x58
 80086b8:	f000 808a 	beq.w	80087d0 <_printf_i+0x144>
 80086bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086c0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80086c4:	e02a      	b.n	800871c <_printf_i+0x90>
 80086c6:	2a64      	cmp	r2, #100	; 0x64
 80086c8:	d001      	beq.n	80086ce <_printf_i+0x42>
 80086ca:	2a69      	cmp	r2, #105	; 0x69
 80086cc:	d1f6      	bne.n	80086bc <_printf_i+0x30>
 80086ce:	6821      	ldr	r1, [r4, #0]
 80086d0:	681a      	ldr	r2, [r3, #0]
 80086d2:	f011 0f80 	tst.w	r1, #128	; 0x80
 80086d6:	d023      	beq.n	8008720 <_printf_i+0x94>
 80086d8:	1d11      	adds	r1, r2, #4
 80086da:	6019      	str	r1, [r3, #0]
 80086dc:	6813      	ldr	r3, [r2, #0]
 80086de:	e027      	b.n	8008730 <_printf_i+0xa4>
 80086e0:	2a73      	cmp	r2, #115	; 0x73
 80086e2:	f000 80b4 	beq.w	800884e <_printf_i+0x1c2>
 80086e6:	d808      	bhi.n	80086fa <_printf_i+0x6e>
 80086e8:	2a6f      	cmp	r2, #111	; 0x6f
 80086ea:	d02a      	beq.n	8008742 <_printf_i+0xb6>
 80086ec:	2a70      	cmp	r2, #112	; 0x70
 80086ee:	d1e5      	bne.n	80086bc <_printf_i+0x30>
 80086f0:	680a      	ldr	r2, [r1, #0]
 80086f2:	f042 0220 	orr.w	r2, r2, #32
 80086f6:	600a      	str	r2, [r1, #0]
 80086f8:	e003      	b.n	8008702 <_printf_i+0x76>
 80086fa:	2a75      	cmp	r2, #117	; 0x75
 80086fc:	d021      	beq.n	8008742 <_printf_i+0xb6>
 80086fe:	2a78      	cmp	r2, #120	; 0x78
 8008700:	d1dc      	bne.n	80086bc <_printf_i+0x30>
 8008702:	2278      	movs	r2, #120	; 0x78
 8008704:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8008708:	496e      	ldr	r1, [pc, #440]	; (80088c4 <_printf_i+0x238>)
 800870a:	e064      	b.n	80087d6 <_printf_i+0x14a>
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8008712:	1d11      	adds	r1, r2, #4
 8008714:	6019      	str	r1, [r3, #0]
 8008716:	6813      	ldr	r3, [r2, #0]
 8008718:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800871c:	2301      	movs	r3, #1
 800871e:	e0a3      	b.n	8008868 <_printf_i+0x1dc>
 8008720:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008724:	f102 0104 	add.w	r1, r2, #4
 8008728:	6019      	str	r1, [r3, #0]
 800872a:	d0d7      	beq.n	80086dc <_printf_i+0x50>
 800872c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8008730:	2b00      	cmp	r3, #0
 8008732:	da03      	bge.n	800873c <_printf_i+0xb0>
 8008734:	222d      	movs	r2, #45	; 0x2d
 8008736:	425b      	negs	r3, r3
 8008738:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800873c:	4962      	ldr	r1, [pc, #392]	; (80088c8 <_printf_i+0x23c>)
 800873e:	220a      	movs	r2, #10
 8008740:	e017      	b.n	8008772 <_printf_i+0xe6>
 8008742:	6820      	ldr	r0, [r4, #0]
 8008744:	6819      	ldr	r1, [r3, #0]
 8008746:	f010 0f80 	tst.w	r0, #128	; 0x80
 800874a:	d003      	beq.n	8008754 <_printf_i+0xc8>
 800874c:	1d08      	adds	r0, r1, #4
 800874e:	6018      	str	r0, [r3, #0]
 8008750:	680b      	ldr	r3, [r1, #0]
 8008752:	e006      	b.n	8008762 <_printf_i+0xd6>
 8008754:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008758:	f101 0004 	add.w	r0, r1, #4
 800875c:	6018      	str	r0, [r3, #0]
 800875e:	d0f7      	beq.n	8008750 <_printf_i+0xc4>
 8008760:	880b      	ldrh	r3, [r1, #0]
 8008762:	4959      	ldr	r1, [pc, #356]	; (80088c8 <_printf_i+0x23c>)
 8008764:	2a6f      	cmp	r2, #111	; 0x6f
 8008766:	bf14      	ite	ne
 8008768:	220a      	movne	r2, #10
 800876a:	2208      	moveq	r2, #8
 800876c:	2000      	movs	r0, #0
 800876e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8008772:	6865      	ldr	r5, [r4, #4]
 8008774:	60a5      	str	r5, [r4, #8]
 8008776:	2d00      	cmp	r5, #0
 8008778:	f2c0 809c 	blt.w	80088b4 <_printf_i+0x228>
 800877c:	6820      	ldr	r0, [r4, #0]
 800877e:	f020 0004 	bic.w	r0, r0, #4
 8008782:	6020      	str	r0, [r4, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d13f      	bne.n	8008808 <_printf_i+0x17c>
 8008788:	2d00      	cmp	r5, #0
 800878a:	f040 8095 	bne.w	80088b8 <_printf_i+0x22c>
 800878e:	4675      	mov	r5, lr
 8008790:	2a08      	cmp	r2, #8
 8008792:	d10b      	bne.n	80087ac <_printf_i+0x120>
 8008794:	6823      	ldr	r3, [r4, #0]
 8008796:	07da      	lsls	r2, r3, #31
 8008798:	d508      	bpl.n	80087ac <_printf_i+0x120>
 800879a:	6923      	ldr	r3, [r4, #16]
 800879c:	6862      	ldr	r2, [r4, #4]
 800879e:	429a      	cmp	r2, r3
 80087a0:	bfde      	ittt	le
 80087a2:	2330      	movle	r3, #48	; 0x30
 80087a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80087a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80087ac:	ebae 0305 	sub.w	r3, lr, r5
 80087b0:	6123      	str	r3, [r4, #16]
 80087b2:	f8cd 8000 	str.w	r8, [sp]
 80087b6:	463b      	mov	r3, r7
 80087b8:	aa03      	add	r2, sp, #12
 80087ba:	4621      	mov	r1, r4
 80087bc:	4630      	mov	r0, r6
 80087be:	f7ff feef 	bl	80085a0 <_printf_common>
 80087c2:	3001      	adds	r0, #1
 80087c4:	d155      	bne.n	8008872 <_printf_i+0x1e6>
 80087c6:	f04f 30ff 	mov.w	r0, #4294967295
 80087ca:	b005      	add	sp, #20
 80087cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087d0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80087d4:	493c      	ldr	r1, [pc, #240]	; (80088c8 <_printf_i+0x23c>)
 80087d6:	6822      	ldr	r2, [r4, #0]
 80087d8:	6818      	ldr	r0, [r3, #0]
 80087da:	f012 0f80 	tst.w	r2, #128	; 0x80
 80087de:	f100 0504 	add.w	r5, r0, #4
 80087e2:	601d      	str	r5, [r3, #0]
 80087e4:	d001      	beq.n	80087ea <_printf_i+0x15e>
 80087e6:	6803      	ldr	r3, [r0, #0]
 80087e8:	e002      	b.n	80087f0 <_printf_i+0x164>
 80087ea:	0655      	lsls	r5, r2, #25
 80087ec:	d5fb      	bpl.n	80087e6 <_printf_i+0x15a>
 80087ee:	8803      	ldrh	r3, [r0, #0]
 80087f0:	07d0      	lsls	r0, r2, #31
 80087f2:	bf44      	itt	mi
 80087f4:	f042 0220 	orrmi.w	r2, r2, #32
 80087f8:	6022      	strmi	r2, [r4, #0]
 80087fa:	b91b      	cbnz	r3, 8008804 <_printf_i+0x178>
 80087fc:	6822      	ldr	r2, [r4, #0]
 80087fe:	f022 0220 	bic.w	r2, r2, #32
 8008802:	6022      	str	r2, [r4, #0]
 8008804:	2210      	movs	r2, #16
 8008806:	e7b1      	b.n	800876c <_printf_i+0xe0>
 8008808:	4675      	mov	r5, lr
 800880a:	fbb3 f0f2 	udiv	r0, r3, r2
 800880e:	fb02 3310 	mls	r3, r2, r0, r3
 8008812:	5ccb      	ldrb	r3, [r1, r3]
 8008814:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008818:	4603      	mov	r3, r0
 800881a:	2800      	cmp	r0, #0
 800881c:	d1f5      	bne.n	800880a <_printf_i+0x17e>
 800881e:	e7b7      	b.n	8008790 <_printf_i+0x104>
 8008820:	6808      	ldr	r0, [r1, #0]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	6949      	ldr	r1, [r1, #20]
 8008826:	f010 0f80 	tst.w	r0, #128	; 0x80
 800882a:	d004      	beq.n	8008836 <_printf_i+0x1aa>
 800882c:	1d10      	adds	r0, r2, #4
 800882e:	6018      	str	r0, [r3, #0]
 8008830:	6813      	ldr	r3, [r2, #0]
 8008832:	6019      	str	r1, [r3, #0]
 8008834:	e007      	b.n	8008846 <_printf_i+0x1ba>
 8008836:	f010 0f40 	tst.w	r0, #64	; 0x40
 800883a:	f102 0004 	add.w	r0, r2, #4
 800883e:	6018      	str	r0, [r3, #0]
 8008840:	6813      	ldr	r3, [r2, #0]
 8008842:	d0f6      	beq.n	8008832 <_printf_i+0x1a6>
 8008844:	8019      	strh	r1, [r3, #0]
 8008846:	2300      	movs	r3, #0
 8008848:	6123      	str	r3, [r4, #16]
 800884a:	4675      	mov	r5, lr
 800884c:	e7b1      	b.n	80087b2 <_printf_i+0x126>
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	1d11      	adds	r1, r2, #4
 8008852:	6019      	str	r1, [r3, #0]
 8008854:	6815      	ldr	r5, [r2, #0]
 8008856:	6862      	ldr	r2, [r4, #4]
 8008858:	2100      	movs	r1, #0
 800885a:	4628      	mov	r0, r5
 800885c:	f7f7 fcc0 	bl	80001e0 <memchr>
 8008860:	b108      	cbz	r0, 8008866 <_printf_i+0x1da>
 8008862:	1b40      	subs	r0, r0, r5
 8008864:	6060      	str	r0, [r4, #4]
 8008866:	6863      	ldr	r3, [r4, #4]
 8008868:	6123      	str	r3, [r4, #16]
 800886a:	2300      	movs	r3, #0
 800886c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008870:	e79f      	b.n	80087b2 <_printf_i+0x126>
 8008872:	6923      	ldr	r3, [r4, #16]
 8008874:	462a      	mov	r2, r5
 8008876:	4639      	mov	r1, r7
 8008878:	4630      	mov	r0, r6
 800887a:	47c0      	blx	r8
 800887c:	3001      	adds	r0, #1
 800887e:	d0a2      	beq.n	80087c6 <_printf_i+0x13a>
 8008880:	6823      	ldr	r3, [r4, #0]
 8008882:	079b      	lsls	r3, r3, #30
 8008884:	d507      	bpl.n	8008896 <_printf_i+0x20a>
 8008886:	2500      	movs	r5, #0
 8008888:	f104 0919 	add.w	r9, r4, #25
 800888c:	68e3      	ldr	r3, [r4, #12]
 800888e:	9a03      	ldr	r2, [sp, #12]
 8008890:	1a9b      	subs	r3, r3, r2
 8008892:	429d      	cmp	r5, r3
 8008894:	db05      	blt.n	80088a2 <_printf_i+0x216>
 8008896:	68e0      	ldr	r0, [r4, #12]
 8008898:	9b03      	ldr	r3, [sp, #12]
 800889a:	4298      	cmp	r0, r3
 800889c:	bfb8      	it	lt
 800889e:	4618      	movlt	r0, r3
 80088a0:	e793      	b.n	80087ca <_printf_i+0x13e>
 80088a2:	2301      	movs	r3, #1
 80088a4:	464a      	mov	r2, r9
 80088a6:	4639      	mov	r1, r7
 80088a8:	4630      	mov	r0, r6
 80088aa:	47c0      	blx	r8
 80088ac:	3001      	adds	r0, #1
 80088ae:	d08a      	beq.n	80087c6 <_printf_i+0x13a>
 80088b0:	3501      	adds	r5, #1
 80088b2:	e7eb      	b.n	800888c <_printf_i+0x200>
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d1a7      	bne.n	8008808 <_printf_i+0x17c>
 80088b8:	780b      	ldrb	r3, [r1, #0]
 80088ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80088be:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80088c2:	e765      	b.n	8008790 <_printf_i+0x104>
 80088c4:	0800ad47 	.word	0x0800ad47
 80088c8:	0800ad36 	.word	0x0800ad36

080088cc <iprintf>:
 80088cc:	b40f      	push	{r0, r1, r2, r3}
 80088ce:	4b0a      	ldr	r3, [pc, #40]	; (80088f8 <iprintf+0x2c>)
 80088d0:	b513      	push	{r0, r1, r4, lr}
 80088d2:	681c      	ldr	r4, [r3, #0]
 80088d4:	b124      	cbz	r4, 80088e0 <iprintf+0x14>
 80088d6:	69a3      	ldr	r3, [r4, #24]
 80088d8:	b913      	cbnz	r3, 80088e0 <iprintf+0x14>
 80088da:	4620      	mov	r0, r4
 80088dc:	f001 f880 	bl	80099e0 <__sinit>
 80088e0:	ab05      	add	r3, sp, #20
 80088e2:	9a04      	ldr	r2, [sp, #16]
 80088e4:	68a1      	ldr	r1, [r4, #8]
 80088e6:	9301      	str	r3, [sp, #4]
 80088e8:	4620      	mov	r0, r4
 80088ea:	f001 fd3d 	bl	800a368 <_vfiprintf_r>
 80088ee:	b002      	add	sp, #8
 80088f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088f4:	b004      	add	sp, #16
 80088f6:	4770      	bx	lr
 80088f8:	20000008 	.word	0x20000008

080088fc <_puts_r>:
 80088fc:	b570      	push	{r4, r5, r6, lr}
 80088fe:	460e      	mov	r6, r1
 8008900:	4605      	mov	r5, r0
 8008902:	b118      	cbz	r0, 800890c <_puts_r+0x10>
 8008904:	6983      	ldr	r3, [r0, #24]
 8008906:	b90b      	cbnz	r3, 800890c <_puts_r+0x10>
 8008908:	f001 f86a 	bl	80099e0 <__sinit>
 800890c:	69ab      	ldr	r3, [r5, #24]
 800890e:	68ac      	ldr	r4, [r5, #8]
 8008910:	b913      	cbnz	r3, 8008918 <_puts_r+0x1c>
 8008912:	4628      	mov	r0, r5
 8008914:	f001 f864 	bl	80099e0 <__sinit>
 8008918:	4b23      	ldr	r3, [pc, #140]	; (80089a8 <_puts_r+0xac>)
 800891a:	429c      	cmp	r4, r3
 800891c:	d117      	bne.n	800894e <_puts_r+0x52>
 800891e:	686c      	ldr	r4, [r5, #4]
 8008920:	89a3      	ldrh	r3, [r4, #12]
 8008922:	071b      	lsls	r3, r3, #28
 8008924:	d51d      	bpl.n	8008962 <_puts_r+0x66>
 8008926:	6923      	ldr	r3, [r4, #16]
 8008928:	b1db      	cbz	r3, 8008962 <_puts_r+0x66>
 800892a:	3e01      	subs	r6, #1
 800892c:	68a3      	ldr	r3, [r4, #8]
 800892e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008932:	3b01      	subs	r3, #1
 8008934:	60a3      	str	r3, [r4, #8]
 8008936:	b9e9      	cbnz	r1, 8008974 <_puts_r+0x78>
 8008938:	2b00      	cmp	r3, #0
 800893a:	da2e      	bge.n	800899a <_puts_r+0x9e>
 800893c:	4622      	mov	r2, r4
 800893e:	210a      	movs	r1, #10
 8008940:	4628      	mov	r0, r5
 8008942:	f000 f83f 	bl	80089c4 <__swbuf_r>
 8008946:	3001      	adds	r0, #1
 8008948:	d011      	beq.n	800896e <_puts_r+0x72>
 800894a:	200a      	movs	r0, #10
 800894c:	bd70      	pop	{r4, r5, r6, pc}
 800894e:	4b17      	ldr	r3, [pc, #92]	; (80089ac <_puts_r+0xb0>)
 8008950:	429c      	cmp	r4, r3
 8008952:	d101      	bne.n	8008958 <_puts_r+0x5c>
 8008954:	68ac      	ldr	r4, [r5, #8]
 8008956:	e7e3      	b.n	8008920 <_puts_r+0x24>
 8008958:	4b15      	ldr	r3, [pc, #84]	; (80089b0 <_puts_r+0xb4>)
 800895a:	429c      	cmp	r4, r3
 800895c:	bf08      	it	eq
 800895e:	68ec      	ldreq	r4, [r5, #12]
 8008960:	e7de      	b.n	8008920 <_puts_r+0x24>
 8008962:	4621      	mov	r1, r4
 8008964:	4628      	mov	r0, r5
 8008966:	f000 f87f 	bl	8008a68 <__swsetup_r>
 800896a:	2800      	cmp	r0, #0
 800896c:	d0dd      	beq.n	800892a <_puts_r+0x2e>
 800896e:	f04f 30ff 	mov.w	r0, #4294967295
 8008972:	bd70      	pop	{r4, r5, r6, pc}
 8008974:	2b00      	cmp	r3, #0
 8008976:	da04      	bge.n	8008982 <_puts_r+0x86>
 8008978:	69a2      	ldr	r2, [r4, #24]
 800897a:	4293      	cmp	r3, r2
 800897c:	db06      	blt.n	800898c <_puts_r+0x90>
 800897e:	290a      	cmp	r1, #10
 8008980:	d004      	beq.n	800898c <_puts_r+0x90>
 8008982:	6823      	ldr	r3, [r4, #0]
 8008984:	1c5a      	adds	r2, r3, #1
 8008986:	6022      	str	r2, [r4, #0]
 8008988:	7019      	strb	r1, [r3, #0]
 800898a:	e7cf      	b.n	800892c <_puts_r+0x30>
 800898c:	4622      	mov	r2, r4
 800898e:	4628      	mov	r0, r5
 8008990:	f000 f818 	bl	80089c4 <__swbuf_r>
 8008994:	3001      	adds	r0, #1
 8008996:	d1c9      	bne.n	800892c <_puts_r+0x30>
 8008998:	e7e9      	b.n	800896e <_puts_r+0x72>
 800899a:	6823      	ldr	r3, [r4, #0]
 800899c:	200a      	movs	r0, #10
 800899e:	1c5a      	adds	r2, r3, #1
 80089a0:	6022      	str	r2, [r4, #0]
 80089a2:	7018      	strb	r0, [r3, #0]
 80089a4:	bd70      	pop	{r4, r5, r6, pc}
 80089a6:	bf00      	nop
 80089a8:	0800ad88 	.word	0x0800ad88
 80089ac:	0800ada8 	.word	0x0800ada8
 80089b0:	0800ad68 	.word	0x0800ad68

080089b4 <puts>:
 80089b4:	4b02      	ldr	r3, [pc, #8]	; (80089c0 <puts+0xc>)
 80089b6:	4601      	mov	r1, r0
 80089b8:	6818      	ldr	r0, [r3, #0]
 80089ba:	f7ff bf9f 	b.w	80088fc <_puts_r>
 80089be:	bf00      	nop
 80089c0:	20000008 	.word	0x20000008

080089c4 <__swbuf_r>:
 80089c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089c6:	460e      	mov	r6, r1
 80089c8:	4614      	mov	r4, r2
 80089ca:	4605      	mov	r5, r0
 80089cc:	b118      	cbz	r0, 80089d6 <__swbuf_r+0x12>
 80089ce:	6983      	ldr	r3, [r0, #24]
 80089d0:	b90b      	cbnz	r3, 80089d6 <__swbuf_r+0x12>
 80089d2:	f001 f805 	bl	80099e0 <__sinit>
 80089d6:	4b21      	ldr	r3, [pc, #132]	; (8008a5c <__swbuf_r+0x98>)
 80089d8:	429c      	cmp	r4, r3
 80089da:	d12a      	bne.n	8008a32 <__swbuf_r+0x6e>
 80089dc:	686c      	ldr	r4, [r5, #4]
 80089de:	69a3      	ldr	r3, [r4, #24]
 80089e0:	60a3      	str	r3, [r4, #8]
 80089e2:	89a3      	ldrh	r3, [r4, #12]
 80089e4:	071a      	lsls	r2, r3, #28
 80089e6:	d52e      	bpl.n	8008a46 <__swbuf_r+0x82>
 80089e8:	6923      	ldr	r3, [r4, #16]
 80089ea:	b363      	cbz	r3, 8008a46 <__swbuf_r+0x82>
 80089ec:	6923      	ldr	r3, [r4, #16]
 80089ee:	6820      	ldr	r0, [r4, #0]
 80089f0:	1ac0      	subs	r0, r0, r3
 80089f2:	6963      	ldr	r3, [r4, #20]
 80089f4:	b2f6      	uxtb	r6, r6
 80089f6:	4298      	cmp	r0, r3
 80089f8:	4637      	mov	r7, r6
 80089fa:	db04      	blt.n	8008a06 <__swbuf_r+0x42>
 80089fc:	4621      	mov	r1, r4
 80089fe:	4628      	mov	r0, r5
 8008a00:	f000 ff84 	bl	800990c <_fflush_r>
 8008a04:	bb28      	cbnz	r0, 8008a52 <__swbuf_r+0x8e>
 8008a06:	68a3      	ldr	r3, [r4, #8]
 8008a08:	3b01      	subs	r3, #1
 8008a0a:	60a3      	str	r3, [r4, #8]
 8008a0c:	6823      	ldr	r3, [r4, #0]
 8008a0e:	1c5a      	adds	r2, r3, #1
 8008a10:	6022      	str	r2, [r4, #0]
 8008a12:	701e      	strb	r6, [r3, #0]
 8008a14:	6963      	ldr	r3, [r4, #20]
 8008a16:	3001      	adds	r0, #1
 8008a18:	4298      	cmp	r0, r3
 8008a1a:	d004      	beq.n	8008a26 <__swbuf_r+0x62>
 8008a1c:	89a3      	ldrh	r3, [r4, #12]
 8008a1e:	07db      	lsls	r3, r3, #31
 8008a20:	d519      	bpl.n	8008a56 <__swbuf_r+0x92>
 8008a22:	2e0a      	cmp	r6, #10
 8008a24:	d117      	bne.n	8008a56 <__swbuf_r+0x92>
 8008a26:	4621      	mov	r1, r4
 8008a28:	4628      	mov	r0, r5
 8008a2a:	f000 ff6f 	bl	800990c <_fflush_r>
 8008a2e:	b190      	cbz	r0, 8008a56 <__swbuf_r+0x92>
 8008a30:	e00f      	b.n	8008a52 <__swbuf_r+0x8e>
 8008a32:	4b0b      	ldr	r3, [pc, #44]	; (8008a60 <__swbuf_r+0x9c>)
 8008a34:	429c      	cmp	r4, r3
 8008a36:	d101      	bne.n	8008a3c <__swbuf_r+0x78>
 8008a38:	68ac      	ldr	r4, [r5, #8]
 8008a3a:	e7d0      	b.n	80089de <__swbuf_r+0x1a>
 8008a3c:	4b09      	ldr	r3, [pc, #36]	; (8008a64 <__swbuf_r+0xa0>)
 8008a3e:	429c      	cmp	r4, r3
 8008a40:	bf08      	it	eq
 8008a42:	68ec      	ldreq	r4, [r5, #12]
 8008a44:	e7cb      	b.n	80089de <__swbuf_r+0x1a>
 8008a46:	4621      	mov	r1, r4
 8008a48:	4628      	mov	r0, r5
 8008a4a:	f000 f80d 	bl	8008a68 <__swsetup_r>
 8008a4e:	2800      	cmp	r0, #0
 8008a50:	d0cc      	beq.n	80089ec <__swbuf_r+0x28>
 8008a52:	f04f 37ff 	mov.w	r7, #4294967295
 8008a56:	4638      	mov	r0, r7
 8008a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	0800ad88 	.word	0x0800ad88
 8008a60:	0800ada8 	.word	0x0800ada8
 8008a64:	0800ad68 	.word	0x0800ad68

08008a68 <__swsetup_r>:
 8008a68:	4b32      	ldr	r3, [pc, #200]	; (8008b34 <__swsetup_r+0xcc>)
 8008a6a:	b570      	push	{r4, r5, r6, lr}
 8008a6c:	681d      	ldr	r5, [r3, #0]
 8008a6e:	4606      	mov	r6, r0
 8008a70:	460c      	mov	r4, r1
 8008a72:	b125      	cbz	r5, 8008a7e <__swsetup_r+0x16>
 8008a74:	69ab      	ldr	r3, [r5, #24]
 8008a76:	b913      	cbnz	r3, 8008a7e <__swsetup_r+0x16>
 8008a78:	4628      	mov	r0, r5
 8008a7a:	f000 ffb1 	bl	80099e0 <__sinit>
 8008a7e:	4b2e      	ldr	r3, [pc, #184]	; (8008b38 <__swsetup_r+0xd0>)
 8008a80:	429c      	cmp	r4, r3
 8008a82:	d10f      	bne.n	8008aa4 <__swsetup_r+0x3c>
 8008a84:	686c      	ldr	r4, [r5, #4]
 8008a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a8a:	b29a      	uxth	r2, r3
 8008a8c:	0715      	lsls	r5, r2, #28
 8008a8e:	d42c      	bmi.n	8008aea <__swsetup_r+0x82>
 8008a90:	06d0      	lsls	r0, r2, #27
 8008a92:	d411      	bmi.n	8008ab8 <__swsetup_r+0x50>
 8008a94:	2209      	movs	r2, #9
 8008a96:	6032      	str	r2, [r6, #0]
 8008a98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a9c:	81a3      	strh	r3, [r4, #12]
 8008a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa2:	bd70      	pop	{r4, r5, r6, pc}
 8008aa4:	4b25      	ldr	r3, [pc, #148]	; (8008b3c <__swsetup_r+0xd4>)
 8008aa6:	429c      	cmp	r4, r3
 8008aa8:	d101      	bne.n	8008aae <__swsetup_r+0x46>
 8008aaa:	68ac      	ldr	r4, [r5, #8]
 8008aac:	e7eb      	b.n	8008a86 <__swsetup_r+0x1e>
 8008aae:	4b24      	ldr	r3, [pc, #144]	; (8008b40 <__swsetup_r+0xd8>)
 8008ab0:	429c      	cmp	r4, r3
 8008ab2:	bf08      	it	eq
 8008ab4:	68ec      	ldreq	r4, [r5, #12]
 8008ab6:	e7e6      	b.n	8008a86 <__swsetup_r+0x1e>
 8008ab8:	0751      	lsls	r1, r2, #29
 8008aba:	d512      	bpl.n	8008ae2 <__swsetup_r+0x7a>
 8008abc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008abe:	b141      	cbz	r1, 8008ad2 <__swsetup_r+0x6a>
 8008ac0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ac4:	4299      	cmp	r1, r3
 8008ac6:	d002      	beq.n	8008ace <__swsetup_r+0x66>
 8008ac8:	4630      	mov	r0, r6
 8008aca:	f001 fb77 	bl	800a1bc <_free_r>
 8008ace:	2300      	movs	r3, #0
 8008ad0:	6363      	str	r3, [r4, #52]	; 0x34
 8008ad2:	89a3      	ldrh	r3, [r4, #12]
 8008ad4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008ad8:	81a3      	strh	r3, [r4, #12]
 8008ada:	2300      	movs	r3, #0
 8008adc:	6063      	str	r3, [r4, #4]
 8008ade:	6923      	ldr	r3, [r4, #16]
 8008ae0:	6023      	str	r3, [r4, #0]
 8008ae2:	89a3      	ldrh	r3, [r4, #12]
 8008ae4:	f043 0308 	orr.w	r3, r3, #8
 8008ae8:	81a3      	strh	r3, [r4, #12]
 8008aea:	6923      	ldr	r3, [r4, #16]
 8008aec:	b94b      	cbnz	r3, 8008b02 <__swsetup_r+0x9a>
 8008aee:	89a3      	ldrh	r3, [r4, #12]
 8008af0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008af4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008af8:	d003      	beq.n	8008b02 <__swsetup_r+0x9a>
 8008afa:	4621      	mov	r1, r4
 8008afc:	4630      	mov	r0, r6
 8008afe:	f001 f82b 	bl	8009b58 <__smakebuf_r>
 8008b02:	89a2      	ldrh	r2, [r4, #12]
 8008b04:	f012 0301 	ands.w	r3, r2, #1
 8008b08:	d00c      	beq.n	8008b24 <__swsetup_r+0xbc>
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	60a3      	str	r3, [r4, #8]
 8008b0e:	6963      	ldr	r3, [r4, #20]
 8008b10:	425b      	negs	r3, r3
 8008b12:	61a3      	str	r3, [r4, #24]
 8008b14:	6923      	ldr	r3, [r4, #16]
 8008b16:	b953      	cbnz	r3, 8008b2e <__swsetup_r+0xc6>
 8008b18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b1c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008b20:	d1ba      	bne.n	8008a98 <__swsetup_r+0x30>
 8008b22:	bd70      	pop	{r4, r5, r6, pc}
 8008b24:	0792      	lsls	r2, r2, #30
 8008b26:	bf58      	it	pl
 8008b28:	6963      	ldrpl	r3, [r4, #20]
 8008b2a:	60a3      	str	r3, [r4, #8]
 8008b2c:	e7f2      	b.n	8008b14 <__swsetup_r+0xac>
 8008b2e:	2000      	movs	r0, #0
 8008b30:	e7f7      	b.n	8008b22 <__swsetup_r+0xba>
 8008b32:	bf00      	nop
 8008b34:	20000008 	.word	0x20000008
 8008b38:	0800ad88 	.word	0x0800ad88
 8008b3c:	0800ada8 	.word	0x0800ada8
 8008b40:	0800ad68 	.word	0x0800ad68

08008b44 <quorem>:
 8008b44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b48:	6903      	ldr	r3, [r0, #16]
 8008b4a:	690c      	ldr	r4, [r1, #16]
 8008b4c:	429c      	cmp	r4, r3
 8008b4e:	4680      	mov	r8, r0
 8008b50:	f300 8082 	bgt.w	8008c58 <quorem+0x114>
 8008b54:	3c01      	subs	r4, #1
 8008b56:	f101 0714 	add.w	r7, r1, #20
 8008b5a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8008b5e:	f100 0614 	add.w	r6, r0, #20
 8008b62:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008b66:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008b6a:	eb06 030e 	add.w	r3, r6, lr
 8008b6e:	3501      	adds	r5, #1
 8008b70:	eb07 090e 	add.w	r9, r7, lr
 8008b74:	9301      	str	r3, [sp, #4]
 8008b76:	fbb0 f5f5 	udiv	r5, r0, r5
 8008b7a:	b395      	cbz	r5, 8008be2 <quorem+0x9e>
 8008b7c:	f04f 0a00 	mov.w	sl, #0
 8008b80:	4638      	mov	r0, r7
 8008b82:	46b4      	mov	ip, r6
 8008b84:	46d3      	mov	fp, sl
 8008b86:	f850 2b04 	ldr.w	r2, [r0], #4
 8008b8a:	b293      	uxth	r3, r2
 8008b8c:	fb05 a303 	mla	r3, r5, r3, sl
 8008b90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	ebab 0303 	sub.w	r3, fp, r3
 8008b9a:	0c12      	lsrs	r2, r2, #16
 8008b9c:	f8bc b000 	ldrh.w	fp, [ip]
 8008ba0:	fb05 a202 	mla	r2, r5, r2, sl
 8008ba4:	fa13 f38b 	uxtah	r3, r3, fp
 8008ba8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008bac:	fa1f fb82 	uxth.w	fp, r2
 8008bb0:	f8dc 2000 	ldr.w	r2, [ip]
 8008bb4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008bb8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bc2:	4581      	cmp	r9, r0
 8008bc4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008bc8:	f84c 3b04 	str.w	r3, [ip], #4
 8008bcc:	d2db      	bcs.n	8008b86 <quorem+0x42>
 8008bce:	f856 300e 	ldr.w	r3, [r6, lr]
 8008bd2:	b933      	cbnz	r3, 8008be2 <quorem+0x9e>
 8008bd4:	9b01      	ldr	r3, [sp, #4]
 8008bd6:	3b04      	subs	r3, #4
 8008bd8:	429e      	cmp	r6, r3
 8008bda:	461a      	mov	r2, r3
 8008bdc:	d330      	bcc.n	8008c40 <quorem+0xfc>
 8008bde:	f8c8 4010 	str.w	r4, [r8, #16]
 8008be2:	4640      	mov	r0, r8
 8008be4:	f001 fa15 	bl	800a012 <__mcmp>
 8008be8:	2800      	cmp	r0, #0
 8008bea:	db25      	blt.n	8008c38 <quorem+0xf4>
 8008bec:	3501      	adds	r5, #1
 8008bee:	4630      	mov	r0, r6
 8008bf0:	f04f 0e00 	mov.w	lr, #0
 8008bf4:	f857 2b04 	ldr.w	r2, [r7], #4
 8008bf8:	f8d0 c000 	ldr.w	ip, [r0]
 8008bfc:	b293      	uxth	r3, r2
 8008bfe:	ebae 0303 	sub.w	r3, lr, r3
 8008c02:	0c12      	lsrs	r2, r2, #16
 8008c04:	fa13 f38c 	uxtah	r3, r3, ip
 8008c08:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008c0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008c10:	b29b      	uxth	r3, r3
 8008c12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c16:	45b9      	cmp	r9, r7
 8008c18:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008c1c:	f840 3b04 	str.w	r3, [r0], #4
 8008c20:	d2e8      	bcs.n	8008bf4 <quorem+0xb0>
 8008c22:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008c26:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008c2a:	b92a      	cbnz	r2, 8008c38 <quorem+0xf4>
 8008c2c:	3b04      	subs	r3, #4
 8008c2e:	429e      	cmp	r6, r3
 8008c30:	461a      	mov	r2, r3
 8008c32:	d30b      	bcc.n	8008c4c <quorem+0x108>
 8008c34:	f8c8 4010 	str.w	r4, [r8, #16]
 8008c38:	4628      	mov	r0, r5
 8008c3a:	b003      	add	sp, #12
 8008c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c40:	6812      	ldr	r2, [r2, #0]
 8008c42:	3b04      	subs	r3, #4
 8008c44:	2a00      	cmp	r2, #0
 8008c46:	d1ca      	bne.n	8008bde <quorem+0x9a>
 8008c48:	3c01      	subs	r4, #1
 8008c4a:	e7c5      	b.n	8008bd8 <quorem+0x94>
 8008c4c:	6812      	ldr	r2, [r2, #0]
 8008c4e:	3b04      	subs	r3, #4
 8008c50:	2a00      	cmp	r2, #0
 8008c52:	d1ef      	bne.n	8008c34 <quorem+0xf0>
 8008c54:	3c01      	subs	r4, #1
 8008c56:	e7ea      	b.n	8008c2e <quorem+0xea>
 8008c58:	2000      	movs	r0, #0
 8008c5a:	e7ee      	b.n	8008c3a <quorem+0xf6>
 8008c5c:	0000      	movs	r0, r0
	...

08008c60 <_dtoa_r>:
 8008c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c64:	ec57 6b10 	vmov	r6, r7, d0
 8008c68:	b097      	sub	sp, #92	; 0x5c
 8008c6a:	e9cd 6700 	strd	r6, r7, [sp]
 8008c6e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c70:	9107      	str	r1, [sp, #28]
 8008c72:	4604      	mov	r4, r0
 8008c74:	920a      	str	r2, [sp, #40]	; 0x28
 8008c76:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c78:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008c7a:	b93e      	cbnz	r6, 8008c8c <_dtoa_r+0x2c>
 8008c7c:	2010      	movs	r0, #16
 8008c7e:	f000 ffab 	bl	8009bd8 <malloc>
 8008c82:	6260      	str	r0, [r4, #36]	; 0x24
 8008c84:	6046      	str	r6, [r0, #4]
 8008c86:	6086      	str	r6, [r0, #8]
 8008c88:	6006      	str	r6, [r0, #0]
 8008c8a:	60c6      	str	r6, [r0, #12]
 8008c8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c8e:	6819      	ldr	r1, [r3, #0]
 8008c90:	b151      	cbz	r1, 8008ca8 <_dtoa_r+0x48>
 8008c92:	685a      	ldr	r2, [r3, #4]
 8008c94:	604a      	str	r2, [r1, #4]
 8008c96:	2301      	movs	r3, #1
 8008c98:	4093      	lsls	r3, r2
 8008c9a:	608b      	str	r3, [r1, #8]
 8008c9c:	4620      	mov	r0, r4
 8008c9e:	f000 ffe2 	bl	8009c66 <_Bfree>
 8008ca2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	601a      	str	r2, [r3, #0]
 8008ca8:	9b01      	ldr	r3, [sp, #4]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	bfbf      	itttt	lt
 8008cae:	2301      	movlt	r3, #1
 8008cb0:	602b      	strlt	r3, [r5, #0]
 8008cb2:	9b01      	ldrlt	r3, [sp, #4]
 8008cb4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008cb8:	bfb2      	itee	lt
 8008cba:	9301      	strlt	r3, [sp, #4]
 8008cbc:	2300      	movge	r3, #0
 8008cbe:	602b      	strge	r3, [r5, #0]
 8008cc0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008cc4:	4ba8      	ldr	r3, [pc, #672]	; (8008f68 <_dtoa_r+0x308>)
 8008cc6:	ea33 0308 	bics.w	r3, r3, r8
 8008cca:	d11b      	bne.n	8008d04 <_dtoa_r+0xa4>
 8008ccc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008cce:	f242 730f 	movw	r3, #9999	; 0x270f
 8008cd2:	6013      	str	r3, [r2, #0]
 8008cd4:	9b00      	ldr	r3, [sp, #0]
 8008cd6:	b923      	cbnz	r3, 8008ce2 <_dtoa_r+0x82>
 8008cd8:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	f000 8578 	beq.w	80097d2 <_dtoa_r+0xb72>
 8008ce2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ce4:	b953      	cbnz	r3, 8008cfc <_dtoa_r+0x9c>
 8008ce6:	4ba1      	ldr	r3, [pc, #644]	; (8008f6c <_dtoa_r+0x30c>)
 8008ce8:	e021      	b.n	8008d2e <_dtoa_r+0xce>
 8008cea:	4ba1      	ldr	r3, [pc, #644]	; (8008f70 <_dtoa_r+0x310>)
 8008cec:	9302      	str	r3, [sp, #8]
 8008cee:	3308      	adds	r3, #8
 8008cf0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008cf2:	6013      	str	r3, [r2, #0]
 8008cf4:	9802      	ldr	r0, [sp, #8]
 8008cf6:	b017      	add	sp, #92	; 0x5c
 8008cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cfc:	4b9b      	ldr	r3, [pc, #620]	; (8008f6c <_dtoa_r+0x30c>)
 8008cfe:	9302      	str	r3, [sp, #8]
 8008d00:	3303      	adds	r3, #3
 8008d02:	e7f5      	b.n	8008cf0 <_dtoa_r+0x90>
 8008d04:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	4630      	mov	r0, r6
 8008d0e:	4639      	mov	r1, r7
 8008d10:	f7f7 fed6 	bl	8000ac0 <__aeabi_dcmpeq>
 8008d14:	4681      	mov	r9, r0
 8008d16:	b160      	cbz	r0, 8008d32 <_dtoa_r+0xd2>
 8008d18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	6013      	str	r3, [r2, #0]
 8008d1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	f000 8553 	beq.w	80097cc <_dtoa_r+0xb6c>
 8008d26:	4b93      	ldr	r3, [pc, #588]	; (8008f74 <_dtoa_r+0x314>)
 8008d28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d2a:	6013      	str	r3, [r2, #0]
 8008d2c:	3b01      	subs	r3, #1
 8008d2e:	9302      	str	r3, [sp, #8]
 8008d30:	e7e0      	b.n	8008cf4 <_dtoa_r+0x94>
 8008d32:	aa14      	add	r2, sp, #80	; 0x50
 8008d34:	a915      	add	r1, sp, #84	; 0x54
 8008d36:	ec47 6b10 	vmov	d0, r6, r7
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	f001 f9e1 	bl	800a102 <__d2b>
 8008d40:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008d44:	4682      	mov	sl, r0
 8008d46:	2d00      	cmp	r5, #0
 8008d48:	d07e      	beq.n	8008e48 <_dtoa_r+0x1e8>
 8008d4a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008d4e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008d52:	4630      	mov	r0, r6
 8008d54:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008d58:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008d5c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8008d60:	2200      	movs	r2, #0
 8008d62:	4b85      	ldr	r3, [pc, #532]	; (8008f78 <_dtoa_r+0x318>)
 8008d64:	f7f7 fa90 	bl	8000288 <__aeabi_dsub>
 8008d68:	a379      	add	r3, pc, #484	; (adr r3, 8008f50 <_dtoa_r+0x2f0>)
 8008d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6e:	f7f7 fc3f 	bl	80005f0 <__aeabi_dmul>
 8008d72:	a379      	add	r3, pc, #484	; (adr r3, 8008f58 <_dtoa_r+0x2f8>)
 8008d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d78:	f7f7 fa88 	bl	800028c <__adddf3>
 8008d7c:	4606      	mov	r6, r0
 8008d7e:	4628      	mov	r0, r5
 8008d80:	460f      	mov	r7, r1
 8008d82:	f7f7 fbcf 	bl	8000524 <__aeabi_i2d>
 8008d86:	a376      	add	r3, pc, #472	; (adr r3, 8008f60 <_dtoa_r+0x300>)
 8008d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d8c:	f7f7 fc30 	bl	80005f0 <__aeabi_dmul>
 8008d90:	4602      	mov	r2, r0
 8008d92:	460b      	mov	r3, r1
 8008d94:	4630      	mov	r0, r6
 8008d96:	4639      	mov	r1, r7
 8008d98:	f7f7 fa78 	bl	800028c <__adddf3>
 8008d9c:	4606      	mov	r6, r0
 8008d9e:	460f      	mov	r7, r1
 8008da0:	f7f7 fed6 	bl	8000b50 <__aeabi_d2iz>
 8008da4:	2200      	movs	r2, #0
 8008da6:	4683      	mov	fp, r0
 8008da8:	2300      	movs	r3, #0
 8008daa:	4630      	mov	r0, r6
 8008dac:	4639      	mov	r1, r7
 8008dae:	f7f7 fe91 	bl	8000ad4 <__aeabi_dcmplt>
 8008db2:	b158      	cbz	r0, 8008dcc <_dtoa_r+0x16c>
 8008db4:	4658      	mov	r0, fp
 8008db6:	f7f7 fbb5 	bl	8000524 <__aeabi_i2d>
 8008dba:	4602      	mov	r2, r0
 8008dbc:	460b      	mov	r3, r1
 8008dbe:	4630      	mov	r0, r6
 8008dc0:	4639      	mov	r1, r7
 8008dc2:	f7f7 fe7d 	bl	8000ac0 <__aeabi_dcmpeq>
 8008dc6:	b908      	cbnz	r0, 8008dcc <_dtoa_r+0x16c>
 8008dc8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008dcc:	f1bb 0f16 	cmp.w	fp, #22
 8008dd0:	d859      	bhi.n	8008e86 <_dtoa_r+0x226>
 8008dd2:	496a      	ldr	r1, [pc, #424]	; (8008f7c <_dtoa_r+0x31c>)
 8008dd4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8008dd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ddc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008de0:	f7f7 fe96 	bl	8000b10 <__aeabi_dcmpgt>
 8008de4:	2800      	cmp	r0, #0
 8008de6:	d050      	beq.n	8008e8a <_dtoa_r+0x22a>
 8008de8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008dec:	2300      	movs	r3, #0
 8008dee:	930e      	str	r3, [sp, #56]	; 0x38
 8008df0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008df2:	1b5d      	subs	r5, r3, r5
 8008df4:	1e6b      	subs	r3, r5, #1
 8008df6:	9306      	str	r3, [sp, #24]
 8008df8:	bf45      	ittet	mi
 8008dfa:	f1c5 0301 	rsbmi	r3, r5, #1
 8008dfe:	9305      	strmi	r3, [sp, #20]
 8008e00:	2300      	movpl	r3, #0
 8008e02:	2300      	movmi	r3, #0
 8008e04:	bf4c      	ite	mi
 8008e06:	9306      	strmi	r3, [sp, #24]
 8008e08:	9305      	strpl	r3, [sp, #20]
 8008e0a:	f1bb 0f00 	cmp.w	fp, #0
 8008e0e:	db3e      	blt.n	8008e8e <_dtoa_r+0x22e>
 8008e10:	9b06      	ldr	r3, [sp, #24]
 8008e12:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008e16:	445b      	add	r3, fp
 8008e18:	9306      	str	r3, [sp, #24]
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	9308      	str	r3, [sp, #32]
 8008e1e:	9b07      	ldr	r3, [sp, #28]
 8008e20:	2b09      	cmp	r3, #9
 8008e22:	f200 80af 	bhi.w	8008f84 <_dtoa_r+0x324>
 8008e26:	2b05      	cmp	r3, #5
 8008e28:	bfc4      	itt	gt
 8008e2a:	3b04      	subgt	r3, #4
 8008e2c:	9307      	strgt	r3, [sp, #28]
 8008e2e:	9b07      	ldr	r3, [sp, #28]
 8008e30:	f1a3 0302 	sub.w	r3, r3, #2
 8008e34:	bfcc      	ite	gt
 8008e36:	2600      	movgt	r6, #0
 8008e38:	2601      	movle	r6, #1
 8008e3a:	2b03      	cmp	r3, #3
 8008e3c:	f200 80ae 	bhi.w	8008f9c <_dtoa_r+0x33c>
 8008e40:	e8df f003 	tbb	[pc, r3]
 8008e44:	772f8482 	.word	0x772f8482
 8008e48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e4a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008e4c:	441d      	add	r5, r3
 8008e4e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008e52:	2b20      	cmp	r3, #32
 8008e54:	dd11      	ble.n	8008e7a <_dtoa_r+0x21a>
 8008e56:	9a00      	ldr	r2, [sp, #0]
 8008e58:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008e5c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008e60:	fa22 f000 	lsr.w	r0, r2, r0
 8008e64:	fa08 f303 	lsl.w	r3, r8, r3
 8008e68:	4318      	orrs	r0, r3
 8008e6a:	f7f7 fb4b 	bl	8000504 <__aeabi_ui2d>
 8008e6e:	2301      	movs	r3, #1
 8008e70:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008e74:	3d01      	subs	r5, #1
 8008e76:	9312      	str	r3, [sp, #72]	; 0x48
 8008e78:	e772      	b.n	8008d60 <_dtoa_r+0x100>
 8008e7a:	f1c3 0020 	rsb	r0, r3, #32
 8008e7e:	9b00      	ldr	r3, [sp, #0]
 8008e80:	fa03 f000 	lsl.w	r0, r3, r0
 8008e84:	e7f1      	b.n	8008e6a <_dtoa_r+0x20a>
 8008e86:	2301      	movs	r3, #1
 8008e88:	e7b1      	b.n	8008dee <_dtoa_r+0x18e>
 8008e8a:	900e      	str	r0, [sp, #56]	; 0x38
 8008e8c:	e7b0      	b.n	8008df0 <_dtoa_r+0x190>
 8008e8e:	9b05      	ldr	r3, [sp, #20]
 8008e90:	eba3 030b 	sub.w	r3, r3, fp
 8008e94:	9305      	str	r3, [sp, #20]
 8008e96:	f1cb 0300 	rsb	r3, fp, #0
 8008e9a:	9308      	str	r3, [sp, #32]
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ea0:	e7bd      	b.n	8008e1e <_dtoa_r+0x1be>
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	dd7a      	ble.n	8008fa2 <_dtoa_r+0x342>
 8008eac:	9304      	str	r3, [sp, #16]
 8008eae:	9303      	str	r3, [sp, #12]
 8008eb0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	606a      	str	r2, [r5, #4]
 8008eb6:	2104      	movs	r1, #4
 8008eb8:	f101 0214 	add.w	r2, r1, #20
 8008ebc:	429a      	cmp	r2, r3
 8008ebe:	d975      	bls.n	8008fac <_dtoa_r+0x34c>
 8008ec0:	6869      	ldr	r1, [r5, #4]
 8008ec2:	4620      	mov	r0, r4
 8008ec4:	f000 fe9b 	bl	8009bfe <_Balloc>
 8008ec8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008eca:	6028      	str	r0, [r5, #0]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	9302      	str	r3, [sp, #8]
 8008ed0:	9b03      	ldr	r3, [sp, #12]
 8008ed2:	2b0e      	cmp	r3, #14
 8008ed4:	f200 80e5 	bhi.w	80090a2 <_dtoa_r+0x442>
 8008ed8:	2e00      	cmp	r6, #0
 8008eda:	f000 80e2 	beq.w	80090a2 <_dtoa_r+0x442>
 8008ede:	ed9d 7b00 	vldr	d7, [sp]
 8008ee2:	f1bb 0f00 	cmp.w	fp, #0
 8008ee6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8008eea:	dd74      	ble.n	8008fd6 <_dtoa_r+0x376>
 8008eec:	4a23      	ldr	r2, [pc, #140]	; (8008f7c <_dtoa_r+0x31c>)
 8008eee:	f00b 030f 	and.w	r3, fp, #15
 8008ef2:	ea4f 162b 	mov.w	r6, fp, asr #4
 8008ef6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008efa:	06f0      	lsls	r0, r6, #27
 8008efc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008f00:	d559      	bpl.n	8008fb6 <_dtoa_r+0x356>
 8008f02:	4b1f      	ldr	r3, [pc, #124]	; (8008f80 <_dtoa_r+0x320>)
 8008f04:	ec51 0b17 	vmov	r0, r1, d7
 8008f08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008f0c:	f7f7 fc9a 	bl	8000844 <__aeabi_ddiv>
 8008f10:	e9cd 0100 	strd	r0, r1, [sp]
 8008f14:	f006 060f 	and.w	r6, r6, #15
 8008f18:	2503      	movs	r5, #3
 8008f1a:	4f19      	ldr	r7, [pc, #100]	; (8008f80 <_dtoa_r+0x320>)
 8008f1c:	2e00      	cmp	r6, #0
 8008f1e:	d14c      	bne.n	8008fba <_dtoa_r+0x35a>
 8008f20:	4642      	mov	r2, r8
 8008f22:	464b      	mov	r3, r9
 8008f24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f28:	f7f7 fc8c 	bl	8000844 <__aeabi_ddiv>
 8008f2c:	e9cd 0100 	strd	r0, r1, [sp]
 8008f30:	e06a      	b.n	8009008 <_dtoa_r+0x3a8>
 8008f32:	2301      	movs	r3, #1
 8008f34:	9309      	str	r3, [sp, #36]	; 0x24
 8008f36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f38:	445b      	add	r3, fp
 8008f3a:	9304      	str	r3, [sp, #16]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	9303      	str	r3, [sp, #12]
 8008f42:	bfb8      	it	lt
 8008f44:	2301      	movlt	r3, #1
 8008f46:	e7b3      	b.n	8008eb0 <_dtoa_r+0x250>
 8008f48:	2300      	movs	r3, #0
 8008f4a:	e7ab      	b.n	8008ea4 <_dtoa_r+0x244>
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	e7f1      	b.n	8008f34 <_dtoa_r+0x2d4>
 8008f50:	636f4361 	.word	0x636f4361
 8008f54:	3fd287a7 	.word	0x3fd287a7
 8008f58:	8b60c8b3 	.word	0x8b60c8b3
 8008f5c:	3fc68a28 	.word	0x3fc68a28
 8008f60:	509f79fb 	.word	0x509f79fb
 8008f64:	3fd34413 	.word	0x3fd34413
 8008f68:	7ff00000 	.word	0x7ff00000
 8008f6c:	0800ad61 	.word	0x0800ad61
 8008f70:	0800ad58 	.word	0x0800ad58
 8008f74:	0800ad35 	.word	0x0800ad35
 8008f78:	3ff80000 	.word	0x3ff80000
 8008f7c:	0800adf0 	.word	0x0800adf0
 8008f80:	0800adc8 	.word	0x0800adc8
 8008f84:	2601      	movs	r6, #1
 8008f86:	2300      	movs	r3, #0
 8008f88:	9307      	str	r3, [sp, #28]
 8008f8a:	9609      	str	r6, [sp, #36]	; 0x24
 8008f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8008f90:	9304      	str	r3, [sp, #16]
 8008f92:	9303      	str	r3, [sp, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	2312      	movs	r3, #18
 8008f98:	920a      	str	r2, [sp, #40]	; 0x28
 8008f9a:	e789      	b.n	8008eb0 <_dtoa_r+0x250>
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	9309      	str	r3, [sp, #36]	; 0x24
 8008fa0:	e7f4      	b.n	8008f8c <_dtoa_r+0x32c>
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	9304      	str	r3, [sp, #16]
 8008fa6:	9303      	str	r3, [sp, #12]
 8008fa8:	461a      	mov	r2, r3
 8008faa:	e7f5      	b.n	8008f98 <_dtoa_r+0x338>
 8008fac:	686a      	ldr	r2, [r5, #4]
 8008fae:	3201      	adds	r2, #1
 8008fb0:	606a      	str	r2, [r5, #4]
 8008fb2:	0049      	lsls	r1, r1, #1
 8008fb4:	e780      	b.n	8008eb8 <_dtoa_r+0x258>
 8008fb6:	2502      	movs	r5, #2
 8008fb8:	e7af      	b.n	8008f1a <_dtoa_r+0x2ba>
 8008fba:	07f1      	lsls	r1, r6, #31
 8008fbc:	d508      	bpl.n	8008fd0 <_dtoa_r+0x370>
 8008fbe:	4640      	mov	r0, r8
 8008fc0:	4649      	mov	r1, r9
 8008fc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008fc6:	f7f7 fb13 	bl	80005f0 <__aeabi_dmul>
 8008fca:	3501      	adds	r5, #1
 8008fcc:	4680      	mov	r8, r0
 8008fce:	4689      	mov	r9, r1
 8008fd0:	1076      	asrs	r6, r6, #1
 8008fd2:	3708      	adds	r7, #8
 8008fd4:	e7a2      	b.n	8008f1c <_dtoa_r+0x2bc>
 8008fd6:	f000 809d 	beq.w	8009114 <_dtoa_r+0x4b4>
 8008fda:	f1cb 0600 	rsb	r6, fp, #0
 8008fde:	4b9f      	ldr	r3, [pc, #636]	; (800925c <_dtoa_r+0x5fc>)
 8008fe0:	4f9f      	ldr	r7, [pc, #636]	; (8009260 <_dtoa_r+0x600>)
 8008fe2:	f006 020f 	and.w	r2, r6, #15
 8008fe6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ff2:	f7f7 fafd 	bl	80005f0 <__aeabi_dmul>
 8008ff6:	e9cd 0100 	strd	r0, r1, [sp]
 8008ffa:	1136      	asrs	r6, r6, #4
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	2502      	movs	r5, #2
 8009000:	2e00      	cmp	r6, #0
 8009002:	d17c      	bne.n	80090fe <_dtoa_r+0x49e>
 8009004:	2b00      	cmp	r3, #0
 8009006:	d191      	bne.n	8008f2c <_dtoa_r+0x2cc>
 8009008:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800900a:	2b00      	cmp	r3, #0
 800900c:	f000 8084 	beq.w	8009118 <_dtoa_r+0x4b8>
 8009010:	e9dd 8900 	ldrd	r8, r9, [sp]
 8009014:	2200      	movs	r2, #0
 8009016:	4b93      	ldr	r3, [pc, #588]	; (8009264 <_dtoa_r+0x604>)
 8009018:	4640      	mov	r0, r8
 800901a:	4649      	mov	r1, r9
 800901c:	f7f7 fd5a 	bl	8000ad4 <__aeabi_dcmplt>
 8009020:	2800      	cmp	r0, #0
 8009022:	d079      	beq.n	8009118 <_dtoa_r+0x4b8>
 8009024:	9b03      	ldr	r3, [sp, #12]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d076      	beq.n	8009118 <_dtoa_r+0x4b8>
 800902a:	9b04      	ldr	r3, [sp, #16]
 800902c:	2b00      	cmp	r3, #0
 800902e:	dd34      	ble.n	800909a <_dtoa_r+0x43a>
 8009030:	2200      	movs	r2, #0
 8009032:	4b8d      	ldr	r3, [pc, #564]	; (8009268 <_dtoa_r+0x608>)
 8009034:	4640      	mov	r0, r8
 8009036:	4649      	mov	r1, r9
 8009038:	f7f7 fada 	bl	80005f0 <__aeabi_dmul>
 800903c:	e9cd 0100 	strd	r0, r1, [sp]
 8009040:	9e04      	ldr	r6, [sp, #16]
 8009042:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009046:	3501      	adds	r5, #1
 8009048:	4628      	mov	r0, r5
 800904a:	f7f7 fa6b 	bl	8000524 <__aeabi_i2d>
 800904e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009052:	f7f7 facd 	bl	80005f0 <__aeabi_dmul>
 8009056:	2200      	movs	r2, #0
 8009058:	4b84      	ldr	r3, [pc, #528]	; (800926c <_dtoa_r+0x60c>)
 800905a:	f7f7 f917 	bl	800028c <__adddf3>
 800905e:	4680      	mov	r8, r0
 8009060:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8009064:	2e00      	cmp	r6, #0
 8009066:	d15a      	bne.n	800911e <_dtoa_r+0x4be>
 8009068:	2200      	movs	r2, #0
 800906a:	4b81      	ldr	r3, [pc, #516]	; (8009270 <_dtoa_r+0x610>)
 800906c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009070:	f7f7 f90a 	bl	8000288 <__aeabi_dsub>
 8009074:	4642      	mov	r2, r8
 8009076:	464b      	mov	r3, r9
 8009078:	e9cd 0100 	strd	r0, r1, [sp]
 800907c:	f7f7 fd48 	bl	8000b10 <__aeabi_dcmpgt>
 8009080:	2800      	cmp	r0, #0
 8009082:	f040 829b 	bne.w	80095bc <_dtoa_r+0x95c>
 8009086:	4642      	mov	r2, r8
 8009088:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800908c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009090:	f7f7 fd20 	bl	8000ad4 <__aeabi_dcmplt>
 8009094:	2800      	cmp	r0, #0
 8009096:	f040 828f 	bne.w	80095b8 <_dtoa_r+0x958>
 800909a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800909e:	e9cd 2300 	strd	r2, r3, [sp]
 80090a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	f2c0 8150 	blt.w	800934a <_dtoa_r+0x6ea>
 80090aa:	f1bb 0f0e 	cmp.w	fp, #14
 80090ae:	f300 814c 	bgt.w	800934a <_dtoa_r+0x6ea>
 80090b2:	4b6a      	ldr	r3, [pc, #424]	; (800925c <_dtoa_r+0x5fc>)
 80090b4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80090b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80090bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090be:	2b00      	cmp	r3, #0
 80090c0:	f280 80da 	bge.w	8009278 <_dtoa_r+0x618>
 80090c4:	9b03      	ldr	r3, [sp, #12]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	f300 80d6 	bgt.w	8009278 <_dtoa_r+0x618>
 80090cc:	f040 8273 	bne.w	80095b6 <_dtoa_r+0x956>
 80090d0:	2200      	movs	r2, #0
 80090d2:	4b67      	ldr	r3, [pc, #412]	; (8009270 <_dtoa_r+0x610>)
 80090d4:	4640      	mov	r0, r8
 80090d6:	4649      	mov	r1, r9
 80090d8:	f7f7 fa8a 	bl	80005f0 <__aeabi_dmul>
 80090dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090e0:	f7f7 fd0c 	bl	8000afc <__aeabi_dcmpge>
 80090e4:	9e03      	ldr	r6, [sp, #12]
 80090e6:	4637      	mov	r7, r6
 80090e8:	2800      	cmp	r0, #0
 80090ea:	f040 824a 	bne.w	8009582 <_dtoa_r+0x922>
 80090ee:	9b02      	ldr	r3, [sp, #8]
 80090f0:	9a02      	ldr	r2, [sp, #8]
 80090f2:	1c5d      	adds	r5, r3, #1
 80090f4:	2331      	movs	r3, #49	; 0x31
 80090f6:	7013      	strb	r3, [r2, #0]
 80090f8:	f10b 0b01 	add.w	fp, fp, #1
 80090fc:	e245      	b.n	800958a <_dtoa_r+0x92a>
 80090fe:	07f2      	lsls	r2, r6, #31
 8009100:	d505      	bpl.n	800910e <_dtoa_r+0x4ae>
 8009102:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009106:	f7f7 fa73 	bl	80005f0 <__aeabi_dmul>
 800910a:	3501      	adds	r5, #1
 800910c:	2301      	movs	r3, #1
 800910e:	1076      	asrs	r6, r6, #1
 8009110:	3708      	adds	r7, #8
 8009112:	e775      	b.n	8009000 <_dtoa_r+0x3a0>
 8009114:	2502      	movs	r5, #2
 8009116:	e777      	b.n	8009008 <_dtoa_r+0x3a8>
 8009118:	465f      	mov	r7, fp
 800911a:	9e03      	ldr	r6, [sp, #12]
 800911c:	e794      	b.n	8009048 <_dtoa_r+0x3e8>
 800911e:	9a02      	ldr	r2, [sp, #8]
 8009120:	4b4e      	ldr	r3, [pc, #312]	; (800925c <_dtoa_r+0x5fc>)
 8009122:	4432      	add	r2, r6
 8009124:	9213      	str	r2, [sp, #76]	; 0x4c
 8009126:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009128:	1e71      	subs	r1, r6, #1
 800912a:	2a00      	cmp	r2, #0
 800912c:	d048      	beq.n	80091c0 <_dtoa_r+0x560>
 800912e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009136:	2000      	movs	r0, #0
 8009138:	494e      	ldr	r1, [pc, #312]	; (8009274 <_dtoa_r+0x614>)
 800913a:	f7f7 fb83 	bl	8000844 <__aeabi_ddiv>
 800913e:	4642      	mov	r2, r8
 8009140:	464b      	mov	r3, r9
 8009142:	f7f7 f8a1 	bl	8000288 <__aeabi_dsub>
 8009146:	9d02      	ldr	r5, [sp, #8]
 8009148:	4680      	mov	r8, r0
 800914a:	4689      	mov	r9, r1
 800914c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009150:	f7f7 fcfe 	bl	8000b50 <__aeabi_d2iz>
 8009154:	4606      	mov	r6, r0
 8009156:	f7f7 f9e5 	bl	8000524 <__aeabi_i2d>
 800915a:	4602      	mov	r2, r0
 800915c:	460b      	mov	r3, r1
 800915e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009162:	f7f7 f891 	bl	8000288 <__aeabi_dsub>
 8009166:	3630      	adds	r6, #48	; 0x30
 8009168:	f805 6b01 	strb.w	r6, [r5], #1
 800916c:	4642      	mov	r2, r8
 800916e:	464b      	mov	r3, r9
 8009170:	e9cd 0100 	strd	r0, r1, [sp]
 8009174:	f7f7 fcae 	bl	8000ad4 <__aeabi_dcmplt>
 8009178:	2800      	cmp	r0, #0
 800917a:	d165      	bne.n	8009248 <_dtoa_r+0x5e8>
 800917c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009180:	2000      	movs	r0, #0
 8009182:	4938      	ldr	r1, [pc, #224]	; (8009264 <_dtoa_r+0x604>)
 8009184:	f7f7 f880 	bl	8000288 <__aeabi_dsub>
 8009188:	4642      	mov	r2, r8
 800918a:	464b      	mov	r3, r9
 800918c:	f7f7 fca2 	bl	8000ad4 <__aeabi_dcmplt>
 8009190:	2800      	cmp	r0, #0
 8009192:	f040 80ba 	bne.w	800930a <_dtoa_r+0x6aa>
 8009196:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009198:	429d      	cmp	r5, r3
 800919a:	f43f af7e 	beq.w	800909a <_dtoa_r+0x43a>
 800919e:	2200      	movs	r2, #0
 80091a0:	4b31      	ldr	r3, [pc, #196]	; (8009268 <_dtoa_r+0x608>)
 80091a2:	4640      	mov	r0, r8
 80091a4:	4649      	mov	r1, r9
 80091a6:	f7f7 fa23 	bl	80005f0 <__aeabi_dmul>
 80091aa:	2200      	movs	r2, #0
 80091ac:	4680      	mov	r8, r0
 80091ae:	4689      	mov	r9, r1
 80091b0:	4b2d      	ldr	r3, [pc, #180]	; (8009268 <_dtoa_r+0x608>)
 80091b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80091b6:	f7f7 fa1b 	bl	80005f0 <__aeabi_dmul>
 80091ba:	e9cd 0100 	strd	r0, r1, [sp]
 80091be:	e7c5      	b.n	800914c <_dtoa_r+0x4ec>
 80091c0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80091c4:	4642      	mov	r2, r8
 80091c6:	464b      	mov	r3, r9
 80091c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091cc:	f7f7 fa10 	bl	80005f0 <__aeabi_dmul>
 80091d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80091d4:	9d02      	ldr	r5, [sp, #8]
 80091d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80091da:	f7f7 fcb9 	bl	8000b50 <__aeabi_d2iz>
 80091de:	4606      	mov	r6, r0
 80091e0:	f7f7 f9a0 	bl	8000524 <__aeabi_i2d>
 80091e4:	3630      	adds	r6, #48	; 0x30
 80091e6:	4602      	mov	r2, r0
 80091e8:	460b      	mov	r3, r1
 80091ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80091ee:	f7f7 f84b 	bl	8000288 <__aeabi_dsub>
 80091f2:	f805 6b01 	strb.w	r6, [r5], #1
 80091f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80091f8:	42ab      	cmp	r3, r5
 80091fa:	4680      	mov	r8, r0
 80091fc:	4689      	mov	r9, r1
 80091fe:	f04f 0200 	mov.w	r2, #0
 8009202:	d125      	bne.n	8009250 <_dtoa_r+0x5f0>
 8009204:	4b1b      	ldr	r3, [pc, #108]	; (8009274 <_dtoa_r+0x614>)
 8009206:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800920a:	f7f7 f83f 	bl	800028c <__adddf3>
 800920e:	4602      	mov	r2, r0
 8009210:	460b      	mov	r3, r1
 8009212:	4640      	mov	r0, r8
 8009214:	4649      	mov	r1, r9
 8009216:	f7f7 fc7b 	bl	8000b10 <__aeabi_dcmpgt>
 800921a:	2800      	cmp	r0, #0
 800921c:	d175      	bne.n	800930a <_dtoa_r+0x6aa>
 800921e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009222:	2000      	movs	r0, #0
 8009224:	4913      	ldr	r1, [pc, #76]	; (8009274 <_dtoa_r+0x614>)
 8009226:	f7f7 f82f 	bl	8000288 <__aeabi_dsub>
 800922a:	4602      	mov	r2, r0
 800922c:	460b      	mov	r3, r1
 800922e:	4640      	mov	r0, r8
 8009230:	4649      	mov	r1, r9
 8009232:	f7f7 fc4f 	bl	8000ad4 <__aeabi_dcmplt>
 8009236:	2800      	cmp	r0, #0
 8009238:	f43f af2f 	beq.w	800909a <_dtoa_r+0x43a>
 800923c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009240:	2b30      	cmp	r3, #48	; 0x30
 8009242:	f105 32ff 	add.w	r2, r5, #4294967295
 8009246:	d001      	beq.n	800924c <_dtoa_r+0x5ec>
 8009248:	46bb      	mov	fp, r7
 800924a:	e04d      	b.n	80092e8 <_dtoa_r+0x688>
 800924c:	4615      	mov	r5, r2
 800924e:	e7f5      	b.n	800923c <_dtoa_r+0x5dc>
 8009250:	4b05      	ldr	r3, [pc, #20]	; (8009268 <_dtoa_r+0x608>)
 8009252:	f7f7 f9cd 	bl	80005f0 <__aeabi_dmul>
 8009256:	e9cd 0100 	strd	r0, r1, [sp]
 800925a:	e7bc      	b.n	80091d6 <_dtoa_r+0x576>
 800925c:	0800adf0 	.word	0x0800adf0
 8009260:	0800adc8 	.word	0x0800adc8
 8009264:	3ff00000 	.word	0x3ff00000
 8009268:	40240000 	.word	0x40240000
 800926c:	401c0000 	.word	0x401c0000
 8009270:	40140000 	.word	0x40140000
 8009274:	3fe00000 	.word	0x3fe00000
 8009278:	e9dd 6700 	ldrd	r6, r7, [sp]
 800927c:	9d02      	ldr	r5, [sp, #8]
 800927e:	4642      	mov	r2, r8
 8009280:	464b      	mov	r3, r9
 8009282:	4630      	mov	r0, r6
 8009284:	4639      	mov	r1, r7
 8009286:	f7f7 fadd 	bl	8000844 <__aeabi_ddiv>
 800928a:	f7f7 fc61 	bl	8000b50 <__aeabi_d2iz>
 800928e:	9000      	str	r0, [sp, #0]
 8009290:	f7f7 f948 	bl	8000524 <__aeabi_i2d>
 8009294:	4642      	mov	r2, r8
 8009296:	464b      	mov	r3, r9
 8009298:	f7f7 f9aa 	bl	80005f0 <__aeabi_dmul>
 800929c:	4602      	mov	r2, r0
 800929e:	460b      	mov	r3, r1
 80092a0:	4630      	mov	r0, r6
 80092a2:	4639      	mov	r1, r7
 80092a4:	f7f6 fff0 	bl	8000288 <__aeabi_dsub>
 80092a8:	9e00      	ldr	r6, [sp, #0]
 80092aa:	9f03      	ldr	r7, [sp, #12]
 80092ac:	3630      	adds	r6, #48	; 0x30
 80092ae:	f805 6b01 	strb.w	r6, [r5], #1
 80092b2:	9e02      	ldr	r6, [sp, #8]
 80092b4:	1bae      	subs	r6, r5, r6
 80092b6:	42b7      	cmp	r7, r6
 80092b8:	4602      	mov	r2, r0
 80092ba:	460b      	mov	r3, r1
 80092bc:	d138      	bne.n	8009330 <_dtoa_r+0x6d0>
 80092be:	f7f6 ffe5 	bl	800028c <__adddf3>
 80092c2:	4606      	mov	r6, r0
 80092c4:	460f      	mov	r7, r1
 80092c6:	4602      	mov	r2, r0
 80092c8:	460b      	mov	r3, r1
 80092ca:	4640      	mov	r0, r8
 80092cc:	4649      	mov	r1, r9
 80092ce:	f7f7 fc01 	bl	8000ad4 <__aeabi_dcmplt>
 80092d2:	b9c8      	cbnz	r0, 8009308 <_dtoa_r+0x6a8>
 80092d4:	4632      	mov	r2, r6
 80092d6:	463b      	mov	r3, r7
 80092d8:	4640      	mov	r0, r8
 80092da:	4649      	mov	r1, r9
 80092dc:	f7f7 fbf0 	bl	8000ac0 <__aeabi_dcmpeq>
 80092e0:	b110      	cbz	r0, 80092e8 <_dtoa_r+0x688>
 80092e2:	9b00      	ldr	r3, [sp, #0]
 80092e4:	07db      	lsls	r3, r3, #31
 80092e6:	d40f      	bmi.n	8009308 <_dtoa_r+0x6a8>
 80092e8:	4651      	mov	r1, sl
 80092ea:	4620      	mov	r0, r4
 80092ec:	f000 fcbb 	bl	8009c66 <_Bfree>
 80092f0:	2300      	movs	r3, #0
 80092f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80092f4:	702b      	strb	r3, [r5, #0]
 80092f6:	f10b 0301 	add.w	r3, fp, #1
 80092fa:	6013      	str	r3, [r2, #0]
 80092fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092fe:	2b00      	cmp	r3, #0
 8009300:	f43f acf8 	beq.w	8008cf4 <_dtoa_r+0x94>
 8009304:	601d      	str	r5, [r3, #0]
 8009306:	e4f5      	b.n	8008cf4 <_dtoa_r+0x94>
 8009308:	465f      	mov	r7, fp
 800930a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800930e:	2a39      	cmp	r2, #57	; 0x39
 8009310:	f105 33ff 	add.w	r3, r5, #4294967295
 8009314:	d106      	bne.n	8009324 <_dtoa_r+0x6c4>
 8009316:	9a02      	ldr	r2, [sp, #8]
 8009318:	429a      	cmp	r2, r3
 800931a:	d107      	bne.n	800932c <_dtoa_r+0x6cc>
 800931c:	2330      	movs	r3, #48	; 0x30
 800931e:	7013      	strb	r3, [r2, #0]
 8009320:	3701      	adds	r7, #1
 8009322:	4613      	mov	r3, r2
 8009324:	781a      	ldrb	r2, [r3, #0]
 8009326:	3201      	adds	r2, #1
 8009328:	701a      	strb	r2, [r3, #0]
 800932a:	e78d      	b.n	8009248 <_dtoa_r+0x5e8>
 800932c:	461d      	mov	r5, r3
 800932e:	e7ec      	b.n	800930a <_dtoa_r+0x6aa>
 8009330:	2200      	movs	r2, #0
 8009332:	4ba4      	ldr	r3, [pc, #656]	; (80095c4 <_dtoa_r+0x964>)
 8009334:	f7f7 f95c 	bl	80005f0 <__aeabi_dmul>
 8009338:	2200      	movs	r2, #0
 800933a:	2300      	movs	r3, #0
 800933c:	4606      	mov	r6, r0
 800933e:	460f      	mov	r7, r1
 8009340:	f7f7 fbbe 	bl	8000ac0 <__aeabi_dcmpeq>
 8009344:	2800      	cmp	r0, #0
 8009346:	d09a      	beq.n	800927e <_dtoa_r+0x61e>
 8009348:	e7ce      	b.n	80092e8 <_dtoa_r+0x688>
 800934a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800934c:	2a00      	cmp	r2, #0
 800934e:	f000 80cd 	beq.w	80094ec <_dtoa_r+0x88c>
 8009352:	9a07      	ldr	r2, [sp, #28]
 8009354:	2a01      	cmp	r2, #1
 8009356:	f300 80af 	bgt.w	80094b8 <_dtoa_r+0x858>
 800935a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800935c:	2a00      	cmp	r2, #0
 800935e:	f000 80a7 	beq.w	80094b0 <_dtoa_r+0x850>
 8009362:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009366:	9e08      	ldr	r6, [sp, #32]
 8009368:	9d05      	ldr	r5, [sp, #20]
 800936a:	9a05      	ldr	r2, [sp, #20]
 800936c:	441a      	add	r2, r3
 800936e:	9205      	str	r2, [sp, #20]
 8009370:	9a06      	ldr	r2, [sp, #24]
 8009372:	2101      	movs	r1, #1
 8009374:	441a      	add	r2, r3
 8009376:	4620      	mov	r0, r4
 8009378:	9206      	str	r2, [sp, #24]
 800937a:	f000 fd14 	bl	8009da6 <__i2b>
 800937e:	4607      	mov	r7, r0
 8009380:	2d00      	cmp	r5, #0
 8009382:	dd0c      	ble.n	800939e <_dtoa_r+0x73e>
 8009384:	9b06      	ldr	r3, [sp, #24]
 8009386:	2b00      	cmp	r3, #0
 8009388:	dd09      	ble.n	800939e <_dtoa_r+0x73e>
 800938a:	42ab      	cmp	r3, r5
 800938c:	9a05      	ldr	r2, [sp, #20]
 800938e:	bfa8      	it	ge
 8009390:	462b      	movge	r3, r5
 8009392:	1ad2      	subs	r2, r2, r3
 8009394:	9205      	str	r2, [sp, #20]
 8009396:	9a06      	ldr	r2, [sp, #24]
 8009398:	1aed      	subs	r5, r5, r3
 800939a:	1ad3      	subs	r3, r2, r3
 800939c:	9306      	str	r3, [sp, #24]
 800939e:	9b08      	ldr	r3, [sp, #32]
 80093a0:	b1f3      	cbz	r3, 80093e0 <_dtoa_r+0x780>
 80093a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f000 80a5 	beq.w	80094f4 <_dtoa_r+0x894>
 80093aa:	2e00      	cmp	r6, #0
 80093ac:	dd10      	ble.n	80093d0 <_dtoa_r+0x770>
 80093ae:	4639      	mov	r1, r7
 80093b0:	4632      	mov	r2, r6
 80093b2:	4620      	mov	r0, r4
 80093b4:	f000 fd8e 	bl	8009ed4 <__pow5mult>
 80093b8:	4652      	mov	r2, sl
 80093ba:	4601      	mov	r1, r0
 80093bc:	4607      	mov	r7, r0
 80093be:	4620      	mov	r0, r4
 80093c0:	f000 fcfa 	bl	8009db8 <__multiply>
 80093c4:	4651      	mov	r1, sl
 80093c6:	4680      	mov	r8, r0
 80093c8:	4620      	mov	r0, r4
 80093ca:	f000 fc4c 	bl	8009c66 <_Bfree>
 80093ce:	46c2      	mov	sl, r8
 80093d0:	9b08      	ldr	r3, [sp, #32]
 80093d2:	1b9a      	subs	r2, r3, r6
 80093d4:	d004      	beq.n	80093e0 <_dtoa_r+0x780>
 80093d6:	4651      	mov	r1, sl
 80093d8:	4620      	mov	r0, r4
 80093da:	f000 fd7b 	bl	8009ed4 <__pow5mult>
 80093de:	4682      	mov	sl, r0
 80093e0:	2101      	movs	r1, #1
 80093e2:	4620      	mov	r0, r4
 80093e4:	f000 fcdf 	bl	8009da6 <__i2b>
 80093e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	4606      	mov	r6, r0
 80093ee:	f340 8083 	ble.w	80094f8 <_dtoa_r+0x898>
 80093f2:	461a      	mov	r2, r3
 80093f4:	4601      	mov	r1, r0
 80093f6:	4620      	mov	r0, r4
 80093f8:	f000 fd6c 	bl	8009ed4 <__pow5mult>
 80093fc:	9b07      	ldr	r3, [sp, #28]
 80093fe:	2b01      	cmp	r3, #1
 8009400:	4606      	mov	r6, r0
 8009402:	dd7c      	ble.n	80094fe <_dtoa_r+0x89e>
 8009404:	f04f 0800 	mov.w	r8, #0
 8009408:	6933      	ldr	r3, [r6, #16]
 800940a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800940e:	6918      	ldr	r0, [r3, #16]
 8009410:	f000 fc7b 	bl	8009d0a <__hi0bits>
 8009414:	f1c0 0020 	rsb	r0, r0, #32
 8009418:	9b06      	ldr	r3, [sp, #24]
 800941a:	4418      	add	r0, r3
 800941c:	f010 001f 	ands.w	r0, r0, #31
 8009420:	f000 8096 	beq.w	8009550 <_dtoa_r+0x8f0>
 8009424:	f1c0 0320 	rsb	r3, r0, #32
 8009428:	2b04      	cmp	r3, #4
 800942a:	f340 8087 	ble.w	800953c <_dtoa_r+0x8dc>
 800942e:	9b05      	ldr	r3, [sp, #20]
 8009430:	f1c0 001c 	rsb	r0, r0, #28
 8009434:	4403      	add	r3, r0
 8009436:	9305      	str	r3, [sp, #20]
 8009438:	9b06      	ldr	r3, [sp, #24]
 800943a:	4405      	add	r5, r0
 800943c:	4403      	add	r3, r0
 800943e:	9306      	str	r3, [sp, #24]
 8009440:	9b05      	ldr	r3, [sp, #20]
 8009442:	2b00      	cmp	r3, #0
 8009444:	dd05      	ble.n	8009452 <_dtoa_r+0x7f2>
 8009446:	4651      	mov	r1, sl
 8009448:	461a      	mov	r2, r3
 800944a:	4620      	mov	r0, r4
 800944c:	f000 fd90 	bl	8009f70 <__lshift>
 8009450:	4682      	mov	sl, r0
 8009452:	9b06      	ldr	r3, [sp, #24]
 8009454:	2b00      	cmp	r3, #0
 8009456:	dd05      	ble.n	8009464 <_dtoa_r+0x804>
 8009458:	4631      	mov	r1, r6
 800945a:	461a      	mov	r2, r3
 800945c:	4620      	mov	r0, r4
 800945e:	f000 fd87 	bl	8009f70 <__lshift>
 8009462:	4606      	mov	r6, r0
 8009464:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009466:	2b00      	cmp	r3, #0
 8009468:	d074      	beq.n	8009554 <_dtoa_r+0x8f4>
 800946a:	4631      	mov	r1, r6
 800946c:	4650      	mov	r0, sl
 800946e:	f000 fdd0 	bl	800a012 <__mcmp>
 8009472:	2800      	cmp	r0, #0
 8009474:	da6e      	bge.n	8009554 <_dtoa_r+0x8f4>
 8009476:	2300      	movs	r3, #0
 8009478:	4651      	mov	r1, sl
 800947a:	220a      	movs	r2, #10
 800947c:	4620      	mov	r0, r4
 800947e:	f000 fc09 	bl	8009c94 <__multadd>
 8009482:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009484:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009488:	4682      	mov	sl, r0
 800948a:	2b00      	cmp	r3, #0
 800948c:	f000 81a8 	beq.w	80097e0 <_dtoa_r+0xb80>
 8009490:	2300      	movs	r3, #0
 8009492:	4639      	mov	r1, r7
 8009494:	220a      	movs	r2, #10
 8009496:	4620      	mov	r0, r4
 8009498:	f000 fbfc 	bl	8009c94 <__multadd>
 800949c:	9b04      	ldr	r3, [sp, #16]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	4607      	mov	r7, r0
 80094a2:	f300 80c8 	bgt.w	8009636 <_dtoa_r+0x9d6>
 80094a6:	9b07      	ldr	r3, [sp, #28]
 80094a8:	2b02      	cmp	r3, #2
 80094aa:	f340 80c4 	ble.w	8009636 <_dtoa_r+0x9d6>
 80094ae:	e059      	b.n	8009564 <_dtoa_r+0x904>
 80094b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80094b2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80094b6:	e756      	b.n	8009366 <_dtoa_r+0x706>
 80094b8:	9b03      	ldr	r3, [sp, #12]
 80094ba:	1e5e      	subs	r6, r3, #1
 80094bc:	9b08      	ldr	r3, [sp, #32]
 80094be:	42b3      	cmp	r3, r6
 80094c0:	bfbf      	itttt	lt
 80094c2:	9b08      	ldrlt	r3, [sp, #32]
 80094c4:	9608      	strlt	r6, [sp, #32]
 80094c6:	1af2      	sublt	r2, r6, r3
 80094c8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80094ca:	bfb6      	itet	lt
 80094cc:	189b      	addlt	r3, r3, r2
 80094ce:	1b9e      	subge	r6, r3, r6
 80094d0:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80094d2:	9b03      	ldr	r3, [sp, #12]
 80094d4:	bfb8      	it	lt
 80094d6:	2600      	movlt	r6, #0
 80094d8:	2b00      	cmp	r3, #0
 80094da:	bfb9      	ittee	lt
 80094dc:	9b05      	ldrlt	r3, [sp, #20]
 80094de:	9a03      	ldrlt	r2, [sp, #12]
 80094e0:	9d05      	ldrge	r5, [sp, #20]
 80094e2:	9b03      	ldrge	r3, [sp, #12]
 80094e4:	bfbc      	itt	lt
 80094e6:	1a9d      	sublt	r5, r3, r2
 80094e8:	2300      	movlt	r3, #0
 80094ea:	e73e      	b.n	800936a <_dtoa_r+0x70a>
 80094ec:	9e08      	ldr	r6, [sp, #32]
 80094ee:	9d05      	ldr	r5, [sp, #20]
 80094f0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80094f2:	e745      	b.n	8009380 <_dtoa_r+0x720>
 80094f4:	9a08      	ldr	r2, [sp, #32]
 80094f6:	e76e      	b.n	80093d6 <_dtoa_r+0x776>
 80094f8:	9b07      	ldr	r3, [sp, #28]
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	dc19      	bgt.n	8009532 <_dtoa_r+0x8d2>
 80094fe:	9b00      	ldr	r3, [sp, #0]
 8009500:	b9bb      	cbnz	r3, 8009532 <_dtoa_r+0x8d2>
 8009502:	9b01      	ldr	r3, [sp, #4]
 8009504:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009508:	b99b      	cbnz	r3, 8009532 <_dtoa_r+0x8d2>
 800950a:	9b01      	ldr	r3, [sp, #4]
 800950c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009510:	0d1b      	lsrs	r3, r3, #20
 8009512:	051b      	lsls	r3, r3, #20
 8009514:	b183      	cbz	r3, 8009538 <_dtoa_r+0x8d8>
 8009516:	9b05      	ldr	r3, [sp, #20]
 8009518:	3301      	adds	r3, #1
 800951a:	9305      	str	r3, [sp, #20]
 800951c:	9b06      	ldr	r3, [sp, #24]
 800951e:	3301      	adds	r3, #1
 8009520:	9306      	str	r3, [sp, #24]
 8009522:	f04f 0801 	mov.w	r8, #1
 8009526:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009528:	2b00      	cmp	r3, #0
 800952a:	f47f af6d 	bne.w	8009408 <_dtoa_r+0x7a8>
 800952e:	2001      	movs	r0, #1
 8009530:	e772      	b.n	8009418 <_dtoa_r+0x7b8>
 8009532:	f04f 0800 	mov.w	r8, #0
 8009536:	e7f6      	b.n	8009526 <_dtoa_r+0x8c6>
 8009538:	4698      	mov	r8, r3
 800953a:	e7f4      	b.n	8009526 <_dtoa_r+0x8c6>
 800953c:	d080      	beq.n	8009440 <_dtoa_r+0x7e0>
 800953e:	9a05      	ldr	r2, [sp, #20]
 8009540:	331c      	adds	r3, #28
 8009542:	441a      	add	r2, r3
 8009544:	9205      	str	r2, [sp, #20]
 8009546:	9a06      	ldr	r2, [sp, #24]
 8009548:	441a      	add	r2, r3
 800954a:	441d      	add	r5, r3
 800954c:	4613      	mov	r3, r2
 800954e:	e776      	b.n	800943e <_dtoa_r+0x7de>
 8009550:	4603      	mov	r3, r0
 8009552:	e7f4      	b.n	800953e <_dtoa_r+0x8de>
 8009554:	9b03      	ldr	r3, [sp, #12]
 8009556:	2b00      	cmp	r3, #0
 8009558:	dc36      	bgt.n	80095c8 <_dtoa_r+0x968>
 800955a:	9b07      	ldr	r3, [sp, #28]
 800955c:	2b02      	cmp	r3, #2
 800955e:	dd33      	ble.n	80095c8 <_dtoa_r+0x968>
 8009560:	9b03      	ldr	r3, [sp, #12]
 8009562:	9304      	str	r3, [sp, #16]
 8009564:	9b04      	ldr	r3, [sp, #16]
 8009566:	b963      	cbnz	r3, 8009582 <_dtoa_r+0x922>
 8009568:	4631      	mov	r1, r6
 800956a:	2205      	movs	r2, #5
 800956c:	4620      	mov	r0, r4
 800956e:	f000 fb91 	bl	8009c94 <__multadd>
 8009572:	4601      	mov	r1, r0
 8009574:	4606      	mov	r6, r0
 8009576:	4650      	mov	r0, sl
 8009578:	f000 fd4b 	bl	800a012 <__mcmp>
 800957c:	2800      	cmp	r0, #0
 800957e:	f73f adb6 	bgt.w	80090ee <_dtoa_r+0x48e>
 8009582:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009584:	9d02      	ldr	r5, [sp, #8]
 8009586:	ea6f 0b03 	mvn.w	fp, r3
 800958a:	2300      	movs	r3, #0
 800958c:	9303      	str	r3, [sp, #12]
 800958e:	4631      	mov	r1, r6
 8009590:	4620      	mov	r0, r4
 8009592:	f000 fb68 	bl	8009c66 <_Bfree>
 8009596:	2f00      	cmp	r7, #0
 8009598:	f43f aea6 	beq.w	80092e8 <_dtoa_r+0x688>
 800959c:	9b03      	ldr	r3, [sp, #12]
 800959e:	b12b      	cbz	r3, 80095ac <_dtoa_r+0x94c>
 80095a0:	42bb      	cmp	r3, r7
 80095a2:	d003      	beq.n	80095ac <_dtoa_r+0x94c>
 80095a4:	4619      	mov	r1, r3
 80095a6:	4620      	mov	r0, r4
 80095a8:	f000 fb5d 	bl	8009c66 <_Bfree>
 80095ac:	4639      	mov	r1, r7
 80095ae:	4620      	mov	r0, r4
 80095b0:	f000 fb59 	bl	8009c66 <_Bfree>
 80095b4:	e698      	b.n	80092e8 <_dtoa_r+0x688>
 80095b6:	2600      	movs	r6, #0
 80095b8:	4637      	mov	r7, r6
 80095ba:	e7e2      	b.n	8009582 <_dtoa_r+0x922>
 80095bc:	46bb      	mov	fp, r7
 80095be:	4637      	mov	r7, r6
 80095c0:	e595      	b.n	80090ee <_dtoa_r+0x48e>
 80095c2:	bf00      	nop
 80095c4:	40240000 	.word	0x40240000
 80095c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ca:	bb93      	cbnz	r3, 8009632 <_dtoa_r+0x9d2>
 80095cc:	9b03      	ldr	r3, [sp, #12]
 80095ce:	9304      	str	r3, [sp, #16]
 80095d0:	9d02      	ldr	r5, [sp, #8]
 80095d2:	4631      	mov	r1, r6
 80095d4:	4650      	mov	r0, sl
 80095d6:	f7ff fab5 	bl	8008b44 <quorem>
 80095da:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80095de:	f805 9b01 	strb.w	r9, [r5], #1
 80095e2:	9b02      	ldr	r3, [sp, #8]
 80095e4:	9a04      	ldr	r2, [sp, #16]
 80095e6:	1aeb      	subs	r3, r5, r3
 80095e8:	429a      	cmp	r2, r3
 80095ea:	f300 80dc 	bgt.w	80097a6 <_dtoa_r+0xb46>
 80095ee:	9b02      	ldr	r3, [sp, #8]
 80095f0:	2a01      	cmp	r2, #1
 80095f2:	bfac      	ite	ge
 80095f4:	189b      	addge	r3, r3, r2
 80095f6:	3301      	addlt	r3, #1
 80095f8:	4698      	mov	r8, r3
 80095fa:	2300      	movs	r3, #0
 80095fc:	9303      	str	r3, [sp, #12]
 80095fe:	4651      	mov	r1, sl
 8009600:	2201      	movs	r2, #1
 8009602:	4620      	mov	r0, r4
 8009604:	f000 fcb4 	bl	8009f70 <__lshift>
 8009608:	4631      	mov	r1, r6
 800960a:	4682      	mov	sl, r0
 800960c:	f000 fd01 	bl	800a012 <__mcmp>
 8009610:	2800      	cmp	r0, #0
 8009612:	f300 808d 	bgt.w	8009730 <_dtoa_r+0xad0>
 8009616:	d103      	bne.n	8009620 <_dtoa_r+0x9c0>
 8009618:	f019 0f01 	tst.w	r9, #1
 800961c:	f040 8088 	bne.w	8009730 <_dtoa_r+0xad0>
 8009620:	4645      	mov	r5, r8
 8009622:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009626:	2b30      	cmp	r3, #48	; 0x30
 8009628:	f105 32ff 	add.w	r2, r5, #4294967295
 800962c:	d1af      	bne.n	800958e <_dtoa_r+0x92e>
 800962e:	4615      	mov	r5, r2
 8009630:	e7f7      	b.n	8009622 <_dtoa_r+0x9c2>
 8009632:	9b03      	ldr	r3, [sp, #12]
 8009634:	9304      	str	r3, [sp, #16]
 8009636:	2d00      	cmp	r5, #0
 8009638:	dd05      	ble.n	8009646 <_dtoa_r+0x9e6>
 800963a:	4639      	mov	r1, r7
 800963c:	462a      	mov	r2, r5
 800963e:	4620      	mov	r0, r4
 8009640:	f000 fc96 	bl	8009f70 <__lshift>
 8009644:	4607      	mov	r7, r0
 8009646:	f1b8 0f00 	cmp.w	r8, #0
 800964a:	d04c      	beq.n	80096e6 <_dtoa_r+0xa86>
 800964c:	6879      	ldr	r1, [r7, #4]
 800964e:	4620      	mov	r0, r4
 8009650:	f000 fad5 	bl	8009bfe <_Balloc>
 8009654:	693a      	ldr	r2, [r7, #16]
 8009656:	3202      	adds	r2, #2
 8009658:	4605      	mov	r5, r0
 800965a:	0092      	lsls	r2, r2, #2
 800965c:	f107 010c 	add.w	r1, r7, #12
 8009660:	300c      	adds	r0, #12
 8009662:	f000 fac1 	bl	8009be8 <memcpy>
 8009666:	2201      	movs	r2, #1
 8009668:	4629      	mov	r1, r5
 800966a:	4620      	mov	r0, r4
 800966c:	f000 fc80 	bl	8009f70 <__lshift>
 8009670:	9b00      	ldr	r3, [sp, #0]
 8009672:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009676:	9703      	str	r7, [sp, #12]
 8009678:	f003 0301 	and.w	r3, r3, #1
 800967c:	4607      	mov	r7, r0
 800967e:	9305      	str	r3, [sp, #20]
 8009680:	4631      	mov	r1, r6
 8009682:	4650      	mov	r0, sl
 8009684:	f7ff fa5e 	bl	8008b44 <quorem>
 8009688:	9903      	ldr	r1, [sp, #12]
 800968a:	4605      	mov	r5, r0
 800968c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009690:	4650      	mov	r0, sl
 8009692:	f000 fcbe 	bl	800a012 <__mcmp>
 8009696:	463a      	mov	r2, r7
 8009698:	9000      	str	r0, [sp, #0]
 800969a:	4631      	mov	r1, r6
 800969c:	4620      	mov	r0, r4
 800969e:	f000 fcd2 	bl	800a046 <__mdiff>
 80096a2:	68c3      	ldr	r3, [r0, #12]
 80096a4:	4602      	mov	r2, r0
 80096a6:	bb03      	cbnz	r3, 80096ea <_dtoa_r+0xa8a>
 80096a8:	4601      	mov	r1, r0
 80096aa:	9006      	str	r0, [sp, #24]
 80096ac:	4650      	mov	r0, sl
 80096ae:	f000 fcb0 	bl	800a012 <__mcmp>
 80096b2:	9a06      	ldr	r2, [sp, #24]
 80096b4:	4603      	mov	r3, r0
 80096b6:	4611      	mov	r1, r2
 80096b8:	4620      	mov	r0, r4
 80096ba:	9306      	str	r3, [sp, #24]
 80096bc:	f000 fad3 	bl	8009c66 <_Bfree>
 80096c0:	9b06      	ldr	r3, [sp, #24]
 80096c2:	b9a3      	cbnz	r3, 80096ee <_dtoa_r+0xa8e>
 80096c4:	9a07      	ldr	r2, [sp, #28]
 80096c6:	b992      	cbnz	r2, 80096ee <_dtoa_r+0xa8e>
 80096c8:	9a05      	ldr	r2, [sp, #20]
 80096ca:	b982      	cbnz	r2, 80096ee <_dtoa_r+0xa8e>
 80096cc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80096d0:	d029      	beq.n	8009726 <_dtoa_r+0xac6>
 80096d2:	9b00      	ldr	r3, [sp, #0]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	dd01      	ble.n	80096dc <_dtoa_r+0xa7c>
 80096d8:	f105 0931 	add.w	r9, r5, #49	; 0x31
 80096dc:	f108 0501 	add.w	r5, r8, #1
 80096e0:	f888 9000 	strb.w	r9, [r8]
 80096e4:	e753      	b.n	800958e <_dtoa_r+0x92e>
 80096e6:	4638      	mov	r0, r7
 80096e8:	e7c2      	b.n	8009670 <_dtoa_r+0xa10>
 80096ea:	2301      	movs	r3, #1
 80096ec:	e7e3      	b.n	80096b6 <_dtoa_r+0xa56>
 80096ee:	9a00      	ldr	r2, [sp, #0]
 80096f0:	2a00      	cmp	r2, #0
 80096f2:	db04      	blt.n	80096fe <_dtoa_r+0xa9e>
 80096f4:	d125      	bne.n	8009742 <_dtoa_r+0xae2>
 80096f6:	9a07      	ldr	r2, [sp, #28]
 80096f8:	bb1a      	cbnz	r2, 8009742 <_dtoa_r+0xae2>
 80096fa:	9a05      	ldr	r2, [sp, #20]
 80096fc:	bb0a      	cbnz	r2, 8009742 <_dtoa_r+0xae2>
 80096fe:	2b00      	cmp	r3, #0
 8009700:	ddec      	ble.n	80096dc <_dtoa_r+0xa7c>
 8009702:	4651      	mov	r1, sl
 8009704:	2201      	movs	r2, #1
 8009706:	4620      	mov	r0, r4
 8009708:	f000 fc32 	bl	8009f70 <__lshift>
 800970c:	4631      	mov	r1, r6
 800970e:	4682      	mov	sl, r0
 8009710:	f000 fc7f 	bl	800a012 <__mcmp>
 8009714:	2800      	cmp	r0, #0
 8009716:	dc03      	bgt.n	8009720 <_dtoa_r+0xac0>
 8009718:	d1e0      	bne.n	80096dc <_dtoa_r+0xa7c>
 800971a:	f019 0f01 	tst.w	r9, #1
 800971e:	d0dd      	beq.n	80096dc <_dtoa_r+0xa7c>
 8009720:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009724:	d1d8      	bne.n	80096d8 <_dtoa_r+0xa78>
 8009726:	2339      	movs	r3, #57	; 0x39
 8009728:	f888 3000 	strb.w	r3, [r8]
 800972c:	f108 0801 	add.w	r8, r8, #1
 8009730:	4645      	mov	r5, r8
 8009732:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009736:	2b39      	cmp	r3, #57	; 0x39
 8009738:	f105 32ff 	add.w	r2, r5, #4294967295
 800973c:	d03b      	beq.n	80097b6 <_dtoa_r+0xb56>
 800973e:	3301      	adds	r3, #1
 8009740:	e040      	b.n	80097c4 <_dtoa_r+0xb64>
 8009742:	2b00      	cmp	r3, #0
 8009744:	f108 0501 	add.w	r5, r8, #1
 8009748:	dd05      	ble.n	8009756 <_dtoa_r+0xaf6>
 800974a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800974e:	d0ea      	beq.n	8009726 <_dtoa_r+0xac6>
 8009750:	f109 0901 	add.w	r9, r9, #1
 8009754:	e7c4      	b.n	80096e0 <_dtoa_r+0xa80>
 8009756:	9b02      	ldr	r3, [sp, #8]
 8009758:	9a04      	ldr	r2, [sp, #16]
 800975a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800975e:	1aeb      	subs	r3, r5, r3
 8009760:	4293      	cmp	r3, r2
 8009762:	46a8      	mov	r8, r5
 8009764:	f43f af4b 	beq.w	80095fe <_dtoa_r+0x99e>
 8009768:	4651      	mov	r1, sl
 800976a:	2300      	movs	r3, #0
 800976c:	220a      	movs	r2, #10
 800976e:	4620      	mov	r0, r4
 8009770:	f000 fa90 	bl	8009c94 <__multadd>
 8009774:	9b03      	ldr	r3, [sp, #12]
 8009776:	9903      	ldr	r1, [sp, #12]
 8009778:	42bb      	cmp	r3, r7
 800977a:	4682      	mov	sl, r0
 800977c:	f04f 0300 	mov.w	r3, #0
 8009780:	f04f 020a 	mov.w	r2, #10
 8009784:	4620      	mov	r0, r4
 8009786:	d104      	bne.n	8009792 <_dtoa_r+0xb32>
 8009788:	f000 fa84 	bl	8009c94 <__multadd>
 800978c:	9003      	str	r0, [sp, #12]
 800978e:	4607      	mov	r7, r0
 8009790:	e776      	b.n	8009680 <_dtoa_r+0xa20>
 8009792:	f000 fa7f 	bl	8009c94 <__multadd>
 8009796:	2300      	movs	r3, #0
 8009798:	9003      	str	r0, [sp, #12]
 800979a:	220a      	movs	r2, #10
 800979c:	4639      	mov	r1, r7
 800979e:	4620      	mov	r0, r4
 80097a0:	f000 fa78 	bl	8009c94 <__multadd>
 80097a4:	e7f3      	b.n	800978e <_dtoa_r+0xb2e>
 80097a6:	4651      	mov	r1, sl
 80097a8:	2300      	movs	r3, #0
 80097aa:	220a      	movs	r2, #10
 80097ac:	4620      	mov	r0, r4
 80097ae:	f000 fa71 	bl	8009c94 <__multadd>
 80097b2:	4682      	mov	sl, r0
 80097b4:	e70d      	b.n	80095d2 <_dtoa_r+0x972>
 80097b6:	9b02      	ldr	r3, [sp, #8]
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d105      	bne.n	80097c8 <_dtoa_r+0xb68>
 80097bc:	9a02      	ldr	r2, [sp, #8]
 80097be:	f10b 0b01 	add.w	fp, fp, #1
 80097c2:	2331      	movs	r3, #49	; 0x31
 80097c4:	7013      	strb	r3, [r2, #0]
 80097c6:	e6e2      	b.n	800958e <_dtoa_r+0x92e>
 80097c8:	4615      	mov	r5, r2
 80097ca:	e7b2      	b.n	8009732 <_dtoa_r+0xad2>
 80097cc:	4b09      	ldr	r3, [pc, #36]	; (80097f4 <_dtoa_r+0xb94>)
 80097ce:	f7ff baae 	b.w	8008d2e <_dtoa_r+0xce>
 80097d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	f47f aa88 	bne.w	8008cea <_dtoa_r+0x8a>
 80097da:	4b07      	ldr	r3, [pc, #28]	; (80097f8 <_dtoa_r+0xb98>)
 80097dc:	f7ff baa7 	b.w	8008d2e <_dtoa_r+0xce>
 80097e0:	9b04      	ldr	r3, [sp, #16]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	f73f aef4 	bgt.w	80095d0 <_dtoa_r+0x970>
 80097e8:	9b07      	ldr	r3, [sp, #28]
 80097ea:	2b02      	cmp	r3, #2
 80097ec:	f77f aef0 	ble.w	80095d0 <_dtoa_r+0x970>
 80097f0:	e6b8      	b.n	8009564 <_dtoa_r+0x904>
 80097f2:	bf00      	nop
 80097f4:	0800ad34 	.word	0x0800ad34
 80097f8:	0800ad58 	.word	0x0800ad58

080097fc <__sflush_r>:
 80097fc:	898a      	ldrh	r2, [r1, #12]
 80097fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009802:	4605      	mov	r5, r0
 8009804:	0710      	lsls	r0, r2, #28
 8009806:	460c      	mov	r4, r1
 8009808:	d45a      	bmi.n	80098c0 <__sflush_r+0xc4>
 800980a:	684b      	ldr	r3, [r1, #4]
 800980c:	2b00      	cmp	r3, #0
 800980e:	dc05      	bgt.n	800981c <__sflush_r+0x20>
 8009810:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009812:	2b00      	cmp	r3, #0
 8009814:	dc02      	bgt.n	800981c <__sflush_r+0x20>
 8009816:	2000      	movs	r0, #0
 8009818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800981c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800981e:	2e00      	cmp	r6, #0
 8009820:	d0f9      	beq.n	8009816 <__sflush_r+0x1a>
 8009822:	2300      	movs	r3, #0
 8009824:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009828:	682f      	ldr	r7, [r5, #0]
 800982a:	602b      	str	r3, [r5, #0]
 800982c:	d033      	beq.n	8009896 <__sflush_r+0x9a>
 800982e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009830:	89a3      	ldrh	r3, [r4, #12]
 8009832:	075a      	lsls	r2, r3, #29
 8009834:	d505      	bpl.n	8009842 <__sflush_r+0x46>
 8009836:	6863      	ldr	r3, [r4, #4]
 8009838:	1ac0      	subs	r0, r0, r3
 800983a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800983c:	b10b      	cbz	r3, 8009842 <__sflush_r+0x46>
 800983e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009840:	1ac0      	subs	r0, r0, r3
 8009842:	2300      	movs	r3, #0
 8009844:	4602      	mov	r2, r0
 8009846:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009848:	6a21      	ldr	r1, [r4, #32]
 800984a:	4628      	mov	r0, r5
 800984c:	47b0      	blx	r6
 800984e:	1c43      	adds	r3, r0, #1
 8009850:	89a3      	ldrh	r3, [r4, #12]
 8009852:	d106      	bne.n	8009862 <__sflush_r+0x66>
 8009854:	6829      	ldr	r1, [r5, #0]
 8009856:	291d      	cmp	r1, #29
 8009858:	d84b      	bhi.n	80098f2 <__sflush_r+0xf6>
 800985a:	4a2b      	ldr	r2, [pc, #172]	; (8009908 <__sflush_r+0x10c>)
 800985c:	40ca      	lsrs	r2, r1
 800985e:	07d6      	lsls	r6, r2, #31
 8009860:	d547      	bpl.n	80098f2 <__sflush_r+0xf6>
 8009862:	2200      	movs	r2, #0
 8009864:	6062      	str	r2, [r4, #4]
 8009866:	04d9      	lsls	r1, r3, #19
 8009868:	6922      	ldr	r2, [r4, #16]
 800986a:	6022      	str	r2, [r4, #0]
 800986c:	d504      	bpl.n	8009878 <__sflush_r+0x7c>
 800986e:	1c42      	adds	r2, r0, #1
 8009870:	d101      	bne.n	8009876 <__sflush_r+0x7a>
 8009872:	682b      	ldr	r3, [r5, #0]
 8009874:	b903      	cbnz	r3, 8009878 <__sflush_r+0x7c>
 8009876:	6560      	str	r0, [r4, #84]	; 0x54
 8009878:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800987a:	602f      	str	r7, [r5, #0]
 800987c:	2900      	cmp	r1, #0
 800987e:	d0ca      	beq.n	8009816 <__sflush_r+0x1a>
 8009880:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009884:	4299      	cmp	r1, r3
 8009886:	d002      	beq.n	800988e <__sflush_r+0x92>
 8009888:	4628      	mov	r0, r5
 800988a:	f000 fc97 	bl	800a1bc <_free_r>
 800988e:	2000      	movs	r0, #0
 8009890:	6360      	str	r0, [r4, #52]	; 0x34
 8009892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009896:	6a21      	ldr	r1, [r4, #32]
 8009898:	2301      	movs	r3, #1
 800989a:	4628      	mov	r0, r5
 800989c:	47b0      	blx	r6
 800989e:	1c41      	adds	r1, r0, #1
 80098a0:	d1c6      	bne.n	8009830 <__sflush_r+0x34>
 80098a2:	682b      	ldr	r3, [r5, #0]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d0c3      	beq.n	8009830 <__sflush_r+0x34>
 80098a8:	2b1d      	cmp	r3, #29
 80098aa:	d001      	beq.n	80098b0 <__sflush_r+0xb4>
 80098ac:	2b16      	cmp	r3, #22
 80098ae:	d101      	bne.n	80098b4 <__sflush_r+0xb8>
 80098b0:	602f      	str	r7, [r5, #0]
 80098b2:	e7b0      	b.n	8009816 <__sflush_r+0x1a>
 80098b4:	89a3      	ldrh	r3, [r4, #12]
 80098b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098ba:	81a3      	strh	r3, [r4, #12]
 80098bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098c0:	690f      	ldr	r7, [r1, #16]
 80098c2:	2f00      	cmp	r7, #0
 80098c4:	d0a7      	beq.n	8009816 <__sflush_r+0x1a>
 80098c6:	0793      	lsls	r3, r2, #30
 80098c8:	680e      	ldr	r6, [r1, #0]
 80098ca:	bf08      	it	eq
 80098cc:	694b      	ldreq	r3, [r1, #20]
 80098ce:	600f      	str	r7, [r1, #0]
 80098d0:	bf18      	it	ne
 80098d2:	2300      	movne	r3, #0
 80098d4:	eba6 0807 	sub.w	r8, r6, r7
 80098d8:	608b      	str	r3, [r1, #8]
 80098da:	f1b8 0f00 	cmp.w	r8, #0
 80098de:	dd9a      	ble.n	8009816 <__sflush_r+0x1a>
 80098e0:	4643      	mov	r3, r8
 80098e2:	463a      	mov	r2, r7
 80098e4:	6a21      	ldr	r1, [r4, #32]
 80098e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80098e8:	4628      	mov	r0, r5
 80098ea:	47b0      	blx	r6
 80098ec:	2800      	cmp	r0, #0
 80098ee:	dc07      	bgt.n	8009900 <__sflush_r+0x104>
 80098f0:	89a3      	ldrh	r3, [r4, #12]
 80098f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098f6:	81a3      	strh	r3, [r4, #12]
 80098f8:	f04f 30ff 	mov.w	r0, #4294967295
 80098fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009900:	4407      	add	r7, r0
 8009902:	eba8 0800 	sub.w	r8, r8, r0
 8009906:	e7e8      	b.n	80098da <__sflush_r+0xde>
 8009908:	20400001 	.word	0x20400001

0800990c <_fflush_r>:
 800990c:	b538      	push	{r3, r4, r5, lr}
 800990e:	690b      	ldr	r3, [r1, #16]
 8009910:	4605      	mov	r5, r0
 8009912:	460c      	mov	r4, r1
 8009914:	b1db      	cbz	r3, 800994e <_fflush_r+0x42>
 8009916:	b118      	cbz	r0, 8009920 <_fflush_r+0x14>
 8009918:	6983      	ldr	r3, [r0, #24]
 800991a:	b90b      	cbnz	r3, 8009920 <_fflush_r+0x14>
 800991c:	f000 f860 	bl	80099e0 <__sinit>
 8009920:	4b0c      	ldr	r3, [pc, #48]	; (8009954 <_fflush_r+0x48>)
 8009922:	429c      	cmp	r4, r3
 8009924:	d109      	bne.n	800993a <_fflush_r+0x2e>
 8009926:	686c      	ldr	r4, [r5, #4]
 8009928:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800992c:	b17b      	cbz	r3, 800994e <_fflush_r+0x42>
 800992e:	4621      	mov	r1, r4
 8009930:	4628      	mov	r0, r5
 8009932:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009936:	f7ff bf61 	b.w	80097fc <__sflush_r>
 800993a:	4b07      	ldr	r3, [pc, #28]	; (8009958 <_fflush_r+0x4c>)
 800993c:	429c      	cmp	r4, r3
 800993e:	d101      	bne.n	8009944 <_fflush_r+0x38>
 8009940:	68ac      	ldr	r4, [r5, #8]
 8009942:	e7f1      	b.n	8009928 <_fflush_r+0x1c>
 8009944:	4b05      	ldr	r3, [pc, #20]	; (800995c <_fflush_r+0x50>)
 8009946:	429c      	cmp	r4, r3
 8009948:	bf08      	it	eq
 800994a:	68ec      	ldreq	r4, [r5, #12]
 800994c:	e7ec      	b.n	8009928 <_fflush_r+0x1c>
 800994e:	2000      	movs	r0, #0
 8009950:	bd38      	pop	{r3, r4, r5, pc}
 8009952:	bf00      	nop
 8009954:	0800ad88 	.word	0x0800ad88
 8009958:	0800ada8 	.word	0x0800ada8
 800995c:	0800ad68 	.word	0x0800ad68

08009960 <_cleanup_r>:
 8009960:	4901      	ldr	r1, [pc, #4]	; (8009968 <_cleanup_r+0x8>)
 8009962:	f000 b8a9 	b.w	8009ab8 <_fwalk_reent>
 8009966:	bf00      	nop
 8009968:	0800990d 	.word	0x0800990d

0800996c <std.isra.0>:
 800996c:	2300      	movs	r3, #0
 800996e:	b510      	push	{r4, lr}
 8009970:	4604      	mov	r4, r0
 8009972:	6003      	str	r3, [r0, #0]
 8009974:	6043      	str	r3, [r0, #4]
 8009976:	6083      	str	r3, [r0, #8]
 8009978:	8181      	strh	r1, [r0, #12]
 800997a:	6643      	str	r3, [r0, #100]	; 0x64
 800997c:	81c2      	strh	r2, [r0, #14]
 800997e:	6103      	str	r3, [r0, #16]
 8009980:	6143      	str	r3, [r0, #20]
 8009982:	6183      	str	r3, [r0, #24]
 8009984:	4619      	mov	r1, r3
 8009986:	2208      	movs	r2, #8
 8009988:	305c      	adds	r0, #92	; 0x5c
 800998a:	f7fe fb2b 	bl	8007fe4 <memset>
 800998e:	4b05      	ldr	r3, [pc, #20]	; (80099a4 <std.isra.0+0x38>)
 8009990:	6263      	str	r3, [r4, #36]	; 0x24
 8009992:	4b05      	ldr	r3, [pc, #20]	; (80099a8 <std.isra.0+0x3c>)
 8009994:	62a3      	str	r3, [r4, #40]	; 0x28
 8009996:	4b05      	ldr	r3, [pc, #20]	; (80099ac <std.isra.0+0x40>)
 8009998:	62e3      	str	r3, [r4, #44]	; 0x2c
 800999a:	4b05      	ldr	r3, [pc, #20]	; (80099b0 <std.isra.0+0x44>)
 800999c:	6224      	str	r4, [r4, #32]
 800999e:	6323      	str	r3, [r4, #48]	; 0x30
 80099a0:	bd10      	pop	{r4, pc}
 80099a2:	bf00      	nop
 80099a4:	0800a5b5 	.word	0x0800a5b5
 80099a8:	0800a5d7 	.word	0x0800a5d7
 80099ac:	0800a60f 	.word	0x0800a60f
 80099b0:	0800a633 	.word	0x0800a633

080099b4 <__sfmoreglue>:
 80099b4:	b570      	push	{r4, r5, r6, lr}
 80099b6:	1e4a      	subs	r2, r1, #1
 80099b8:	2568      	movs	r5, #104	; 0x68
 80099ba:	4355      	muls	r5, r2
 80099bc:	460e      	mov	r6, r1
 80099be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80099c2:	f000 fc49 	bl	800a258 <_malloc_r>
 80099c6:	4604      	mov	r4, r0
 80099c8:	b140      	cbz	r0, 80099dc <__sfmoreglue+0x28>
 80099ca:	2100      	movs	r1, #0
 80099cc:	e880 0042 	stmia.w	r0, {r1, r6}
 80099d0:	300c      	adds	r0, #12
 80099d2:	60a0      	str	r0, [r4, #8]
 80099d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80099d8:	f7fe fb04 	bl	8007fe4 <memset>
 80099dc:	4620      	mov	r0, r4
 80099de:	bd70      	pop	{r4, r5, r6, pc}

080099e0 <__sinit>:
 80099e0:	6983      	ldr	r3, [r0, #24]
 80099e2:	b510      	push	{r4, lr}
 80099e4:	4604      	mov	r4, r0
 80099e6:	bb33      	cbnz	r3, 8009a36 <__sinit+0x56>
 80099e8:	6483      	str	r3, [r0, #72]	; 0x48
 80099ea:	64c3      	str	r3, [r0, #76]	; 0x4c
 80099ec:	6503      	str	r3, [r0, #80]	; 0x50
 80099ee:	4b12      	ldr	r3, [pc, #72]	; (8009a38 <__sinit+0x58>)
 80099f0:	4a12      	ldr	r2, [pc, #72]	; (8009a3c <__sinit+0x5c>)
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	6282      	str	r2, [r0, #40]	; 0x28
 80099f6:	4298      	cmp	r0, r3
 80099f8:	bf04      	itt	eq
 80099fa:	2301      	moveq	r3, #1
 80099fc:	6183      	streq	r3, [r0, #24]
 80099fe:	f000 f81f 	bl	8009a40 <__sfp>
 8009a02:	6060      	str	r0, [r4, #4]
 8009a04:	4620      	mov	r0, r4
 8009a06:	f000 f81b 	bl	8009a40 <__sfp>
 8009a0a:	60a0      	str	r0, [r4, #8]
 8009a0c:	4620      	mov	r0, r4
 8009a0e:	f000 f817 	bl	8009a40 <__sfp>
 8009a12:	2200      	movs	r2, #0
 8009a14:	60e0      	str	r0, [r4, #12]
 8009a16:	2104      	movs	r1, #4
 8009a18:	6860      	ldr	r0, [r4, #4]
 8009a1a:	f7ff ffa7 	bl	800996c <std.isra.0>
 8009a1e:	2201      	movs	r2, #1
 8009a20:	2109      	movs	r1, #9
 8009a22:	68a0      	ldr	r0, [r4, #8]
 8009a24:	f7ff ffa2 	bl	800996c <std.isra.0>
 8009a28:	2202      	movs	r2, #2
 8009a2a:	2112      	movs	r1, #18
 8009a2c:	68e0      	ldr	r0, [r4, #12]
 8009a2e:	f7ff ff9d 	bl	800996c <std.isra.0>
 8009a32:	2301      	movs	r3, #1
 8009a34:	61a3      	str	r3, [r4, #24]
 8009a36:	bd10      	pop	{r4, pc}
 8009a38:	0800ad20 	.word	0x0800ad20
 8009a3c:	08009961 	.word	0x08009961

08009a40 <__sfp>:
 8009a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a42:	4b1c      	ldr	r3, [pc, #112]	; (8009ab4 <__sfp+0x74>)
 8009a44:	681e      	ldr	r6, [r3, #0]
 8009a46:	69b3      	ldr	r3, [r6, #24]
 8009a48:	4607      	mov	r7, r0
 8009a4a:	b913      	cbnz	r3, 8009a52 <__sfp+0x12>
 8009a4c:	4630      	mov	r0, r6
 8009a4e:	f7ff ffc7 	bl	80099e0 <__sinit>
 8009a52:	3648      	adds	r6, #72	; 0x48
 8009a54:	68b4      	ldr	r4, [r6, #8]
 8009a56:	6873      	ldr	r3, [r6, #4]
 8009a58:	3b01      	subs	r3, #1
 8009a5a:	d503      	bpl.n	8009a64 <__sfp+0x24>
 8009a5c:	6833      	ldr	r3, [r6, #0]
 8009a5e:	b133      	cbz	r3, 8009a6e <__sfp+0x2e>
 8009a60:	6836      	ldr	r6, [r6, #0]
 8009a62:	e7f7      	b.n	8009a54 <__sfp+0x14>
 8009a64:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009a68:	b16d      	cbz	r5, 8009a86 <__sfp+0x46>
 8009a6a:	3468      	adds	r4, #104	; 0x68
 8009a6c:	e7f4      	b.n	8009a58 <__sfp+0x18>
 8009a6e:	2104      	movs	r1, #4
 8009a70:	4638      	mov	r0, r7
 8009a72:	f7ff ff9f 	bl	80099b4 <__sfmoreglue>
 8009a76:	6030      	str	r0, [r6, #0]
 8009a78:	2800      	cmp	r0, #0
 8009a7a:	d1f1      	bne.n	8009a60 <__sfp+0x20>
 8009a7c:	230c      	movs	r3, #12
 8009a7e:	603b      	str	r3, [r7, #0]
 8009a80:	4604      	mov	r4, r0
 8009a82:	4620      	mov	r0, r4
 8009a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009a8a:	81e3      	strh	r3, [r4, #14]
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	81a3      	strh	r3, [r4, #12]
 8009a90:	6665      	str	r5, [r4, #100]	; 0x64
 8009a92:	6025      	str	r5, [r4, #0]
 8009a94:	60a5      	str	r5, [r4, #8]
 8009a96:	6065      	str	r5, [r4, #4]
 8009a98:	6125      	str	r5, [r4, #16]
 8009a9a:	6165      	str	r5, [r4, #20]
 8009a9c:	61a5      	str	r5, [r4, #24]
 8009a9e:	2208      	movs	r2, #8
 8009aa0:	4629      	mov	r1, r5
 8009aa2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009aa6:	f7fe fa9d 	bl	8007fe4 <memset>
 8009aaa:	6365      	str	r5, [r4, #52]	; 0x34
 8009aac:	63a5      	str	r5, [r4, #56]	; 0x38
 8009aae:	64a5      	str	r5, [r4, #72]	; 0x48
 8009ab0:	64e5      	str	r5, [r4, #76]	; 0x4c
 8009ab2:	e7e6      	b.n	8009a82 <__sfp+0x42>
 8009ab4:	0800ad20 	.word	0x0800ad20

08009ab8 <_fwalk_reent>:
 8009ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009abc:	4680      	mov	r8, r0
 8009abe:	4689      	mov	r9, r1
 8009ac0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009ac4:	2600      	movs	r6, #0
 8009ac6:	b914      	cbnz	r4, 8009ace <_fwalk_reent+0x16>
 8009ac8:	4630      	mov	r0, r6
 8009aca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ace:	68a5      	ldr	r5, [r4, #8]
 8009ad0:	6867      	ldr	r7, [r4, #4]
 8009ad2:	3f01      	subs	r7, #1
 8009ad4:	d501      	bpl.n	8009ada <_fwalk_reent+0x22>
 8009ad6:	6824      	ldr	r4, [r4, #0]
 8009ad8:	e7f5      	b.n	8009ac6 <_fwalk_reent+0xe>
 8009ada:	89ab      	ldrh	r3, [r5, #12]
 8009adc:	2b01      	cmp	r3, #1
 8009ade:	d907      	bls.n	8009af0 <_fwalk_reent+0x38>
 8009ae0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ae4:	3301      	adds	r3, #1
 8009ae6:	d003      	beq.n	8009af0 <_fwalk_reent+0x38>
 8009ae8:	4629      	mov	r1, r5
 8009aea:	4640      	mov	r0, r8
 8009aec:	47c8      	blx	r9
 8009aee:	4306      	orrs	r6, r0
 8009af0:	3568      	adds	r5, #104	; 0x68
 8009af2:	e7ee      	b.n	8009ad2 <_fwalk_reent+0x1a>

08009af4 <_localeconv_r>:
 8009af4:	4b04      	ldr	r3, [pc, #16]	; (8009b08 <_localeconv_r+0x14>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	6a18      	ldr	r0, [r3, #32]
 8009afa:	4b04      	ldr	r3, [pc, #16]	; (8009b0c <_localeconv_r+0x18>)
 8009afc:	2800      	cmp	r0, #0
 8009afe:	bf08      	it	eq
 8009b00:	4618      	moveq	r0, r3
 8009b02:	30f0      	adds	r0, #240	; 0xf0
 8009b04:	4770      	bx	lr
 8009b06:	bf00      	nop
 8009b08:	20000008 	.word	0x20000008
 8009b0c:	2000006c 	.word	0x2000006c

08009b10 <__swhatbuf_r>:
 8009b10:	b570      	push	{r4, r5, r6, lr}
 8009b12:	460e      	mov	r6, r1
 8009b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b18:	2900      	cmp	r1, #0
 8009b1a:	b090      	sub	sp, #64	; 0x40
 8009b1c:	4614      	mov	r4, r2
 8009b1e:	461d      	mov	r5, r3
 8009b20:	da07      	bge.n	8009b32 <__swhatbuf_r+0x22>
 8009b22:	2300      	movs	r3, #0
 8009b24:	602b      	str	r3, [r5, #0]
 8009b26:	89b3      	ldrh	r3, [r6, #12]
 8009b28:	061a      	lsls	r2, r3, #24
 8009b2a:	d410      	bmi.n	8009b4e <__swhatbuf_r+0x3e>
 8009b2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b30:	e00e      	b.n	8009b50 <__swhatbuf_r+0x40>
 8009b32:	aa01      	add	r2, sp, #4
 8009b34:	f000 fda4 	bl	800a680 <_fstat_r>
 8009b38:	2800      	cmp	r0, #0
 8009b3a:	dbf2      	blt.n	8009b22 <__swhatbuf_r+0x12>
 8009b3c:	9a02      	ldr	r2, [sp, #8]
 8009b3e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009b42:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009b46:	425a      	negs	r2, r3
 8009b48:	415a      	adcs	r2, r3
 8009b4a:	602a      	str	r2, [r5, #0]
 8009b4c:	e7ee      	b.n	8009b2c <__swhatbuf_r+0x1c>
 8009b4e:	2340      	movs	r3, #64	; 0x40
 8009b50:	2000      	movs	r0, #0
 8009b52:	6023      	str	r3, [r4, #0]
 8009b54:	b010      	add	sp, #64	; 0x40
 8009b56:	bd70      	pop	{r4, r5, r6, pc}

08009b58 <__smakebuf_r>:
 8009b58:	898b      	ldrh	r3, [r1, #12]
 8009b5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b5c:	079d      	lsls	r5, r3, #30
 8009b5e:	4606      	mov	r6, r0
 8009b60:	460c      	mov	r4, r1
 8009b62:	d507      	bpl.n	8009b74 <__smakebuf_r+0x1c>
 8009b64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b68:	6023      	str	r3, [r4, #0]
 8009b6a:	6123      	str	r3, [r4, #16]
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	6163      	str	r3, [r4, #20]
 8009b70:	b002      	add	sp, #8
 8009b72:	bd70      	pop	{r4, r5, r6, pc}
 8009b74:	ab01      	add	r3, sp, #4
 8009b76:	466a      	mov	r2, sp
 8009b78:	f7ff ffca 	bl	8009b10 <__swhatbuf_r>
 8009b7c:	9900      	ldr	r1, [sp, #0]
 8009b7e:	4605      	mov	r5, r0
 8009b80:	4630      	mov	r0, r6
 8009b82:	f000 fb69 	bl	800a258 <_malloc_r>
 8009b86:	b948      	cbnz	r0, 8009b9c <__smakebuf_r+0x44>
 8009b88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b8c:	059a      	lsls	r2, r3, #22
 8009b8e:	d4ef      	bmi.n	8009b70 <__smakebuf_r+0x18>
 8009b90:	f023 0303 	bic.w	r3, r3, #3
 8009b94:	f043 0302 	orr.w	r3, r3, #2
 8009b98:	81a3      	strh	r3, [r4, #12]
 8009b9a:	e7e3      	b.n	8009b64 <__smakebuf_r+0xc>
 8009b9c:	4b0d      	ldr	r3, [pc, #52]	; (8009bd4 <__smakebuf_r+0x7c>)
 8009b9e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009ba0:	89a3      	ldrh	r3, [r4, #12]
 8009ba2:	6020      	str	r0, [r4, #0]
 8009ba4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ba8:	81a3      	strh	r3, [r4, #12]
 8009baa:	9b00      	ldr	r3, [sp, #0]
 8009bac:	6163      	str	r3, [r4, #20]
 8009bae:	9b01      	ldr	r3, [sp, #4]
 8009bb0:	6120      	str	r0, [r4, #16]
 8009bb2:	b15b      	cbz	r3, 8009bcc <__smakebuf_r+0x74>
 8009bb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bb8:	4630      	mov	r0, r6
 8009bba:	f000 fd73 	bl	800a6a4 <_isatty_r>
 8009bbe:	b128      	cbz	r0, 8009bcc <__smakebuf_r+0x74>
 8009bc0:	89a3      	ldrh	r3, [r4, #12]
 8009bc2:	f023 0303 	bic.w	r3, r3, #3
 8009bc6:	f043 0301 	orr.w	r3, r3, #1
 8009bca:	81a3      	strh	r3, [r4, #12]
 8009bcc:	89a3      	ldrh	r3, [r4, #12]
 8009bce:	431d      	orrs	r5, r3
 8009bd0:	81a5      	strh	r5, [r4, #12]
 8009bd2:	e7cd      	b.n	8009b70 <__smakebuf_r+0x18>
 8009bd4:	08009961 	.word	0x08009961

08009bd8 <malloc>:
 8009bd8:	4b02      	ldr	r3, [pc, #8]	; (8009be4 <malloc+0xc>)
 8009bda:	4601      	mov	r1, r0
 8009bdc:	6818      	ldr	r0, [r3, #0]
 8009bde:	f000 bb3b 	b.w	800a258 <_malloc_r>
 8009be2:	bf00      	nop
 8009be4:	20000008 	.word	0x20000008

08009be8 <memcpy>:
 8009be8:	b510      	push	{r4, lr}
 8009bea:	1e43      	subs	r3, r0, #1
 8009bec:	440a      	add	r2, r1
 8009bee:	4291      	cmp	r1, r2
 8009bf0:	d100      	bne.n	8009bf4 <memcpy+0xc>
 8009bf2:	bd10      	pop	{r4, pc}
 8009bf4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bf8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bfc:	e7f7      	b.n	8009bee <memcpy+0x6>

08009bfe <_Balloc>:
 8009bfe:	b570      	push	{r4, r5, r6, lr}
 8009c00:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009c02:	4604      	mov	r4, r0
 8009c04:	460e      	mov	r6, r1
 8009c06:	b93d      	cbnz	r5, 8009c18 <_Balloc+0x1a>
 8009c08:	2010      	movs	r0, #16
 8009c0a:	f7ff ffe5 	bl	8009bd8 <malloc>
 8009c0e:	6260      	str	r0, [r4, #36]	; 0x24
 8009c10:	6045      	str	r5, [r0, #4]
 8009c12:	6085      	str	r5, [r0, #8]
 8009c14:	6005      	str	r5, [r0, #0]
 8009c16:	60c5      	str	r5, [r0, #12]
 8009c18:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009c1a:	68eb      	ldr	r3, [r5, #12]
 8009c1c:	b183      	cbz	r3, 8009c40 <_Balloc+0x42>
 8009c1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c20:	68db      	ldr	r3, [r3, #12]
 8009c22:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009c26:	b9b8      	cbnz	r0, 8009c58 <_Balloc+0x5a>
 8009c28:	2101      	movs	r1, #1
 8009c2a:	fa01 f506 	lsl.w	r5, r1, r6
 8009c2e:	1d6a      	adds	r2, r5, #5
 8009c30:	0092      	lsls	r2, r2, #2
 8009c32:	4620      	mov	r0, r4
 8009c34:	f000 fab4 	bl	800a1a0 <_calloc_r>
 8009c38:	b160      	cbz	r0, 8009c54 <_Balloc+0x56>
 8009c3a:	6046      	str	r6, [r0, #4]
 8009c3c:	6085      	str	r5, [r0, #8]
 8009c3e:	e00e      	b.n	8009c5e <_Balloc+0x60>
 8009c40:	2221      	movs	r2, #33	; 0x21
 8009c42:	2104      	movs	r1, #4
 8009c44:	4620      	mov	r0, r4
 8009c46:	f000 faab 	bl	800a1a0 <_calloc_r>
 8009c4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c4c:	60e8      	str	r0, [r5, #12]
 8009c4e:	68db      	ldr	r3, [r3, #12]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d1e4      	bne.n	8009c1e <_Balloc+0x20>
 8009c54:	2000      	movs	r0, #0
 8009c56:	bd70      	pop	{r4, r5, r6, pc}
 8009c58:	6802      	ldr	r2, [r0, #0]
 8009c5a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009c5e:	2300      	movs	r3, #0
 8009c60:	6103      	str	r3, [r0, #16]
 8009c62:	60c3      	str	r3, [r0, #12]
 8009c64:	bd70      	pop	{r4, r5, r6, pc}

08009c66 <_Bfree>:
 8009c66:	b570      	push	{r4, r5, r6, lr}
 8009c68:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009c6a:	4606      	mov	r6, r0
 8009c6c:	460d      	mov	r5, r1
 8009c6e:	b93c      	cbnz	r4, 8009c80 <_Bfree+0x1a>
 8009c70:	2010      	movs	r0, #16
 8009c72:	f7ff ffb1 	bl	8009bd8 <malloc>
 8009c76:	6270      	str	r0, [r6, #36]	; 0x24
 8009c78:	6044      	str	r4, [r0, #4]
 8009c7a:	6084      	str	r4, [r0, #8]
 8009c7c:	6004      	str	r4, [r0, #0]
 8009c7e:	60c4      	str	r4, [r0, #12]
 8009c80:	b13d      	cbz	r5, 8009c92 <_Bfree+0x2c>
 8009c82:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009c84:	686a      	ldr	r2, [r5, #4]
 8009c86:	68db      	ldr	r3, [r3, #12]
 8009c88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c8c:	6029      	str	r1, [r5, #0]
 8009c8e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009c92:	bd70      	pop	{r4, r5, r6, pc}

08009c94 <__multadd>:
 8009c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c98:	690d      	ldr	r5, [r1, #16]
 8009c9a:	461f      	mov	r7, r3
 8009c9c:	4606      	mov	r6, r0
 8009c9e:	460c      	mov	r4, r1
 8009ca0:	f101 0e14 	add.w	lr, r1, #20
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	f8de 0000 	ldr.w	r0, [lr]
 8009caa:	b281      	uxth	r1, r0
 8009cac:	fb02 7101 	mla	r1, r2, r1, r7
 8009cb0:	0c0f      	lsrs	r7, r1, #16
 8009cb2:	0c00      	lsrs	r0, r0, #16
 8009cb4:	fb02 7000 	mla	r0, r2, r0, r7
 8009cb8:	b289      	uxth	r1, r1
 8009cba:	3301      	adds	r3, #1
 8009cbc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009cc0:	429d      	cmp	r5, r3
 8009cc2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009cc6:	f84e 1b04 	str.w	r1, [lr], #4
 8009cca:	dcec      	bgt.n	8009ca6 <__multadd+0x12>
 8009ccc:	b1d7      	cbz	r7, 8009d04 <__multadd+0x70>
 8009cce:	68a3      	ldr	r3, [r4, #8]
 8009cd0:	429d      	cmp	r5, r3
 8009cd2:	db12      	blt.n	8009cfa <__multadd+0x66>
 8009cd4:	6861      	ldr	r1, [r4, #4]
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	3101      	adds	r1, #1
 8009cda:	f7ff ff90 	bl	8009bfe <_Balloc>
 8009cde:	6922      	ldr	r2, [r4, #16]
 8009ce0:	3202      	adds	r2, #2
 8009ce2:	f104 010c 	add.w	r1, r4, #12
 8009ce6:	4680      	mov	r8, r0
 8009ce8:	0092      	lsls	r2, r2, #2
 8009cea:	300c      	adds	r0, #12
 8009cec:	f7ff ff7c 	bl	8009be8 <memcpy>
 8009cf0:	4621      	mov	r1, r4
 8009cf2:	4630      	mov	r0, r6
 8009cf4:	f7ff ffb7 	bl	8009c66 <_Bfree>
 8009cf8:	4644      	mov	r4, r8
 8009cfa:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009cfe:	3501      	adds	r5, #1
 8009d00:	615f      	str	r7, [r3, #20]
 8009d02:	6125      	str	r5, [r4, #16]
 8009d04:	4620      	mov	r0, r4
 8009d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009d0a <__hi0bits>:
 8009d0a:	0c02      	lsrs	r2, r0, #16
 8009d0c:	0412      	lsls	r2, r2, #16
 8009d0e:	4603      	mov	r3, r0
 8009d10:	b9b2      	cbnz	r2, 8009d40 <__hi0bits+0x36>
 8009d12:	0403      	lsls	r3, r0, #16
 8009d14:	2010      	movs	r0, #16
 8009d16:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009d1a:	bf04      	itt	eq
 8009d1c:	021b      	lsleq	r3, r3, #8
 8009d1e:	3008      	addeq	r0, #8
 8009d20:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009d24:	bf04      	itt	eq
 8009d26:	011b      	lsleq	r3, r3, #4
 8009d28:	3004      	addeq	r0, #4
 8009d2a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009d2e:	bf04      	itt	eq
 8009d30:	009b      	lsleq	r3, r3, #2
 8009d32:	3002      	addeq	r0, #2
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	db06      	blt.n	8009d46 <__hi0bits+0x3c>
 8009d38:	005b      	lsls	r3, r3, #1
 8009d3a:	d503      	bpl.n	8009d44 <__hi0bits+0x3a>
 8009d3c:	3001      	adds	r0, #1
 8009d3e:	4770      	bx	lr
 8009d40:	2000      	movs	r0, #0
 8009d42:	e7e8      	b.n	8009d16 <__hi0bits+0xc>
 8009d44:	2020      	movs	r0, #32
 8009d46:	4770      	bx	lr

08009d48 <__lo0bits>:
 8009d48:	6803      	ldr	r3, [r0, #0]
 8009d4a:	f013 0207 	ands.w	r2, r3, #7
 8009d4e:	4601      	mov	r1, r0
 8009d50:	d00b      	beq.n	8009d6a <__lo0bits+0x22>
 8009d52:	07da      	lsls	r2, r3, #31
 8009d54:	d423      	bmi.n	8009d9e <__lo0bits+0x56>
 8009d56:	0798      	lsls	r0, r3, #30
 8009d58:	bf49      	itett	mi
 8009d5a:	085b      	lsrmi	r3, r3, #1
 8009d5c:	089b      	lsrpl	r3, r3, #2
 8009d5e:	2001      	movmi	r0, #1
 8009d60:	600b      	strmi	r3, [r1, #0]
 8009d62:	bf5c      	itt	pl
 8009d64:	600b      	strpl	r3, [r1, #0]
 8009d66:	2002      	movpl	r0, #2
 8009d68:	4770      	bx	lr
 8009d6a:	b298      	uxth	r0, r3
 8009d6c:	b9a8      	cbnz	r0, 8009d9a <__lo0bits+0x52>
 8009d6e:	0c1b      	lsrs	r3, r3, #16
 8009d70:	2010      	movs	r0, #16
 8009d72:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009d76:	bf04      	itt	eq
 8009d78:	0a1b      	lsreq	r3, r3, #8
 8009d7a:	3008      	addeq	r0, #8
 8009d7c:	071a      	lsls	r2, r3, #28
 8009d7e:	bf04      	itt	eq
 8009d80:	091b      	lsreq	r3, r3, #4
 8009d82:	3004      	addeq	r0, #4
 8009d84:	079a      	lsls	r2, r3, #30
 8009d86:	bf04      	itt	eq
 8009d88:	089b      	lsreq	r3, r3, #2
 8009d8a:	3002      	addeq	r0, #2
 8009d8c:	07da      	lsls	r2, r3, #31
 8009d8e:	d402      	bmi.n	8009d96 <__lo0bits+0x4e>
 8009d90:	085b      	lsrs	r3, r3, #1
 8009d92:	d006      	beq.n	8009da2 <__lo0bits+0x5a>
 8009d94:	3001      	adds	r0, #1
 8009d96:	600b      	str	r3, [r1, #0]
 8009d98:	4770      	bx	lr
 8009d9a:	4610      	mov	r0, r2
 8009d9c:	e7e9      	b.n	8009d72 <__lo0bits+0x2a>
 8009d9e:	2000      	movs	r0, #0
 8009da0:	4770      	bx	lr
 8009da2:	2020      	movs	r0, #32
 8009da4:	4770      	bx	lr

08009da6 <__i2b>:
 8009da6:	b510      	push	{r4, lr}
 8009da8:	460c      	mov	r4, r1
 8009daa:	2101      	movs	r1, #1
 8009dac:	f7ff ff27 	bl	8009bfe <_Balloc>
 8009db0:	2201      	movs	r2, #1
 8009db2:	6144      	str	r4, [r0, #20]
 8009db4:	6102      	str	r2, [r0, #16]
 8009db6:	bd10      	pop	{r4, pc}

08009db8 <__multiply>:
 8009db8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dbc:	4614      	mov	r4, r2
 8009dbe:	690a      	ldr	r2, [r1, #16]
 8009dc0:	6923      	ldr	r3, [r4, #16]
 8009dc2:	429a      	cmp	r2, r3
 8009dc4:	bfb8      	it	lt
 8009dc6:	460b      	movlt	r3, r1
 8009dc8:	4689      	mov	r9, r1
 8009dca:	bfbc      	itt	lt
 8009dcc:	46a1      	movlt	r9, r4
 8009dce:	461c      	movlt	r4, r3
 8009dd0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009dd4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009dd8:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8009ddc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009de0:	eb07 060a 	add.w	r6, r7, sl
 8009de4:	429e      	cmp	r6, r3
 8009de6:	bfc8      	it	gt
 8009de8:	3101      	addgt	r1, #1
 8009dea:	f7ff ff08 	bl	8009bfe <_Balloc>
 8009dee:	f100 0514 	add.w	r5, r0, #20
 8009df2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009df6:	462b      	mov	r3, r5
 8009df8:	2200      	movs	r2, #0
 8009dfa:	4543      	cmp	r3, r8
 8009dfc:	d316      	bcc.n	8009e2c <__multiply+0x74>
 8009dfe:	f104 0214 	add.w	r2, r4, #20
 8009e02:	f109 0114 	add.w	r1, r9, #20
 8009e06:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8009e0a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009e0e:	9301      	str	r3, [sp, #4]
 8009e10:	9c01      	ldr	r4, [sp, #4]
 8009e12:	4294      	cmp	r4, r2
 8009e14:	4613      	mov	r3, r2
 8009e16:	d80c      	bhi.n	8009e32 <__multiply+0x7a>
 8009e18:	2e00      	cmp	r6, #0
 8009e1a:	dd03      	ble.n	8009e24 <__multiply+0x6c>
 8009e1c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d054      	beq.n	8009ece <__multiply+0x116>
 8009e24:	6106      	str	r6, [r0, #16]
 8009e26:	b003      	add	sp, #12
 8009e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e2c:	f843 2b04 	str.w	r2, [r3], #4
 8009e30:	e7e3      	b.n	8009dfa <__multiply+0x42>
 8009e32:	f8b3 a000 	ldrh.w	sl, [r3]
 8009e36:	3204      	adds	r2, #4
 8009e38:	f1ba 0f00 	cmp.w	sl, #0
 8009e3c:	d020      	beq.n	8009e80 <__multiply+0xc8>
 8009e3e:	46ae      	mov	lr, r5
 8009e40:	4689      	mov	r9, r1
 8009e42:	f04f 0c00 	mov.w	ip, #0
 8009e46:	f859 4b04 	ldr.w	r4, [r9], #4
 8009e4a:	f8be b000 	ldrh.w	fp, [lr]
 8009e4e:	b2a3      	uxth	r3, r4
 8009e50:	fb0a b303 	mla	r3, sl, r3, fp
 8009e54:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8009e58:	f8de 4000 	ldr.w	r4, [lr]
 8009e5c:	4463      	add	r3, ip
 8009e5e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009e62:	fb0a c40b 	mla	r4, sl, fp, ip
 8009e66:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009e6a:	b29b      	uxth	r3, r3
 8009e6c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009e70:	454f      	cmp	r7, r9
 8009e72:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009e76:	f84e 3b04 	str.w	r3, [lr], #4
 8009e7a:	d8e4      	bhi.n	8009e46 <__multiply+0x8e>
 8009e7c:	f8ce c000 	str.w	ip, [lr]
 8009e80:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8009e84:	f1b9 0f00 	cmp.w	r9, #0
 8009e88:	d01f      	beq.n	8009eca <__multiply+0x112>
 8009e8a:	682b      	ldr	r3, [r5, #0]
 8009e8c:	46ae      	mov	lr, r5
 8009e8e:	468c      	mov	ip, r1
 8009e90:	f04f 0a00 	mov.w	sl, #0
 8009e94:	f8bc 4000 	ldrh.w	r4, [ip]
 8009e98:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009e9c:	fb09 b404 	mla	r4, r9, r4, fp
 8009ea0:	44a2      	add	sl, r4
 8009ea2:	b29b      	uxth	r3, r3
 8009ea4:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8009ea8:	f84e 3b04 	str.w	r3, [lr], #4
 8009eac:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009eb0:	f8be 4000 	ldrh.w	r4, [lr]
 8009eb4:	0c1b      	lsrs	r3, r3, #16
 8009eb6:	fb09 4303 	mla	r3, r9, r3, r4
 8009eba:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8009ebe:	4567      	cmp	r7, ip
 8009ec0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ec4:	d8e6      	bhi.n	8009e94 <__multiply+0xdc>
 8009ec6:	f8ce 3000 	str.w	r3, [lr]
 8009eca:	3504      	adds	r5, #4
 8009ecc:	e7a0      	b.n	8009e10 <__multiply+0x58>
 8009ece:	3e01      	subs	r6, #1
 8009ed0:	e7a2      	b.n	8009e18 <__multiply+0x60>
	...

08009ed4 <__pow5mult>:
 8009ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ed8:	4615      	mov	r5, r2
 8009eda:	f012 0203 	ands.w	r2, r2, #3
 8009ede:	4606      	mov	r6, r0
 8009ee0:	460f      	mov	r7, r1
 8009ee2:	d007      	beq.n	8009ef4 <__pow5mult+0x20>
 8009ee4:	3a01      	subs	r2, #1
 8009ee6:	4c21      	ldr	r4, [pc, #132]	; (8009f6c <__pow5mult+0x98>)
 8009ee8:	2300      	movs	r3, #0
 8009eea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009eee:	f7ff fed1 	bl	8009c94 <__multadd>
 8009ef2:	4607      	mov	r7, r0
 8009ef4:	10ad      	asrs	r5, r5, #2
 8009ef6:	d035      	beq.n	8009f64 <__pow5mult+0x90>
 8009ef8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009efa:	b93c      	cbnz	r4, 8009f0c <__pow5mult+0x38>
 8009efc:	2010      	movs	r0, #16
 8009efe:	f7ff fe6b 	bl	8009bd8 <malloc>
 8009f02:	6270      	str	r0, [r6, #36]	; 0x24
 8009f04:	6044      	str	r4, [r0, #4]
 8009f06:	6084      	str	r4, [r0, #8]
 8009f08:	6004      	str	r4, [r0, #0]
 8009f0a:	60c4      	str	r4, [r0, #12]
 8009f0c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009f10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009f14:	b94c      	cbnz	r4, 8009f2a <__pow5mult+0x56>
 8009f16:	f240 2171 	movw	r1, #625	; 0x271
 8009f1a:	4630      	mov	r0, r6
 8009f1c:	f7ff ff43 	bl	8009da6 <__i2b>
 8009f20:	2300      	movs	r3, #0
 8009f22:	f8c8 0008 	str.w	r0, [r8, #8]
 8009f26:	4604      	mov	r4, r0
 8009f28:	6003      	str	r3, [r0, #0]
 8009f2a:	f04f 0800 	mov.w	r8, #0
 8009f2e:	07eb      	lsls	r3, r5, #31
 8009f30:	d50a      	bpl.n	8009f48 <__pow5mult+0x74>
 8009f32:	4639      	mov	r1, r7
 8009f34:	4622      	mov	r2, r4
 8009f36:	4630      	mov	r0, r6
 8009f38:	f7ff ff3e 	bl	8009db8 <__multiply>
 8009f3c:	4639      	mov	r1, r7
 8009f3e:	4681      	mov	r9, r0
 8009f40:	4630      	mov	r0, r6
 8009f42:	f7ff fe90 	bl	8009c66 <_Bfree>
 8009f46:	464f      	mov	r7, r9
 8009f48:	106d      	asrs	r5, r5, #1
 8009f4a:	d00b      	beq.n	8009f64 <__pow5mult+0x90>
 8009f4c:	6820      	ldr	r0, [r4, #0]
 8009f4e:	b938      	cbnz	r0, 8009f60 <__pow5mult+0x8c>
 8009f50:	4622      	mov	r2, r4
 8009f52:	4621      	mov	r1, r4
 8009f54:	4630      	mov	r0, r6
 8009f56:	f7ff ff2f 	bl	8009db8 <__multiply>
 8009f5a:	6020      	str	r0, [r4, #0]
 8009f5c:	f8c0 8000 	str.w	r8, [r0]
 8009f60:	4604      	mov	r4, r0
 8009f62:	e7e4      	b.n	8009f2e <__pow5mult+0x5a>
 8009f64:	4638      	mov	r0, r7
 8009f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f6a:	bf00      	nop
 8009f6c:	0800aeb8 	.word	0x0800aeb8

08009f70 <__lshift>:
 8009f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f74:	460c      	mov	r4, r1
 8009f76:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f7a:	6923      	ldr	r3, [r4, #16]
 8009f7c:	6849      	ldr	r1, [r1, #4]
 8009f7e:	eb0a 0903 	add.w	r9, sl, r3
 8009f82:	68a3      	ldr	r3, [r4, #8]
 8009f84:	4607      	mov	r7, r0
 8009f86:	4616      	mov	r6, r2
 8009f88:	f109 0501 	add.w	r5, r9, #1
 8009f8c:	42ab      	cmp	r3, r5
 8009f8e:	db31      	blt.n	8009ff4 <__lshift+0x84>
 8009f90:	4638      	mov	r0, r7
 8009f92:	f7ff fe34 	bl	8009bfe <_Balloc>
 8009f96:	2200      	movs	r2, #0
 8009f98:	4680      	mov	r8, r0
 8009f9a:	f100 0314 	add.w	r3, r0, #20
 8009f9e:	4611      	mov	r1, r2
 8009fa0:	4552      	cmp	r2, sl
 8009fa2:	db2a      	blt.n	8009ffa <__lshift+0x8a>
 8009fa4:	6920      	ldr	r0, [r4, #16]
 8009fa6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009faa:	f104 0114 	add.w	r1, r4, #20
 8009fae:	f016 021f 	ands.w	r2, r6, #31
 8009fb2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8009fb6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8009fba:	d022      	beq.n	800a002 <__lshift+0x92>
 8009fbc:	f1c2 0c20 	rsb	ip, r2, #32
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	680e      	ldr	r6, [r1, #0]
 8009fc4:	4096      	lsls	r6, r2
 8009fc6:	4330      	orrs	r0, r6
 8009fc8:	f843 0b04 	str.w	r0, [r3], #4
 8009fcc:	f851 0b04 	ldr.w	r0, [r1], #4
 8009fd0:	458e      	cmp	lr, r1
 8009fd2:	fa20 f00c 	lsr.w	r0, r0, ip
 8009fd6:	d8f4      	bhi.n	8009fc2 <__lshift+0x52>
 8009fd8:	6018      	str	r0, [r3, #0]
 8009fda:	b108      	cbz	r0, 8009fe0 <__lshift+0x70>
 8009fdc:	f109 0502 	add.w	r5, r9, #2
 8009fe0:	3d01      	subs	r5, #1
 8009fe2:	4638      	mov	r0, r7
 8009fe4:	f8c8 5010 	str.w	r5, [r8, #16]
 8009fe8:	4621      	mov	r1, r4
 8009fea:	f7ff fe3c 	bl	8009c66 <_Bfree>
 8009fee:	4640      	mov	r0, r8
 8009ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ff4:	3101      	adds	r1, #1
 8009ff6:	005b      	lsls	r3, r3, #1
 8009ff8:	e7c8      	b.n	8009f8c <__lshift+0x1c>
 8009ffa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009ffe:	3201      	adds	r2, #1
 800a000:	e7ce      	b.n	8009fa0 <__lshift+0x30>
 800a002:	3b04      	subs	r3, #4
 800a004:	f851 2b04 	ldr.w	r2, [r1], #4
 800a008:	f843 2f04 	str.w	r2, [r3, #4]!
 800a00c:	458e      	cmp	lr, r1
 800a00e:	d8f9      	bhi.n	800a004 <__lshift+0x94>
 800a010:	e7e6      	b.n	8009fe0 <__lshift+0x70>

0800a012 <__mcmp>:
 800a012:	6903      	ldr	r3, [r0, #16]
 800a014:	690a      	ldr	r2, [r1, #16]
 800a016:	1a9b      	subs	r3, r3, r2
 800a018:	b530      	push	{r4, r5, lr}
 800a01a:	d10c      	bne.n	800a036 <__mcmp+0x24>
 800a01c:	0092      	lsls	r2, r2, #2
 800a01e:	3014      	adds	r0, #20
 800a020:	3114      	adds	r1, #20
 800a022:	1884      	adds	r4, r0, r2
 800a024:	4411      	add	r1, r2
 800a026:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a02a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a02e:	4295      	cmp	r5, r2
 800a030:	d003      	beq.n	800a03a <__mcmp+0x28>
 800a032:	d305      	bcc.n	800a040 <__mcmp+0x2e>
 800a034:	2301      	movs	r3, #1
 800a036:	4618      	mov	r0, r3
 800a038:	bd30      	pop	{r4, r5, pc}
 800a03a:	42a0      	cmp	r0, r4
 800a03c:	d3f3      	bcc.n	800a026 <__mcmp+0x14>
 800a03e:	e7fa      	b.n	800a036 <__mcmp+0x24>
 800a040:	f04f 33ff 	mov.w	r3, #4294967295
 800a044:	e7f7      	b.n	800a036 <__mcmp+0x24>

0800a046 <__mdiff>:
 800a046:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a04a:	460d      	mov	r5, r1
 800a04c:	4607      	mov	r7, r0
 800a04e:	4611      	mov	r1, r2
 800a050:	4628      	mov	r0, r5
 800a052:	4614      	mov	r4, r2
 800a054:	f7ff ffdd 	bl	800a012 <__mcmp>
 800a058:	1e06      	subs	r6, r0, #0
 800a05a:	d108      	bne.n	800a06e <__mdiff+0x28>
 800a05c:	4631      	mov	r1, r6
 800a05e:	4638      	mov	r0, r7
 800a060:	f7ff fdcd 	bl	8009bfe <_Balloc>
 800a064:	2301      	movs	r3, #1
 800a066:	6103      	str	r3, [r0, #16]
 800a068:	6146      	str	r6, [r0, #20]
 800a06a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a06e:	bfa4      	itt	ge
 800a070:	4623      	movge	r3, r4
 800a072:	462c      	movge	r4, r5
 800a074:	4638      	mov	r0, r7
 800a076:	6861      	ldr	r1, [r4, #4]
 800a078:	bfa6      	itte	ge
 800a07a:	461d      	movge	r5, r3
 800a07c:	2600      	movge	r6, #0
 800a07e:	2601      	movlt	r6, #1
 800a080:	f7ff fdbd 	bl	8009bfe <_Balloc>
 800a084:	692b      	ldr	r3, [r5, #16]
 800a086:	60c6      	str	r6, [r0, #12]
 800a088:	6926      	ldr	r6, [r4, #16]
 800a08a:	f105 0914 	add.w	r9, r5, #20
 800a08e:	f104 0214 	add.w	r2, r4, #20
 800a092:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a096:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a09a:	f100 0514 	add.w	r5, r0, #20
 800a09e:	f04f 0c00 	mov.w	ip, #0
 800a0a2:	f852 ab04 	ldr.w	sl, [r2], #4
 800a0a6:	f859 4b04 	ldr.w	r4, [r9], #4
 800a0aa:	fa1c f18a 	uxtah	r1, ip, sl
 800a0ae:	b2a3      	uxth	r3, r4
 800a0b0:	1ac9      	subs	r1, r1, r3
 800a0b2:	0c23      	lsrs	r3, r4, #16
 800a0b4:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a0b8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a0bc:	b289      	uxth	r1, r1
 800a0be:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a0c2:	45c8      	cmp	r8, r9
 800a0c4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a0c8:	4696      	mov	lr, r2
 800a0ca:	f845 3b04 	str.w	r3, [r5], #4
 800a0ce:	d8e8      	bhi.n	800a0a2 <__mdiff+0x5c>
 800a0d0:	45be      	cmp	lr, r7
 800a0d2:	d305      	bcc.n	800a0e0 <__mdiff+0x9a>
 800a0d4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a0d8:	b18b      	cbz	r3, 800a0fe <__mdiff+0xb8>
 800a0da:	6106      	str	r6, [r0, #16]
 800a0dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0e0:	f85e 1b04 	ldr.w	r1, [lr], #4
 800a0e4:	fa1c f381 	uxtah	r3, ip, r1
 800a0e8:	141a      	asrs	r2, r3, #16
 800a0ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a0ee:	b29b      	uxth	r3, r3
 800a0f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a0f8:	f845 3b04 	str.w	r3, [r5], #4
 800a0fc:	e7e8      	b.n	800a0d0 <__mdiff+0x8a>
 800a0fe:	3e01      	subs	r6, #1
 800a100:	e7e8      	b.n	800a0d4 <__mdiff+0x8e>

0800a102 <__d2b>:
 800a102:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a106:	460e      	mov	r6, r1
 800a108:	2101      	movs	r1, #1
 800a10a:	ec59 8b10 	vmov	r8, r9, d0
 800a10e:	4615      	mov	r5, r2
 800a110:	f7ff fd75 	bl	8009bfe <_Balloc>
 800a114:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a118:	4607      	mov	r7, r0
 800a11a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a11e:	bb34      	cbnz	r4, 800a16e <__d2b+0x6c>
 800a120:	9301      	str	r3, [sp, #4]
 800a122:	f1b8 0f00 	cmp.w	r8, #0
 800a126:	d027      	beq.n	800a178 <__d2b+0x76>
 800a128:	a802      	add	r0, sp, #8
 800a12a:	f840 8d08 	str.w	r8, [r0, #-8]!
 800a12e:	f7ff fe0b 	bl	8009d48 <__lo0bits>
 800a132:	9900      	ldr	r1, [sp, #0]
 800a134:	b1f0      	cbz	r0, 800a174 <__d2b+0x72>
 800a136:	9a01      	ldr	r2, [sp, #4]
 800a138:	f1c0 0320 	rsb	r3, r0, #32
 800a13c:	fa02 f303 	lsl.w	r3, r2, r3
 800a140:	430b      	orrs	r3, r1
 800a142:	40c2      	lsrs	r2, r0
 800a144:	617b      	str	r3, [r7, #20]
 800a146:	9201      	str	r2, [sp, #4]
 800a148:	9b01      	ldr	r3, [sp, #4]
 800a14a:	61bb      	str	r3, [r7, #24]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	bf14      	ite	ne
 800a150:	2102      	movne	r1, #2
 800a152:	2101      	moveq	r1, #1
 800a154:	6139      	str	r1, [r7, #16]
 800a156:	b1c4      	cbz	r4, 800a18a <__d2b+0x88>
 800a158:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a15c:	4404      	add	r4, r0
 800a15e:	6034      	str	r4, [r6, #0]
 800a160:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a164:	6028      	str	r0, [r5, #0]
 800a166:	4638      	mov	r0, r7
 800a168:	b003      	add	sp, #12
 800a16a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a16e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a172:	e7d5      	b.n	800a120 <__d2b+0x1e>
 800a174:	6179      	str	r1, [r7, #20]
 800a176:	e7e7      	b.n	800a148 <__d2b+0x46>
 800a178:	a801      	add	r0, sp, #4
 800a17a:	f7ff fde5 	bl	8009d48 <__lo0bits>
 800a17e:	9b01      	ldr	r3, [sp, #4]
 800a180:	617b      	str	r3, [r7, #20]
 800a182:	2101      	movs	r1, #1
 800a184:	6139      	str	r1, [r7, #16]
 800a186:	3020      	adds	r0, #32
 800a188:	e7e5      	b.n	800a156 <__d2b+0x54>
 800a18a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a18e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a192:	6030      	str	r0, [r6, #0]
 800a194:	6918      	ldr	r0, [r3, #16]
 800a196:	f7ff fdb8 	bl	8009d0a <__hi0bits>
 800a19a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a19e:	e7e1      	b.n	800a164 <__d2b+0x62>

0800a1a0 <_calloc_r>:
 800a1a0:	b538      	push	{r3, r4, r5, lr}
 800a1a2:	fb02 f401 	mul.w	r4, r2, r1
 800a1a6:	4621      	mov	r1, r4
 800a1a8:	f000 f856 	bl	800a258 <_malloc_r>
 800a1ac:	4605      	mov	r5, r0
 800a1ae:	b118      	cbz	r0, 800a1b8 <_calloc_r+0x18>
 800a1b0:	4622      	mov	r2, r4
 800a1b2:	2100      	movs	r1, #0
 800a1b4:	f7fd ff16 	bl	8007fe4 <memset>
 800a1b8:	4628      	mov	r0, r5
 800a1ba:	bd38      	pop	{r3, r4, r5, pc}

0800a1bc <_free_r>:
 800a1bc:	b538      	push	{r3, r4, r5, lr}
 800a1be:	4605      	mov	r5, r0
 800a1c0:	2900      	cmp	r1, #0
 800a1c2:	d045      	beq.n	800a250 <_free_r+0x94>
 800a1c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1c8:	1f0c      	subs	r4, r1, #4
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	bfb8      	it	lt
 800a1ce:	18e4      	addlt	r4, r4, r3
 800a1d0:	f000 fa9c 	bl	800a70c <__malloc_lock>
 800a1d4:	4a1f      	ldr	r2, [pc, #124]	; (800a254 <_free_r+0x98>)
 800a1d6:	6813      	ldr	r3, [r2, #0]
 800a1d8:	4610      	mov	r0, r2
 800a1da:	b933      	cbnz	r3, 800a1ea <_free_r+0x2e>
 800a1dc:	6063      	str	r3, [r4, #4]
 800a1de:	6014      	str	r4, [r2, #0]
 800a1e0:	4628      	mov	r0, r5
 800a1e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1e6:	f000 ba92 	b.w	800a70e <__malloc_unlock>
 800a1ea:	42a3      	cmp	r3, r4
 800a1ec:	d90c      	bls.n	800a208 <_free_r+0x4c>
 800a1ee:	6821      	ldr	r1, [r4, #0]
 800a1f0:	1862      	adds	r2, r4, r1
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	bf04      	itt	eq
 800a1f6:	681a      	ldreq	r2, [r3, #0]
 800a1f8:	685b      	ldreq	r3, [r3, #4]
 800a1fa:	6063      	str	r3, [r4, #4]
 800a1fc:	bf04      	itt	eq
 800a1fe:	1852      	addeq	r2, r2, r1
 800a200:	6022      	streq	r2, [r4, #0]
 800a202:	6004      	str	r4, [r0, #0]
 800a204:	e7ec      	b.n	800a1e0 <_free_r+0x24>
 800a206:	4613      	mov	r3, r2
 800a208:	685a      	ldr	r2, [r3, #4]
 800a20a:	b10a      	cbz	r2, 800a210 <_free_r+0x54>
 800a20c:	42a2      	cmp	r2, r4
 800a20e:	d9fa      	bls.n	800a206 <_free_r+0x4a>
 800a210:	6819      	ldr	r1, [r3, #0]
 800a212:	1858      	adds	r0, r3, r1
 800a214:	42a0      	cmp	r0, r4
 800a216:	d10b      	bne.n	800a230 <_free_r+0x74>
 800a218:	6820      	ldr	r0, [r4, #0]
 800a21a:	4401      	add	r1, r0
 800a21c:	1858      	adds	r0, r3, r1
 800a21e:	4282      	cmp	r2, r0
 800a220:	6019      	str	r1, [r3, #0]
 800a222:	d1dd      	bne.n	800a1e0 <_free_r+0x24>
 800a224:	6810      	ldr	r0, [r2, #0]
 800a226:	6852      	ldr	r2, [r2, #4]
 800a228:	605a      	str	r2, [r3, #4]
 800a22a:	4401      	add	r1, r0
 800a22c:	6019      	str	r1, [r3, #0]
 800a22e:	e7d7      	b.n	800a1e0 <_free_r+0x24>
 800a230:	d902      	bls.n	800a238 <_free_r+0x7c>
 800a232:	230c      	movs	r3, #12
 800a234:	602b      	str	r3, [r5, #0]
 800a236:	e7d3      	b.n	800a1e0 <_free_r+0x24>
 800a238:	6820      	ldr	r0, [r4, #0]
 800a23a:	1821      	adds	r1, r4, r0
 800a23c:	428a      	cmp	r2, r1
 800a23e:	bf04      	itt	eq
 800a240:	6811      	ldreq	r1, [r2, #0]
 800a242:	6852      	ldreq	r2, [r2, #4]
 800a244:	6062      	str	r2, [r4, #4]
 800a246:	bf04      	itt	eq
 800a248:	1809      	addeq	r1, r1, r0
 800a24a:	6021      	streq	r1, [r4, #0]
 800a24c:	605c      	str	r4, [r3, #4]
 800a24e:	e7c7      	b.n	800a1e0 <_free_r+0x24>
 800a250:	bd38      	pop	{r3, r4, r5, pc}
 800a252:	bf00      	nop
 800a254:	2000029c 	.word	0x2000029c

0800a258 <_malloc_r>:
 800a258:	b570      	push	{r4, r5, r6, lr}
 800a25a:	1ccd      	adds	r5, r1, #3
 800a25c:	f025 0503 	bic.w	r5, r5, #3
 800a260:	3508      	adds	r5, #8
 800a262:	2d0c      	cmp	r5, #12
 800a264:	bf38      	it	cc
 800a266:	250c      	movcc	r5, #12
 800a268:	2d00      	cmp	r5, #0
 800a26a:	4606      	mov	r6, r0
 800a26c:	db01      	blt.n	800a272 <_malloc_r+0x1a>
 800a26e:	42a9      	cmp	r1, r5
 800a270:	d903      	bls.n	800a27a <_malloc_r+0x22>
 800a272:	230c      	movs	r3, #12
 800a274:	6033      	str	r3, [r6, #0]
 800a276:	2000      	movs	r0, #0
 800a278:	bd70      	pop	{r4, r5, r6, pc}
 800a27a:	f000 fa47 	bl	800a70c <__malloc_lock>
 800a27e:	4a23      	ldr	r2, [pc, #140]	; (800a30c <_malloc_r+0xb4>)
 800a280:	6814      	ldr	r4, [r2, #0]
 800a282:	4621      	mov	r1, r4
 800a284:	b991      	cbnz	r1, 800a2ac <_malloc_r+0x54>
 800a286:	4c22      	ldr	r4, [pc, #136]	; (800a310 <_malloc_r+0xb8>)
 800a288:	6823      	ldr	r3, [r4, #0]
 800a28a:	b91b      	cbnz	r3, 800a294 <_malloc_r+0x3c>
 800a28c:	4630      	mov	r0, r6
 800a28e:	f000 f981 	bl	800a594 <_sbrk_r>
 800a292:	6020      	str	r0, [r4, #0]
 800a294:	4629      	mov	r1, r5
 800a296:	4630      	mov	r0, r6
 800a298:	f000 f97c 	bl	800a594 <_sbrk_r>
 800a29c:	1c43      	adds	r3, r0, #1
 800a29e:	d126      	bne.n	800a2ee <_malloc_r+0x96>
 800a2a0:	230c      	movs	r3, #12
 800a2a2:	6033      	str	r3, [r6, #0]
 800a2a4:	4630      	mov	r0, r6
 800a2a6:	f000 fa32 	bl	800a70e <__malloc_unlock>
 800a2aa:	e7e4      	b.n	800a276 <_malloc_r+0x1e>
 800a2ac:	680b      	ldr	r3, [r1, #0]
 800a2ae:	1b5b      	subs	r3, r3, r5
 800a2b0:	d41a      	bmi.n	800a2e8 <_malloc_r+0x90>
 800a2b2:	2b0b      	cmp	r3, #11
 800a2b4:	d90f      	bls.n	800a2d6 <_malloc_r+0x7e>
 800a2b6:	600b      	str	r3, [r1, #0]
 800a2b8:	50cd      	str	r5, [r1, r3]
 800a2ba:	18cc      	adds	r4, r1, r3
 800a2bc:	4630      	mov	r0, r6
 800a2be:	f000 fa26 	bl	800a70e <__malloc_unlock>
 800a2c2:	f104 000b 	add.w	r0, r4, #11
 800a2c6:	1d23      	adds	r3, r4, #4
 800a2c8:	f020 0007 	bic.w	r0, r0, #7
 800a2cc:	1ac3      	subs	r3, r0, r3
 800a2ce:	d01b      	beq.n	800a308 <_malloc_r+0xb0>
 800a2d0:	425a      	negs	r2, r3
 800a2d2:	50e2      	str	r2, [r4, r3]
 800a2d4:	bd70      	pop	{r4, r5, r6, pc}
 800a2d6:	428c      	cmp	r4, r1
 800a2d8:	bf0d      	iteet	eq
 800a2da:	6863      	ldreq	r3, [r4, #4]
 800a2dc:	684b      	ldrne	r3, [r1, #4]
 800a2de:	6063      	strne	r3, [r4, #4]
 800a2e0:	6013      	streq	r3, [r2, #0]
 800a2e2:	bf18      	it	ne
 800a2e4:	460c      	movne	r4, r1
 800a2e6:	e7e9      	b.n	800a2bc <_malloc_r+0x64>
 800a2e8:	460c      	mov	r4, r1
 800a2ea:	6849      	ldr	r1, [r1, #4]
 800a2ec:	e7ca      	b.n	800a284 <_malloc_r+0x2c>
 800a2ee:	1cc4      	adds	r4, r0, #3
 800a2f0:	f024 0403 	bic.w	r4, r4, #3
 800a2f4:	42a0      	cmp	r0, r4
 800a2f6:	d005      	beq.n	800a304 <_malloc_r+0xac>
 800a2f8:	1a21      	subs	r1, r4, r0
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	f000 f94a 	bl	800a594 <_sbrk_r>
 800a300:	3001      	adds	r0, #1
 800a302:	d0cd      	beq.n	800a2a0 <_malloc_r+0x48>
 800a304:	6025      	str	r5, [r4, #0]
 800a306:	e7d9      	b.n	800a2bc <_malloc_r+0x64>
 800a308:	bd70      	pop	{r4, r5, r6, pc}
 800a30a:	bf00      	nop
 800a30c:	2000029c 	.word	0x2000029c
 800a310:	200002a0 	.word	0x200002a0

0800a314 <__sfputc_r>:
 800a314:	6893      	ldr	r3, [r2, #8]
 800a316:	3b01      	subs	r3, #1
 800a318:	2b00      	cmp	r3, #0
 800a31a:	b410      	push	{r4}
 800a31c:	6093      	str	r3, [r2, #8]
 800a31e:	da09      	bge.n	800a334 <__sfputc_r+0x20>
 800a320:	6994      	ldr	r4, [r2, #24]
 800a322:	42a3      	cmp	r3, r4
 800a324:	db02      	blt.n	800a32c <__sfputc_r+0x18>
 800a326:	b2cb      	uxtb	r3, r1
 800a328:	2b0a      	cmp	r3, #10
 800a32a:	d103      	bne.n	800a334 <__sfputc_r+0x20>
 800a32c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a330:	f7fe bb48 	b.w	80089c4 <__swbuf_r>
 800a334:	6813      	ldr	r3, [r2, #0]
 800a336:	1c58      	adds	r0, r3, #1
 800a338:	6010      	str	r0, [r2, #0]
 800a33a:	7019      	strb	r1, [r3, #0]
 800a33c:	b2c8      	uxtb	r0, r1
 800a33e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a342:	4770      	bx	lr

0800a344 <__sfputs_r>:
 800a344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a346:	4606      	mov	r6, r0
 800a348:	460f      	mov	r7, r1
 800a34a:	4614      	mov	r4, r2
 800a34c:	18d5      	adds	r5, r2, r3
 800a34e:	42ac      	cmp	r4, r5
 800a350:	d101      	bne.n	800a356 <__sfputs_r+0x12>
 800a352:	2000      	movs	r0, #0
 800a354:	e007      	b.n	800a366 <__sfputs_r+0x22>
 800a356:	463a      	mov	r2, r7
 800a358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a35c:	4630      	mov	r0, r6
 800a35e:	f7ff ffd9 	bl	800a314 <__sfputc_r>
 800a362:	1c43      	adds	r3, r0, #1
 800a364:	d1f3      	bne.n	800a34e <__sfputs_r+0xa>
 800a366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a368 <_vfiprintf_r>:
 800a368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a36c:	b09d      	sub	sp, #116	; 0x74
 800a36e:	460c      	mov	r4, r1
 800a370:	4617      	mov	r7, r2
 800a372:	9303      	str	r3, [sp, #12]
 800a374:	4606      	mov	r6, r0
 800a376:	b118      	cbz	r0, 800a380 <_vfiprintf_r+0x18>
 800a378:	6983      	ldr	r3, [r0, #24]
 800a37a:	b90b      	cbnz	r3, 800a380 <_vfiprintf_r+0x18>
 800a37c:	f7ff fb30 	bl	80099e0 <__sinit>
 800a380:	4b7c      	ldr	r3, [pc, #496]	; (800a574 <_vfiprintf_r+0x20c>)
 800a382:	429c      	cmp	r4, r3
 800a384:	d157      	bne.n	800a436 <_vfiprintf_r+0xce>
 800a386:	6874      	ldr	r4, [r6, #4]
 800a388:	89a3      	ldrh	r3, [r4, #12]
 800a38a:	0718      	lsls	r0, r3, #28
 800a38c:	d55d      	bpl.n	800a44a <_vfiprintf_r+0xe2>
 800a38e:	6923      	ldr	r3, [r4, #16]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d05a      	beq.n	800a44a <_vfiprintf_r+0xe2>
 800a394:	2300      	movs	r3, #0
 800a396:	9309      	str	r3, [sp, #36]	; 0x24
 800a398:	2320      	movs	r3, #32
 800a39a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a39e:	2330      	movs	r3, #48	; 0x30
 800a3a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a3a4:	f04f 0b01 	mov.w	fp, #1
 800a3a8:	46b8      	mov	r8, r7
 800a3aa:	4645      	mov	r5, r8
 800a3ac:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d155      	bne.n	800a460 <_vfiprintf_r+0xf8>
 800a3b4:	ebb8 0a07 	subs.w	sl, r8, r7
 800a3b8:	d00b      	beq.n	800a3d2 <_vfiprintf_r+0x6a>
 800a3ba:	4653      	mov	r3, sl
 800a3bc:	463a      	mov	r2, r7
 800a3be:	4621      	mov	r1, r4
 800a3c0:	4630      	mov	r0, r6
 800a3c2:	f7ff ffbf 	bl	800a344 <__sfputs_r>
 800a3c6:	3001      	adds	r0, #1
 800a3c8:	f000 80c4 	beq.w	800a554 <_vfiprintf_r+0x1ec>
 800a3cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3ce:	4453      	add	r3, sl
 800a3d0:	9309      	str	r3, [sp, #36]	; 0x24
 800a3d2:	f898 3000 	ldrb.w	r3, [r8]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	f000 80bc 	beq.w	800a554 <_vfiprintf_r+0x1ec>
 800a3dc:	2300      	movs	r3, #0
 800a3de:	f04f 32ff 	mov.w	r2, #4294967295
 800a3e2:	9304      	str	r3, [sp, #16]
 800a3e4:	9307      	str	r3, [sp, #28]
 800a3e6:	9205      	str	r2, [sp, #20]
 800a3e8:	9306      	str	r3, [sp, #24]
 800a3ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a3ee:	931a      	str	r3, [sp, #104]	; 0x68
 800a3f0:	2205      	movs	r2, #5
 800a3f2:	7829      	ldrb	r1, [r5, #0]
 800a3f4:	4860      	ldr	r0, [pc, #384]	; (800a578 <_vfiprintf_r+0x210>)
 800a3f6:	f7f5 fef3 	bl	80001e0 <memchr>
 800a3fa:	f105 0801 	add.w	r8, r5, #1
 800a3fe:	9b04      	ldr	r3, [sp, #16]
 800a400:	2800      	cmp	r0, #0
 800a402:	d131      	bne.n	800a468 <_vfiprintf_r+0x100>
 800a404:	06d9      	lsls	r1, r3, #27
 800a406:	bf44      	itt	mi
 800a408:	2220      	movmi	r2, #32
 800a40a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a40e:	071a      	lsls	r2, r3, #28
 800a410:	bf44      	itt	mi
 800a412:	222b      	movmi	r2, #43	; 0x2b
 800a414:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a418:	782a      	ldrb	r2, [r5, #0]
 800a41a:	2a2a      	cmp	r2, #42	; 0x2a
 800a41c:	d02c      	beq.n	800a478 <_vfiprintf_r+0x110>
 800a41e:	9a07      	ldr	r2, [sp, #28]
 800a420:	2100      	movs	r1, #0
 800a422:	200a      	movs	r0, #10
 800a424:	46a8      	mov	r8, r5
 800a426:	3501      	adds	r5, #1
 800a428:	f898 3000 	ldrb.w	r3, [r8]
 800a42c:	3b30      	subs	r3, #48	; 0x30
 800a42e:	2b09      	cmp	r3, #9
 800a430:	d96d      	bls.n	800a50e <_vfiprintf_r+0x1a6>
 800a432:	b371      	cbz	r1, 800a492 <_vfiprintf_r+0x12a>
 800a434:	e026      	b.n	800a484 <_vfiprintf_r+0x11c>
 800a436:	4b51      	ldr	r3, [pc, #324]	; (800a57c <_vfiprintf_r+0x214>)
 800a438:	429c      	cmp	r4, r3
 800a43a:	d101      	bne.n	800a440 <_vfiprintf_r+0xd8>
 800a43c:	68b4      	ldr	r4, [r6, #8]
 800a43e:	e7a3      	b.n	800a388 <_vfiprintf_r+0x20>
 800a440:	4b4f      	ldr	r3, [pc, #316]	; (800a580 <_vfiprintf_r+0x218>)
 800a442:	429c      	cmp	r4, r3
 800a444:	bf08      	it	eq
 800a446:	68f4      	ldreq	r4, [r6, #12]
 800a448:	e79e      	b.n	800a388 <_vfiprintf_r+0x20>
 800a44a:	4621      	mov	r1, r4
 800a44c:	4630      	mov	r0, r6
 800a44e:	f7fe fb0b 	bl	8008a68 <__swsetup_r>
 800a452:	2800      	cmp	r0, #0
 800a454:	d09e      	beq.n	800a394 <_vfiprintf_r+0x2c>
 800a456:	f04f 30ff 	mov.w	r0, #4294967295
 800a45a:	b01d      	add	sp, #116	; 0x74
 800a45c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a460:	2b25      	cmp	r3, #37	; 0x25
 800a462:	d0a7      	beq.n	800a3b4 <_vfiprintf_r+0x4c>
 800a464:	46a8      	mov	r8, r5
 800a466:	e7a0      	b.n	800a3aa <_vfiprintf_r+0x42>
 800a468:	4a43      	ldr	r2, [pc, #268]	; (800a578 <_vfiprintf_r+0x210>)
 800a46a:	1a80      	subs	r0, r0, r2
 800a46c:	fa0b f000 	lsl.w	r0, fp, r0
 800a470:	4318      	orrs	r0, r3
 800a472:	9004      	str	r0, [sp, #16]
 800a474:	4645      	mov	r5, r8
 800a476:	e7bb      	b.n	800a3f0 <_vfiprintf_r+0x88>
 800a478:	9a03      	ldr	r2, [sp, #12]
 800a47a:	1d11      	adds	r1, r2, #4
 800a47c:	6812      	ldr	r2, [r2, #0]
 800a47e:	9103      	str	r1, [sp, #12]
 800a480:	2a00      	cmp	r2, #0
 800a482:	db01      	blt.n	800a488 <_vfiprintf_r+0x120>
 800a484:	9207      	str	r2, [sp, #28]
 800a486:	e004      	b.n	800a492 <_vfiprintf_r+0x12a>
 800a488:	4252      	negs	r2, r2
 800a48a:	f043 0302 	orr.w	r3, r3, #2
 800a48e:	9207      	str	r2, [sp, #28]
 800a490:	9304      	str	r3, [sp, #16]
 800a492:	f898 3000 	ldrb.w	r3, [r8]
 800a496:	2b2e      	cmp	r3, #46	; 0x2e
 800a498:	d110      	bne.n	800a4bc <_vfiprintf_r+0x154>
 800a49a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a49e:	2b2a      	cmp	r3, #42	; 0x2a
 800a4a0:	f108 0101 	add.w	r1, r8, #1
 800a4a4:	d137      	bne.n	800a516 <_vfiprintf_r+0x1ae>
 800a4a6:	9b03      	ldr	r3, [sp, #12]
 800a4a8:	1d1a      	adds	r2, r3, #4
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	9203      	str	r2, [sp, #12]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	bfb8      	it	lt
 800a4b2:	f04f 33ff 	movlt.w	r3, #4294967295
 800a4b6:	f108 0802 	add.w	r8, r8, #2
 800a4ba:	9305      	str	r3, [sp, #20]
 800a4bc:	4d31      	ldr	r5, [pc, #196]	; (800a584 <_vfiprintf_r+0x21c>)
 800a4be:	f898 1000 	ldrb.w	r1, [r8]
 800a4c2:	2203      	movs	r2, #3
 800a4c4:	4628      	mov	r0, r5
 800a4c6:	f7f5 fe8b 	bl	80001e0 <memchr>
 800a4ca:	b140      	cbz	r0, 800a4de <_vfiprintf_r+0x176>
 800a4cc:	2340      	movs	r3, #64	; 0x40
 800a4ce:	1b40      	subs	r0, r0, r5
 800a4d0:	fa03 f000 	lsl.w	r0, r3, r0
 800a4d4:	9b04      	ldr	r3, [sp, #16]
 800a4d6:	4303      	orrs	r3, r0
 800a4d8:	9304      	str	r3, [sp, #16]
 800a4da:	f108 0801 	add.w	r8, r8, #1
 800a4de:	f898 1000 	ldrb.w	r1, [r8]
 800a4e2:	4829      	ldr	r0, [pc, #164]	; (800a588 <_vfiprintf_r+0x220>)
 800a4e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a4e8:	2206      	movs	r2, #6
 800a4ea:	f108 0701 	add.w	r7, r8, #1
 800a4ee:	f7f5 fe77 	bl	80001e0 <memchr>
 800a4f2:	2800      	cmp	r0, #0
 800a4f4:	d034      	beq.n	800a560 <_vfiprintf_r+0x1f8>
 800a4f6:	4b25      	ldr	r3, [pc, #148]	; (800a58c <_vfiprintf_r+0x224>)
 800a4f8:	bb03      	cbnz	r3, 800a53c <_vfiprintf_r+0x1d4>
 800a4fa:	9b03      	ldr	r3, [sp, #12]
 800a4fc:	3307      	adds	r3, #7
 800a4fe:	f023 0307 	bic.w	r3, r3, #7
 800a502:	3308      	adds	r3, #8
 800a504:	9303      	str	r3, [sp, #12]
 800a506:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a508:	444b      	add	r3, r9
 800a50a:	9309      	str	r3, [sp, #36]	; 0x24
 800a50c:	e74c      	b.n	800a3a8 <_vfiprintf_r+0x40>
 800a50e:	fb00 3202 	mla	r2, r0, r2, r3
 800a512:	2101      	movs	r1, #1
 800a514:	e786      	b.n	800a424 <_vfiprintf_r+0xbc>
 800a516:	2300      	movs	r3, #0
 800a518:	9305      	str	r3, [sp, #20]
 800a51a:	4618      	mov	r0, r3
 800a51c:	250a      	movs	r5, #10
 800a51e:	4688      	mov	r8, r1
 800a520:	3101      	adds	r1, #1
 800a522:	f898 2000 	ldrb.w	r2, [r8]
 800a526:	3a30      	subs	r2, #48	; 0x30
 800a528:	2a09      	cmp	r2, #9
 800a52a:	d903      	bls.n	800a534 <_vfiprintf_r+0x1cc>
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d0c5      	beq.n	800a4bc <_vfiprintf_r+0x154>
 800a530:	9005      	str	r0, [sp, #20]
 800a532:	e7c3      	b.n	800a4bc <_vfiprintf_r+0x154>
 800a534:	fb05 2000 	mla	r0, r5, r0, r2
 800a538:	2301      	movs	r3, #1
 800a53a:	e7f0      	b.n	800a51e <_vfiprintf_r+0x1b6>
 800a53c:	ab03      	add	r3, sp, #12
 800a53e:	9300      	str	r3, [sp, #0]
 800a540:	4622      	mov	r2, r4
 800a542:	4b13      	ldr	r3, [pc, #76]	; (800a590 <_vfiprintf_r+0x228>)
 800a544:	a904      	add	r1, sp, #16
 800a546:	4630      	mov	r0, r6
 800a548:	f7fd fdea 	bl	8008120 <_printf_float>
 800a54c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a550:	4681      	mov	r9, r0
 800a552:	d1d8      	bne.n	800a506 <_vfiprintf_r+0x19e>
 800a554:	89a3      	ldrh	r3, [r4, #12]
 800a556:	065b      	lsls	r3, r3, #25
 800a558:	f53f af7d 	bmi.w	800a456 <_vfiprintf_r+0xee>
 800a55c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a55e:	e77c      	b.n	800a45a <_vfiprintf_r+0xf2>
 800a560:	ab03      	add	r3, sp, #12
 800a562:	9300      	str	r3, [sp, #0]
 800a564:	4622      	mov	r2, r4
 800a566:	4b0a      	ldr	r3, [pc, #40]	; (800a590 <_vfiprintf_r+0x228>)
 800a568:	a904      	add	r1, sp, #16
 800a56a:	4630      	mov	r0, r6
 800a56c:	f7fe f88e 	bl	800868c <_printf_i>
 800a570:	e7ec      	b.n	800a54c <_vfiprintf_r+0x1e4>
 800a572:	bf00      	nop
 800a574:	0800ad88 	.word	0x0800ad88
 800a578:	0800aec4 	.word	0x0800aec4
 800a57c:	0800ada8 	.word	0x0800ada8
 800a580:	0800ad68 	.word	0x0800ad68
 800a584:	0800aeca 	.word	0x0800aeca
 800a588:	0800aece 	.word	0x0800aece
 800a58c:	08008121 	.word	0x08008121
 800a590:	0800a345 	.word	0x0800a345

0800a594 <_sbrk_r>:
 800a594:	b538      	push	{r3, r4, r5, lr}
 800a596:	4c06      	ldr	r4, [pc, #24]	; (800a5b0 <_sbrk_r+0x1c>)
 800a598:	2300      	movs	r3, #0
 800a59a:	4605      	mov	r5, r0
 800a59c:	4608      	mov	r0, r1
 800a59e:	6023      	str	r3, [r4, #0]
 800a5a0:	f7fc fbcc 	bl	8006d3c <_sbrk>
 800a5a4:	1c43      	adds	r3, r0, #1
 800a5a6:	d102      	bne.n	800a5ae <_sbrk_r+0x1a>
 800a5a8:	6823      	ldr	r3, [r4, #0]
 800a5aa:	b103      	cbz	r3, 800a5ae <_sbrk_r+0x1a>
 800a5ac:	602b      	str	r3, [r5, #0]
 800a5ae:	bd38      	pop	{r3, r4, r5, pc}
 800a5b0:	200004a0 	.word	0x200004a0

0800a5b4 <__sread>:
 800a5b4:	b510      	push	{r4, lr}
 800a5b6:	460c      	mov	r4, r1
 800a5b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5bc:	f000 f8a8 	bl	800a710 <_read_r>
 800a5c0:	2800      	cmp	r0, #0
 800a5c2:	bfab      	itete	ge
 800a5c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a5c6:	89a3      	ldrhlt	r3, [r4, #12]
 800a5c8:	181b      	addge	r3, r3, r0
 800a5ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a5ce:	bfac      	ite	ge
 800a5d0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a5d2:	81a3      	strhlt	r3, [r4, #12]
 800a5d4:	bd10      	pop	{r4, pc}

0800a5d6 <__swrite>:
 800a5d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5da:	461f      	mov	r7, r3
 800a5dc:	898b      	ldrh	r3, [r1, #12]
 800a5de:	05db      	lsls	r3, r3, #23
 800a5e0:	4605      	mov	r5, r0
 800a5e2:	460c      	mov	r4, r1
 800a5e4:	4616      	mov	r6, r2
 800a5e6:	d505      	bpl.n	800a5f4 <__swrite+0x1e>
 800a5e8:	2302      	movs	r3, #2
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5f0:	f000 f868 	bl	800a6c4 <_lseek_r>
 800a5f4:	89a3      	ldrh	r3, [r4, #12]
 800a5f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a5fe:	81a3      	strh	r3, [r4, #12]
 800a600:	4632      	mov	r2, r6
 800a602:	463b      	mov	r3, r7
 800a604:	4628      	mov	r0, r5
 800a606:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a60a:	f000 b817 	b.w	800a63c <_write_r>

0800a60e <__sseek>:
 800a60e:	b510      	push	{r4, lr}
 800a610:	460c      	mov	r4, r1
 800a612:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a616:	f000 f855 	bl	800a6c4 <_lseek_r>
 800a61a:	1c43      	adds	r3, r0, #1
 800a61c:	89a3      	ldrh	r3, [r4, #12]
 800a61e:	bf15      	itete	ne
 800a620:	6560      	strne	r0, [r4, #84]	; 0x54
 800a622:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a626:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a62a:	81a3      	strheq	r3, [r4, #12]
 800a62c:	bf18      	it	ne
 800a62e:	81a3      	strhne	r3, [r4, #12]
 800a630:	bd10      	pop	{r4, pc}

0800a632 <__sclose>:
 800a632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a636:	f000 b813 	b.w	800a660 <_close_r>
	...

0800a63c <_write_r>:
 800a63c:	b538      	push	{r3, r4, r5, lr}
 800a63e:	4c07      	ldr	r4, [pc, #28]	; (800a65c <_write_r+0x20>)
 800a640:	4605      	mov	r5, r0
 800a642:	4608      	mov	r0, r1
 800a644:	4611      	mov	r1, r2
 800a646:	2200      	movs	r2, #0
 800a648:	6022      	str	r2, [r4, #0]
 800a64a:	461a      	mov	r2, r3
 800a64c:	f7fc fb5c 	bl	8006d08 <_write>
 800a650:	1c43      	adds	r3, r0, #1
 800a652:	d102      	bne.n	800a65a <_write_r+0x1e>
 800a654:	6823      	ldr	r3, [r4, #0]
 800a656:	b103      	cbz	r3, 800a65a <_write_r+0x1e>
 800a658:	602b      	str	r3, [r5, #0]
 800a65a:	bd38      	pop	{r3, r4, r5, pc}
 800a65c:	200004a0 	.word	0x200004a0

0800a660 <_close_r>:
 800a660:	b538      	push	{r3, r4, r5, lr}
 800a662:	4c06      	ldr	r4, [pc, #24]	; (800a67c <_close_r+0x1c>)
 800a664:	2300      	movs	r3, #0
 800a666:	4605      	mov	r5, r0
 800a668:	4608      	mov	r0, r1
 800a66a:	6023      	str	r3, [r4, #0]
 800a66c:	f7fc fb80 	bl	8006d70 <_close>
 800a670:	1c43      	adds	r3, r0, #1
 800a672:	d102      	bne.n	800a67a <_close_r+0x1a>
 800a674:	6823      	ldr	r3, [r4, #0]
 800a676:	b103      	cbz	r3, 800a67a <_close_r+0x1a>
 800a678:	602b      	str	r3, [r5, #0]
 800a67a:	bd38      	pop	{r3, r4, r5, pc}
 800a67c:	200004a0 	.word	0x200004a0

0800a680 <_fstat_r>:
 800a680:	b538      	push	{r3, r4, r5, lr}
 800a682:	4c07      	ldr	r4, [pc, #28]	; (800a6a0 <_fstat_r+0x20>)
 800a684:	2300      	movs	r3, #0
 800a686:	4605      	mov	r5, r0
 800a688:	4608      	mov	r0, r1
 800a68a:	4611      	mov	r1, r2
 800a68c:	6023      	str	r3, [r4, #0]
 800a68e:	f7fc fb72 	bl	8006d76 <_fstat>
 800a692:	1c43      	adds	r3, r0, #1
 800a694:	d102      	bne.n	800a69c <_fstat_r+0x1c>
 800a696:	6823      	ldr	r3, [r4, #0]
 800a698:	b103      	cbz	r3, 800a69c <_fstat_r+0x1c>
 800a69a:	602b      	str	r3, [r5, #0]
 800a69c:	bd38      	pop	{r3, r4, r5, pc}
 800a69e:	bf00      	nop
 800a6a0:	200004a0 	.word	0x200004a0

0800a6a4 <_isatty_r>:
 800a6a4:	b538      	push	{r3, r4, r5, lr}
 800a6a6:	4c06      	ldr	r4, [pc, #24]	; (800a6c0 <_isatty_r+0x1c>)
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	4605      	mov	r5, r0
 800a6ac:	4608      	mov	r0, r1
 800a6ae:	6023      	str	r3, [r4, #0]
 800a6b0:	f7fc fb66 	bl	8006d80 <_isatty>
 800a6b4:	1c43      	adds	r3, r0, #1
 800a6b6:	d102      	bne.n	800a6be <_isatty_r+0x1a>
 800a6b8:	6823      	ldr	r3, [r4, #0]
 800a6ba:	b103      	cbz	r3, 800a6be <_isatty_r+0x1a>
 800a6bc:	602b      	str	r3, [r5, #0]
 800a6be:	bd38      	pop	{r3, r4, r5, pc}
 800a6c0:	200004a0 	.word	0x200004a0

0800a6c4 <_lseek_r>:
 800a6c4:	b538      	push	{r3, r4, r5, lr}
 800a6c6:	4c07      	ldr	r4, [pc, #28]	; (800a6e4 <_lseek_r+0x20>)
 800a6c8:	4605      	mov	r5, r0
 800a6ca:	4608      	mov	r0, r1
 800a6cc:	4611      	mov	r1, r2
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	6022      	str	r2, [r4, #0]
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	f7fc fb56 	bl	8006d84 <_lseek>
 800a6d8:	1c43      	adds	r3, r0, #1
 800a6da:	d102      	bne.n	800a6e2 <_lseek_r+0x1e>
 800a6dc:	6823      	ldr	r3, [r4, #0]
 800a6de:	b103      	cbz	r3, 800a6e2 <_lseek_r+0x1e>
 800a6e0:	602b      	str	r3, [r5, #0]
 800a6e2:	bd38      	pop	{r3, r4, r5, pc}
 800a6e4:	200004a0 	.word	0x200004a0

0800a6e8 <__ascii_mbtowc>:
 800a6e8:	b082      	sub	sp, #8
 800a6ea:	b901      	cbnz	r1, 800a6ee <__ascii_mbtowc+0x6>
 800a6ec:	a901      	add	r1, sp, #4
 800a6ee:	b142      	cbz	r2, 800a702 <__ascii_mbtowc+0x1a>
 800a6f0:	b14b      	cbz	r3, 800a706 <__ascii_mbtowc+0x1e>
 800a6f2:	7813      	ldrb	r3, [r2, #0]
 800a6f4:	600b      	str	r3, [r1, #0]
 800a6f6:	7812      	ldrb	r2, [r2, #0]
 800a6f8:	1c10      	adds	r0, r2, #0
 800a6fa:	bf18      	it	ne
 800a6fc:	2001      	movne	r0, #1
 800a6fe:	b002      	add	sp, #8
 800a700:	4770      	bx	lr
 800a702:	4610      	mov	r0, r2
 800a704:	e7fb      	b.n	800a6fe <__ascii_mbtowc+0x16>
 800a706:	f06f 0001 	mvn.w	r0, #1
 800a70a:	e7f8      	b.n	800a6fe <__ascii_mbtowc+0x16>

0800a70c <__malloc_lock>:
 800a70c:	4770      	bx	lr

0800a70e <__malloc_unlock>:
 800a70e:	4770      	bx	lr

0800a710 <_read_r>:
 800a710:	b538      	push	{r3, r4, r5, lr}
 800a712:	4c07      	ldr	r4, [pc, #28]	; (800a730 <_read_r+0x20>)
 800a714:	4605      	mov	r5, r0
 800a716:	4608      	mov	r0, r1
 800a718:	4611      	mov	r1, r2
 800a71a:	2200      	movs	r2, #0
 800a71c:	6022      	str	r2, [r4, #0]
 800a71e:	461a      	mov	r2, r3
 800a720:	f7fc fae4 	bl	8006cec <_read>
 800a724:	1c43      	adds	r3, r0, #1
 800a726:	d102      	bne.n	800a72e <_read_r+0x1e>
 800a728:	6823      	ldr	r3, [r4, #0]
 800a72a:	b103      	cbz	r3, 800a72e <_read_r+0x1e>
 800a72c:	602b      	str	r3, [r5, #0]
 800a72e:	bd38      	pop	{r3, r4, r5, pc}
 800a730:	200004a0 	.word	0x200004a0

0800a734 <__ascii_wctomb>:
 800a734:	b149      	cbz	r1, 800a74a <__ascii_wctomb+0x16>
 800a736:	2aff      	cmp	r2, #255	; 0xff
 800a738:	bf85      	ittet	hi
 800a73a:	238a      	movhi	r3, #138	; 0x8a
 800a73c:	6003      	strhi	r3, [r0, #0]
 800a73e:	700a      	strbls	r2, [r1, #0]
 800a740:	f04f 30ff 	movhi.w	r0, #4294967295
 800a744:	bf98      	it	ls
 800a746:	2001      	movls	r0, #1
 800a748:	4770      	bx	lr
 800a74a:	4608      	mov	r0, r1
 800a74c:	4770      	bx	lr

0800a74e <abort>:
 800a74e:	b508      	push	{r3, lr}
 800a750:	2006      	movs	r0, #6
 800a752:	f000 f82b 	bl	800a7ac <raise>
 800a756:	2001      	movs	r0, #1
 800a758:	f7fc fac2 	bl	8006ce0 <_exit>

0800a75c <_raise_r>:
 800a75c:	291f      	cmp	r1, #31
 800a75e:	b538      	push	{r3, r4, r5, lr}
 800a760:	4604      	mov	r4, r0
 800a762:	460d      	mov	r5, r1
 800a764:	d904      	bls.n	800a770 <_raise_r+0x14>
 800a766:	2316      	movs	r3, #22
 800a768:	6003      	str	r3, [r0, #0]
 800a76a:	f04f 30ff 	mov.w	r0, #4294967295
 800a76e:	bd38      	pop	{r3, r4, r5, pc}
 800a770:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a772:	b112      	cbz	r2, 800a77a <_raise_r+0x1e>
 800a774:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a778:	b94b      	cbnz	r3, 800a78e <_raise_r+0x32>
 800a77a:	4620      	mov	r0, r4
 800a77c:	f000 f830 	bl	800a7e0 <_getpid_r>
 800a780:	462a      	mov	r2, r5
 800a782:	4601      	mov	r1, r0
 800a784:	4620      	mov	r0, r4
 800a786:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a78a:	f000 b817 	b.w	800a7bc <_kill_r>
 800a78e:	2b01      	cmp	r3, #1
 800a790:	d00a      	beq.n	800a7a8 <_raise_r+0x4c>
 800a792:	1c59      	adds	r1, r3, #1
 800a794:	d103      	bne.n	800a79e <_raise_r+0x42>
 800a796:	2316      	movs	r3, #22
 800a798:	6003      	str	r3, [r0, #0]
 800a79a:	2001      	movs	r0, #1
 800a79c:	bd38      	pop	{r3, r4, r5, pc}
 800a79e:	2400      	movs	r4, #0
 800a7a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a7a4:	4628      	mov	r0, r5
 800a7a6:	4798      	blx	r3
 800a7a8:	2000      	movs	r0, #0
 800a7aa:	bd38      	pop	{r3, r4, r5, pc}

0800a7ac <raise>:
 800a7ac:	4b02      	ldr	r3, [pc, #8]	; (800a7b8 <raise+0xc>)
 800a7ae:	4601      	mov	r1, r0
 800a7b0:	6818      	ldr	r0, [r3, #0]
 800a7b2:	f7ff bfd3 	b.w	800a75c <_raise_r>
 800a7b6:	bf00      	nop
 800a7b8:	20000008 	.word	0x20000008

0800a7bc <_kill_r>:
 800a7bc:	b538      	push	{r3, r4, r5, lr}
 800a7be:	4c07      	ldr	r4, [pc, #28]	; (800a7dc <_kill_r+0x20>)
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	4605      	mov	r5, r0
 800a7c4:	4608      	mov	r0, r1
 800a7c6:	4611      	mov	r1, r2
 800a7c8:	6023      	str	r3, [r4, #0]
 800a7ca:	f7fc fa81 	bl	8006cd0 <_kill>
 800a7ce:	1c43      	adds	r3, r0, #1
 800a7d0:	d102      	bne.n	800a7d8 <_kill_r+0x1c>
 800a7d2:	6823      	ldr	r3, [r4, #0]
 800a7d4:	b103      	cbz	r3, 800a7d8 <_kill_r+0x1c>
 800a7d6:	602b      	str	r3, [r5, #0]
 800a7d8:	bd38      	pop	{r3, r4, r5, pc}
 800a7da:	bf00      	nop
 800a7dc:	200004a0 	.word	0x200004a0

0800a7e0 <_getpid_r>:
 800a7e0:	f7fc ba74 	b.w	8006ccc <_getpid>

0800a7e4 <_init>:
 800a7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7e6:	bf00      	nop
 800a7e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7ea:	bc08      	pop	{r3}
 800a7ec:	469e      	mov	lr, r3
 800a7ee:	4770      	bx	lr

0800a7f0 <_fini>:
 800a7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7f2:	bf00      	nop
 800a7f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7f6:	bc08      	pop	{r3}
 800a7f8:	469e      	mov	lr, r3
 800a7fa:	4770      	bx	lr
