Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri Jun 16 17:01:32 2023
| Host         : LAPTOP-TLK1S9GH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file blackjack_control_sets_placed.rpt
| Design       : blackjack
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    95 |
|    Minimum number of control sets                        |    95 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   649 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    95 |
| >= 0 to < 4        |    92 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |              63 |           59 |
| No           | Yes                   | No                     |              56 |           37 |
| Yes          | No                    | No                     |              15 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------+----------------------------+------------------+----------------+--------------+
|         Clock Signal        |    Enable Signal   |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------+----------------------------+------------------+----------------+--------------+
|  btn_IBUF_BUFG[0]           |                    | num0_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num0_reg[2]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num0_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num0_reg[1]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num0_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num1_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num1_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num1_reg[0]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num1_reg[1]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num1_reg[3]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num2_reg[2]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num2_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num2_reg[1]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num1_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num0_reg[3]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num1_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num2_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num1_reg[2]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num3_reg[1]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  point_2_reg[6]_LDC_i_1_n_0 |                    | point_2_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num3_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  clk_div_0/CLK              | ar_reg[11]_i_1_n_0 | ar[2]_i_1_n_0              |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num3_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | p10_reg[0]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num2_reg[3]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num3_reg[3]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num3_reg[0]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num3_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num2_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num3_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | num3_reg[2]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | p20[0]_i_2_n_0             |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[6]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[6]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | btn_IBUF[3]                |                1 |              1 |         1.00 |
|  num0_reg[2]_LDC_i_1_n_0    |                    | num0_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num0_reg[1]_LDC_i_1_n_0    |                    | num0_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num1_reg[0]_LDC_i_1_n_0    |                    | num1_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num1_reg[1]_LDC_i_1_n_0    |                    | num1_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num1_reg[3]_LDC_i_1_n_0    |                    | num1_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num2_reg[2]_LDC_i_1_n_0    |                    | num2_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num2_reg[1]_LDC_i_1_n_0    |                    | num2_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num0_reg[3]_LDC_i_1_n_0    |                    | num0_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num1_reg[2]_LDC_i_1_n_0    |                    | num1_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num3_reg[1]_LDC_i_1_n_0    |                    | num3_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  point_1_reg[1]_LDC_i_1_n_0 |                    | point_1_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  p10_reg[0]_LDC_i_1_n_0     |                    | btn_IBUF[3]                |                1 |              1 |         1.00 |
|  num2_reg[3]_LDC_i_1_n_0    |                    | num2_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num3_reg[3]_LDC_i_1_n_0    |                    | num3_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num3_reg[0]_LDC_i_1_n_0    |                    | num3_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  num3_reg[2]_LDC_i_1_n_0    |                    | num3_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  point_2_reg[5]_LDC_i_1_n_0 |                    | point_2_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  point_1_reg[6]_LDC_i_1_n_0 |                    | point_1_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  point_1_reg[5]_LDC_i_1_n_0 |                    | point_1_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  point_1_reg[3]_LDC_i_1_n_0 |                    | point_1_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  point_2_reg[3]_LDC_i_1_n_0 |                    | point_2_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  point_1_reg[4]_LDC_i_1_n_0 |                    | point_1_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  point_2_reg[1]_LDC_i_1_n_0 |                    | point_2_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  point_1_reg[2]_LDC_i_1_n_0 |                    | point_1_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  point_2_reg[4]_LDC_i_1_n_0 |                    | point_2_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  point_2_reg[2]_LDC_i_1_n_0 |                    | point_2_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[0]_LDC_i_1_n_0 |                1 |              2 |         2.00 |
|  btn_IBUF_BUFG[0]           |                    | point_1_reg[0]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  point_2_reg[0]_LDC_i_1_n_0 |                    | point_2_reg[0]_LDC_i_2_n_0 |                2 |              2 |         1.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[0]_LDC_i_1_n_0 |                1 |              2 |         2.00 |
|  point_1_reg[0]_LDC_i_1_n_0 |                    | point_1_reg[0]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  btn_IBUF_BUFG[0]           |                    | point_2_reg[0]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG              |                    |                            |                2 |              2 |         1.00 |
|  clk_div_0/CLK              | led[3]_i_1_n_0     |                            |                1 |              2 |         2.00 |
|  clk_div_0/CLK              | led[1]_i_1_n_0     |                            |                1 |              2 |         2.00 |
|  clk_div_0/CLK              |                    |                            |                1 |              6 |         6.00 |
|  clk_div_0/CLK              | ar_reg[11]_i_1_n_0 |                            |                9 |             11 |         1.22 |
|  clk_IBUF_BUFG              |                    | clk_div_0/cnt[25]_i_1_n_0  |                7 |             25 |         3.57 |
+-----------------------------+--------------------+----------------------------+------------------+----------------+--------------+


