============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 19 2025  10:50:14 am
  Module:                 adder4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

   Pin              Type        Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
b[1]       (u)  in port              2  4.6    0    +0       0 R 
add_3_20/B[1] 
  g6/in_1                                           +0       0   
  g6/z     (u)  unmapped_nor2        1  2.3    0   +15      15 F 
  g12/in_0                                          +0      15   
  g12/z    (u)  unmapped_not         2  4.6    0   +11      26 R 
  g13/in_1                                          +0      26   
  g13/z    (u)  unmapped_nand2       1  2.3    0   +15      41 F 
  g14/in_1                                          +0      41   
  g14/z    (u)  unmapped_nand2       3  6.9    0   +21      62 R 
  g20/in_0                                          +0      62   
  g20/z    (u)  unmapped_nand2       1  2.3    0   +15      78 F 
  g21/in_1                                          +0      78   
  g21/z    (u)  unmapped_nand2       1  2.3    0   +15      93 R 
  g30/in_0                                          +0      93   
  g30/z    (u)  unmapped_xnor2       1  0.0    0   +29     122 R 
add_3_20/Z[3] 
sum[3]          interconnect                   0    +0     122 R 
                out port                            +0     122 R 
-----------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : b[1]
End-point    : sum[3]

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 19 2025  10:50:14 am
  Module:                 adder4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


