{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1475684105307 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1475684105307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1475684105338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1475684105338 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1475684105401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1475684105416 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475684105573 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475684105573 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475684105573 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1475684105573 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 2676 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1475684105573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 2677 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1475684105573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 2678 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1475684105573 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1475684105573 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1475684105573 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "61 75 " "No exact pin location assignment(s) for 61 pins of 75 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO0\[7\] " "Pin IO0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO0[7] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 416 1664 1840 432 "IO0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO0\[6\] " "Pin IO0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO0[6] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 416 1664 1840 432 "IO0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO0\[5\] " "Pin IO0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO0[5] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 416 1664 1840 432 "IO0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO0\[4\] " "Pin IO0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO0[4] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 416 1664 1840 432 "IO0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO0\[3\] " "Pin IO0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO0[3] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 416 1664 1840 432 "IO0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO0\[2\] " "Pin IO0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO0[2] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 416 1664 1840 432 "IO0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO0\[1\] " "Pin IO0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO0[1] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 416 1664 1840 432 "IO0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO0\[0\] " "Pin IO0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO0[0] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 416 1664 1840 432 "IO0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO1\[7\] " "Pin IO1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO1[7] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 432 1664 1840 448 "IO1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO1\[6\] " "Pin IO1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO1[6] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 432 1664 1840 448 "IO1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO1\[5\] " "Pin IO1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO1[5] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 432 1664 1840 448 "IO1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO1\[4\] " "Pin IO1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO1[4] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 432 1664 1840 448 "IO1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO1\[3\] " "Pin IO1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO1[3] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 432 1664 1840 448 "IO1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO1\[2\] " "Pin IO1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO1[2] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 432 1664 1840 448 "IO1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO1\[1\] " "Pin IO1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO1[1] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 432 1664 1840 448 "IO1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO1\[0\] " "Pin IO1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO1[0] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 432 1664 1840 448 "IO1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sign " "Pin sign not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sign } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 352 2304 2480 368 "sign" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sign } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inH\[7\] " "Pin data_inH\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inH[7] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 216 1944 2120 232 "data_inH" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inH[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inH\[6\] " "Pin data_inH\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inH[6] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 216 1944 2120 232 "data_inH" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inH[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inH\[5\] " "Pin data_inH\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inH[5] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 216 1944 2120 232 "data_inH" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inH[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inH\[4\] " "Pin data_inH\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inH[4] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 216 1944 2120 232 "data_inH" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inH[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inH\[3\] " "Pin data_inH\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inH[3] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 216 1944 2120 232 "data_inH" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inH[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inH\[2\] " "Pin data_inH\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inH[2] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 216 1944 2120 232 "data_inH" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inH[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inH\[1\] " "Pin data_inH\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inH[1] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 216 1944 2120 232 "data_inH" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inH[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inH\[0\] " "Pin data_inH\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inH[0] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 216 1944 2120 232 "data_inH" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inH[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inL\[7\] " "Pin data_inL\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inL[7] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 232 1944 2120 248 "data_inL" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inL[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inL\[6\] " "Pin data_inL\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inL[6] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 232 1944 2120 248 "data_inL" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inL\[5\] " "Pin data_inL\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inL[5] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 232 1944 2120 248 "data_inL" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inL\[4\] " "Pin data_inL\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inL[4] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 232 1944 2120 248 "data_inL" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inL\[3\] " "Pin data_inL\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inL[3] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 232 1944 2120 248 "data_inL" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inL\[2\] " "Pin data_inL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inL[2] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 232 1944 2120 248 "data_inL" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inL\[1\] " "Pin data_inL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inL[1] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 232 1944 2120 248 "data_inL" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_inL\[0\] " "Pin data_inL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_inL[0] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 232 1944 2120 248 "data_inL" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_inL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N1\[1\] " "Pin N1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N1[1] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 824 1040 1216 840 "N1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N1\[0\] " "Pin N1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N1[0] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 824 1040 1216 840 "N1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N2\[1\] " "Pin N2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N2[1] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 856 1040 1216 872 "N2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N2\[0\] " "Pin N2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N2[0] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 856 1040 1216 872 "N2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C0\[3\] " "Pin num_C0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C0[3] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 336 2304 2480 352 "num_C0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C0\[2\] " "Pin num_C0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C0[2] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 336 2304 2480 352 "num_C0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C0\[1\] " "Pin num_C0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C0[1] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 336 2304 2480 352 "num_C0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C0\[0\] " "Pin num_C0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C0[0] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 336 2304 2480 352 "num_C0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C1\[3\] " "Pin num_C1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C1[3] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 320 2304 2480 336 "num_C1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C1\[2\] " "Pin num_C1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C1[2] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 320 2304 2480 336 "num_C1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C1\[1\] " "Pin num_C1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C1[1] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 320 2304 2480 336 "num_C1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C1\[0\] " "Pin num_C1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C1[0] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 320 2304 2480 336 "num_C1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C2\[3\] " "Pin num_C2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C2[3] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 304 2304 2480 320 "num_C2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C2\[2\] " "Pin num_C2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C2[2] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 304 2304 2480 320 "num_C2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C2\[1\] " "Pin num_C2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C2[1] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 304 2304 2480 320 "num_C2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C2\[0\] " "Pin num_C2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C2[0] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 304 2304 2480 320 "num_C2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C3\[3\] " "Pin num_C3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C3[3] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 288 2304 2480 304 "num_C3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C3\[2\] " "Pin num_C3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C3[2] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 288 2304 2480 304 "num_C3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C3\[1\] " "Pin num_C3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C3[1] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 288 2304 2480 304 "num_C3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_C3\[0\] " "Pin num_C3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { num_C3[0] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 288 2304 2480 304 "num_C3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_C3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Pin result\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[7] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 832 1456 1632 848 "result" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Pin result\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[6] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 832 1456 1632 848 "result" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Pin result\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[5] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 832 1456 1632 848 "result" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Pin result\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[4] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 832 1456 1632 848 "result" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Pin result\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[3] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 832 1456 1632 848 "result" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Pin result\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[2] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 832 1456 1632 848 "result" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Pin result\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[1] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 832 1456 1632 848 "result" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Pin result\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result[0] } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 832 1456 1632 848 "result" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475684105620 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1475684105620 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1475684105776 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1475684105776 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1475684105776 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|ram_block1a12~porta_address_reg0  to: inst18\|altsyncram_component\|auto_generated\|ram_block1a12\|portadataout\[0\] " "From: lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|ram_block1a12~porta_address_reg0  to: inst18\|altsyncram_component\|auto_generated\|ram_block1a12\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1475684105791 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1475684105791 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1475684105791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node CLK (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 384 -96 72 400 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475684105838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst15\|clk_out  " "Automatically promoted node clk_div:inst15\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|ram_block1a12 " "Destination node lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_p641.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_p641.tdf" 274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|ram_block1a13 " "Destination node lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_p641.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_p641.tdf" 294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|q_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|ram_block1a14 " "Destination node lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_p641.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_p641.tdf" 314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|ram_block1a15 " "Destination node lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_p641.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_p641.tdf" 334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|q_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst15\|clk_out~0 " "Destination node clk_div:inst15\|clk_out~0" {  } { { "clk_div.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/clk_div.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst15|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 2137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitAclock:inst22\|counter\[1\] " "Destination node waitAclock:inst22\|counter\[1\]" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitAclock:inst22|counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitAclock:inst22\|clk_out " "Destination node waitAclock:inst22\|clk_out" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitAclock:inst22|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1475684105838 ""}  } { { "clk_div.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/clk_div.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst15|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475684105838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "myALU:inst\|RESULT\[7\]~6  " "Automatically promoted node myALU:inst\|RESULT\[7\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { myALU:inst|RESULT[7]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 2023 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475684105838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "waitAclock:inst22\|clk_out  " "Automatically promoted node waitAclock:inst22\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitAclock:inst22\|clk_out " "Destination node waitAclock:inst22\|clk_out" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitAclock:inst22|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475684105838 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1475684105838 ""}  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitAclock:inst22|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475684105838 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1475684106057 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1475684106057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1475684106057 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1475684106073 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1475684106073 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1475684106073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1475684106104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1475684106104 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1475684106104 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "61 unused 3.3V 0 61 0 " "Number of I/O pins in group: 61 (unused VREF, 3.3V VCCIO, 0 input, 61 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1475684106104 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1475684106104 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1475684106104 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475684106104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 30 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475684106104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 9 28 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475684106104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475684106104 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1475684106104 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1475684106104 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475684106135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1475684106547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475684107047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1475684107063 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1475684109328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475684109328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1475684109500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1475684110844 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1475684110844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475684112047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1475684112047 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1475684112047 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.44 " "Total time spent on timing analysis during the Fitter is 1.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1475684112078 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1475684112078 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "73 " "Found 73 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO0\[7\] 0 " "Pin \"IO0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO0\[6\] 0 " "Pin \"IO0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO0\[5\] 0 " "Pin \"IO0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO0\[4\] 0 " "Pin \"IO0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO0\[3\] 0 " "Pin \"IO0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO0\[2\] 0 " "Pin \"IO0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO0\[1\] 0 " "Pin \"IO0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO0\[0\] 0 " "Pin \"IO0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO1\[7\] 0 " "Pin \"IO1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO1\[6\] 0 " "Pin \"IO1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO1\[5\] 0 " "Pin \"IO1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO1\[4\] 0 " "Pin \"IO1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO1\[3\] 0 " "Pin \"IO1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO1\[2\] 0 " "Pin \"IO1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO1\[1\] 0 " "Pin \"IO1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO1\[0\] 0 " "Pin \"IO1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sign 0 " "Pin \"sign\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inH\[7\] 0 " "Pin \"data_inH\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inH\[6\] 0 " "Pin \"data_inH\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inH\[5\] 0 " "Pin \"data_inH\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inH\[4\] 0 " "Pin \"data_inH\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inH\[3\] 0 " "Pin \"data_inH\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inH\[2\] 0 " "Pin \"data_inH\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inH\[1\] 0 " "Pin \"data_inH\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inH\[0\] 0 " "Pin \"data_inH\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inL\[7\] 0 " "Pin \"data_inL\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inL\[6\] 0 " "Pin \"data_inL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inL\[5\] 0 " "Pin \"data_inL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inL\[4\] 0 " "Pin \"data_inL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inL\[3\] 0 " "Pin \"data_inL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inL\[2\] 0 " "Pin \"data_inL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inL\[1\] 0 " "Pin \"data_inL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_inL\[0\] 0 " "Pin \"data_inL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[7\] 0 " "Pin \"data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[6\] 0 " "Pin \"data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[5\] 0 " "Pin \"data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[4\] 0 " "Pin \"data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[3\] 0 " "Pin \"data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[2\] 0 " "Pin \"data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[1\] 0 " "Pin \"data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[0\] 0 " "Pin \"data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N1\[1\] 0 " "Pin \"N1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N1\[0\] 0 " "Pin \"N1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N2\[1\] 0 " "Pin \"N2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N2\[0\] 0 " "Pin \"N2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C0\[3\] 0 " "Pin \"num_C0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C0\[2\] 0 " "Pin \"num_C0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C0\[1\] 0 " "Pin \"num_C0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C0\[0\] 0 " "Pin \"num_C0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C1\[3\] 0 " "Pin \"num_C1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C1\[2\] 0 " "Pin \"num_C1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C1\[1\] 0 " "Pin \"num_C1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C1\[0\] 0 " "Pin \"num_C1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C2\[3\] 0 " "Pin \"num_C2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C2\[2\] 0 " "Pin \"num_C2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C2\[1\] 0 " "Pin \"num_C2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C2\[0\] 0 " "Pin \"num_C2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C3\[3\] 0 " "Pin \"num_C3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C3\[2\] 0 " "Pin \"num_C3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C3\[1\] 0 " "Pin \"num_C3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_C3\[0\] 0 " "Pin \"num_C3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_sel\[3\] 0 " "Pin \"seg_sel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_sel\[2\] 0 " "Pin \"seg_sel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_sel\[1\] 0 " "Pin \"seg_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_sel\[0\] 0 " "Pin \"seg_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1475684112110 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1475684112110 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1475684112391 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1475684112438 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1475684112766 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475684112891 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1475684112906 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1475684112938 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1475684113078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475684113391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 06 00:15:13 2016 " "Processing ended: Thu Oct 06 00:15:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475684113391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475684113391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475684113391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1475684113391 ""}
