// Seed: 249999594
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = -1;
  parameter id_4 = (-1);
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3, id_4;
  or primCall (id_1, id_2, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  assign id_1 = -1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_3 ();
  wire id_1, id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_4 (
    input wand id_0
);
  assign module_5.type_0 = 0;
endmodule
module module_5 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wand  id_3,
    input  wire  id_4
);
  wor id_6 = id_4;
  assign id_3 = -1;
  module_4 modCall_1 (id_2);
endmodule
