Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 21 13:06:43 2022
| Host         : PHY-107106DT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             133 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              71 |           22 |
| Yes          | No                    | No                     |              80 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------+-------------------------+------------------+----------------+--------------+
|         Clock Signal        |     Enable Signal     |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------+-------------------------+------------------+----------------+--------------+
|  instance_name/inst/clk_out |                       | lis_A/p_0_in            |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out |                       | lis_BP/pulse_i_1__1_n_0 |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out |                       | lis_AP/pulse_i_1__2_n_0 |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out |                       | lis_B/pulse_i_1__0_n_0  |                1 |              1 |         1.00 |
|  tick_BUFG                  |                       |                         |                3 |              3 |         1.00 |
|  send_data/CLK              |                       | select_all/clear        |                2 |              4 |         2.00 |
|  lis_A/signal               | lis_A/pulse_A         | monitor/batch_done      |                2 |              8 |         4.00 |
|  lis_A/signal               | monitor/batch_done    |                         |                2 |              8 |         4.00 |
|  lis_BP/signal              | lis_A/pulse_reg_0[0]  | monitor/batch_done      |                2 |              8 |         4.00 |
|  lis_BP/signal              | monitor/batch_done    |                         |                2 |              8 |         4.00 |
|  lis_BP/signal_0            | monitor/batch_done    |                         |                2 |              8 |         4.00 |
|  lis_BP/signal_0            | lis_AP/pulse_reg_0[0] | monitor/batch_done      |                2 |              8 |         4.00 |
|  lis_BP/signal_1            | lis_BP/pulse_BP       | monitor/batch_done      |                2 |              8 |         4.00 |
|  lis_BP/signal_1            | monitor/batch_done    |                         |                2 |              8 |         4.00 |
|  lis_BP/signal_2            | lis_A/pulse_reg_1[0]  | monitor/batch_done      |                3 |              8 |         2.67 |
|  lis_BP/signal_2            | monitor/batch_done    |                         |                2 |              8 |         4.00 |
|  lis_AP/signal              | monitor/batch_done    |                         |                1 |              8 |         8.00 |
|  lis_AP/signal              | lis_AP/pulse_AP       | monitor/batch_done      |                2 |              8 |         4.00 |
|  lis_B/signal_1             | monitor/batch_done    |                         |                1 |              8 |         8.00 |
|  lis_B/signal_1             | lis_B/pulse_B         | monitor/batch_done      |                2 |              8 |         4.00 |
|  lis_B/signal               | lis_A/E[0]            | monitor/batch_done      |                2 |              8 |         4.00 |
|  lis_B/signal               | monitor/batch_done    |                         |                2 |              8 |         4.00 |
|  lis_B/signal_0             | monitor/batch_done    |                         |                2 |              8 |         4.00 |
|  lis_B/signal_0             | lis_AP/E[0]           | monitor/batch_done      |                2 |              8 |         4.00 |
|  instance_name/inst/clk_out | select_all/E[0]       |                         |                3 |              8 |         2.67 |
|  tick_BUFG                  |                       | send_data/i[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  instance_name/inst/clk_out |                       | gen/tick_i_1_n_0        |                8 |             32 |         4.00 |
|  instance_name/inst/clk_out |                       |                         |               34 |            130 |         3.82 |
+-----------------------------+-----------------------+-------------------------+------------------+----------------+--------------+


