#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 10 17:08:48 2023
# Process ID: 14208
# Current directory: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11164 C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.xpr
# Log file: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/vivado.log
# Journal file: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/mfall/Desktop/sandbox/primitives/uart/rx/vivado' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/mfall/Desktop/sandbox/primitives/uart/hdl/uart_receiver.v'; using path 'C:/Users/mfall/Desktop/sandbox/primitives/uart/rx/hdl/uart_receiver.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/mfall/Desktop/sandbox/primitives/tx/hdl/uart_transmitter.v'; using path 'C:/Users/mfall/Desktop/sandbox/primitives/uart/tx/hdl/uart_transmitter.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/mfall/Desktop/arty_constraints.xdc'; using path 'C:/Users/mfall/Desktop/sandbox/arty_constraints.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/mfall/Desktop/sandbox/primitives/uart/hdl/uart_receiver.v'; using path 'C:/Users/mfall/Desktop/sandbox/primitives/uart/rx/hdl/uart_receiver.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/mfall/Desktop/sandbox/primitives/tx/hdl/uart_transmitter.v'; using path 'C:/Users/mfall/Desktop/sandbox/primitives/uart/tx/hdl/uart_transmitter.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/mfall/Desktop/arty_constraints.xdc'; using path 'C:/Users/mfall/Desktop/sandbox/arty_constraints.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/mfall/Desktop/sandbox/primitives/uart/hdl/uart_receiver.v'; using path 'C:/Users/mfall/Desktop/sandbox/primitives/uart/rx/hdl/uart_receiver.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/mfall/Desktop/sandbox/primitives/tx/hdl/uart_transmitter.v'; using path 'C:/Users/mfall/Desktop/sandbox/primitives/uart/tx/hdl/uart_transmitter.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/mfall/Desktop/arty_constraints.xdc'; using path 'C:/Users/mfall/Desktop/sandbox/arty_constraints.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1112.461 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_receiver:1.0 - uart_receiver_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:uart_transmitter:1.0 - uart_transmitter_0
Successfully read diagram <design_1> from block design file <C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.461 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.P_NUM_STOP {1} CONFIG.P_PARITY {2}] [get_bd_cells uart_receiver_0]
endgroup
startgroup
set_property -dict [list CONFIG.P_NUM_STOP {1} CONFIG.P_PARITY {2}] [get_bd_cells uart_transmitter_0]
endgroup
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_uart_receiver_0_0_synth_1
reset_run design_1_uart_transmitter_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_receiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_transmitter_0 .
Exporting to file c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed May 10 17:10:02 2023] Launched design_1_uart_receiver_0_0_synth_1, design_1_uart_transmitter_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_uart_receiver_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_uart_receiver_0_0_synth_1/runme.log
design_1_uart_transmitter_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/design_1_uart_transmitter_0_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/synth_1/runme.log
[Wed May 10 17:10:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.574 ; gain = 155.953
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1305.090 ; gain = 16.465
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A43888A
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 17:13:45 2023...
