INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP/Desktop/KeremLab3/KeremLab3.sim/sim_1/synth/timing/TestBench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-311] analyzing module GrayCounter
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/KeremLab3/KeremLab3.srcs/sim_1/new/TestBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP/Desktop/KeremLab3/KeremLab3.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [D:/Users/TEMP/Desktop/KeremLab3/KeremLab3.sim/sim_1/synth/timing/glbl.v:6]
