// Seed: 3341713837
module module_0;
  wire id_1;
  always_latch @(posedge id_1) begin
    if ((1)) $display(1'b0);
    else $display(1'b0);
  end
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wand id_8,
    output uwire id_9,
    input wor id_10,
    output tri0 id_11,
    output tri1 id_12
);
  assign id_1 = id_8 || 1;
  module_0();
  wire id_14;
endmodule
