{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511704337863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511704337865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 10:52:17 2017 " "Processing started: Sun Nov 26 10:52:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511704337865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511704337865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piano -c piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511704337865 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511704338393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.v 1 1 " "Found 1 design units, including 1 entities, in source file piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Found entity 1: piano" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511704338452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511704338452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_codec_control.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_codec_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_codec_control " "Found entity 1: i2c_codec_control" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511704338458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511704338458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "piano " "Elaborating entity \"piano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511704338512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 piano.v(65) " "Verilog HDL assignment warning at piano.v(65): truncated value with size 32 to match size of target (20)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338592 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 piano.v(84) " "Verilog HDL assignment warning at piano.v(84): truncated value with size 32 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338593 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 piano.v(218) " "Verilog HDL assignment warning at piano.v(218): truncated value with size 32 to match size of target (9)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338594 "|piano"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "piano.v(235) " "Verilog HDL warning at piano.v(235): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 235 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1511704338595 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(247) " "Verilog HDL assignment warning at piano.v(247): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338595 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(253) " "Verilog HDL assignment warning at piano.v(253): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338596 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(259) " "Verilog HDL assignment warning at piano.v(259): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338596 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(265) " "Verilog HDL assignment warning at piano.v(265): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338597 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(271) " "Verilog HDL assignment warning at piano.v(271): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338597 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(277) " "Verilog HDL assignment warning at piano.v(277): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338598 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(283) " "Verilog HDL assignment warning at piano.v(283): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338599 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(289) " "Verilog HDL assignment warning at piano.v(289): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338599 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(306) " "Verilog HDL assignment warning at piano.v(306): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338600 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(307) " "Verilog HDL assignment warning at piano.v(307): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338600 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(308) " "Verilog HDL assignment warning at piano.v(308): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338600 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 piano.v(318) " "Verilog HDL assignment warning at piano.v(318): truncated value with size 32 to match size of target (2)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338601 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 piano.v(325) " "Verilog HDL assignment warning at piano.v(325): truncated value with size 32 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338601 "|piano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_codec_control i2c_codec_control:u1 " "Elaborating entity \"i2c_codec_control\" for hierarchy \"i2c_codec_control:u1\"" {  } { { "piano.v" "u1" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511704338935 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDO i2c_codec_control.v(16) " "Verilog HDL or VHDL warning at i2c_codec_control.v(16): object \"SDO\" assigned a value but never read" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511704338977 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_codec_control.v(19) " "Verilog HDL assignment warning at i2c_codec_control.v(19): truncated value with size 32 to match size of target (1)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338977 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_codec_control.v(33) " "Verilog HDL assignment warning at i2c_codec_control.v(33): truncated value with size 32 to match size of target (16)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338978 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_codec_control.v(48) " "Verilog HDL assignment warning at i2c_codec_control.v(48): truncated value with size 32 to match size of target (6)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338978 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_codec_control.v(145) " "Verilog HDL assignment warning at i2c_codec_control.v(145): truncated value with size 32 to match size of target (4)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511704338978 "|piano|i2c_codec_control:u1"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 10 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511704340543 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1511704340543 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 9 -1 0 } } { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1511704340560 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1511704340560 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511704340679 "|piano|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511704340679 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511704341366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511704342186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704342186 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511704343195 "|piano|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511704343195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511704343199 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511704343199 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1511704343199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511704343199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511704343199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511704343266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 10:52:23 2017 " "Processing ended: Sun Nov 26 10:52:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511704343266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511704343266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511704343266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511704343266 ""}
