// Seed: 2017171209
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
endmodule
module module_1;
  wor id_1;
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    input wand id_2,
    output supply0 id_3,
    input supply0 id_4
);
  wire id_6;
endmodule
module module_3 (
    input supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wire id_5,
    input supply1 id_6,
    output wire id_7,
    input tri0 id_8,
    input supply0 id_9,
    output wor id_10,
    input tri1 id_11,
    output uwire id_12,
    input supply1 id_13,
    output uwire id_14,
    input supply0 id_15,
    input tri id_16,
    input wor id_17,
    input wor id_18,
    input tri1 id_19
);
  assign id_7 = 1;
  module_2 modCall_1 (
      id_2,
      id_11,
      id_2,
      id_1,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
