$comment
	File created using the following command:
		vcd file Doan.msim.vcd -direction
$end
$date
	Wed Nov 13 16:12:35 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module giaithua_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 16 " DataIn [15:0] $end
$var reg 1 # Start $end
$var wire 1 $ Datapath [15] $end
$var wire 1 % Datapath [14] $end
$var wire 1 & Datapath [13] $end
$var wire 1 ' Datapath [12] $end
$var wire 1 ( Datapath [11] $end
$var wire 1 ) Datapath [10] $end
$var wire 1 * Datapath [9] $end
$var wire 1 + Datapath [8] $end
$var wire 1 , Datapath [7] $end
$var wire 1 - Datapath [6] $end
$var wire 1 . Datapath [5] $end
$var wire 1 / Datapath [4] $end
$var wire 1 0 Datapath [3] $end
$var wire 1 1 Datapath [2] $end
$var wire 1 2 Datapath [1] $end
$var wire 1 3 Datapath [0] $end
$var wire 1 4 Done $end
$var wire 1 5 Out [15] $end
$var wire 1 6 Out [14] $end
$var wire 1 7 Out [13] $end
$var wire 1 8 Out [12] $end
$var wire 1 9 Out [11] $end
$var wire 1 : Out [10] $end
$var wire 1 ; Out [9] $end
$var wire 1 < Out [8] $end
$var wire 1 = Out [7] $end
$var wire 1 > Out [6] $end
$var wire 1 ? Out [5] $end
$var wire 1 @ Out [4] $end
$var wire 1 A Out [3] $end
$var wire 1 B Out [2] $end
$var wire 1 C Out [1] $end
$var wire 1 D Out [0] $end
$var wire 1 E sampler $end
$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var tri1 1 I devclrn $end
$var tri1 1 J devpor $end
$var tri1 1 K devoe $end
$var wire 1 L DP|ALU1|Mul|Mult0|auto_generated|mac_out2~dataout $end
$var wire 1 M DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT15 $end
$var wire 1 N DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT16 $end
$var wire 1 O DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT17 $end
$var wire 1 P DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT18 $end
$var wire 1 Q DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT19 $end
$var wire 1 R DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT20 $end
$var wire 1 S DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT21 $end
$var wire 1 T DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT22 $end
$var wire 1 U DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT23 $end
$var wire 1 V DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT24 $end
$var wire 1 W DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT25 $end
$var wire 1 X DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT26 $end
$var wire 1 Y DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT27 $end
$var wire 1 Z DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT28 $end
$var wire 1 [ DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT29 $end
$var wire 1 \ DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT30 $end
$var wire 1 ] DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT31 $end
$var wire 1 ^ DP|ALU1|mux16_1|Mux13~4_combout $end
$var wire 1 _ DP|ALU1|Add|co1~0_combout $end
$var wire 1 ` DP|ALU1|mux16_1|Mux13~8_combout $end
$var wire 1 a DP|ALU1|mux16_1|Mux13~9_combout $end
$var wire 1 b DP|ALU1|mux16_1|Mux13~10_combout $end
$var wire 1 c DP|ALU1|Add|co2~0_combout $end
$var wire 1 d DP|ALU1|mux16_1|Mux12~2_combout $end
$var wire 1 e DP|ALU1|Add|co3~0_combout $end
$var wire 1 f DP|ALU1|mux16_1|Mux11~2_combout $end
$var wire 1 g DP|ALU1|mux16_1|Mux11~3_combout $end
$var wire 1 h DP|ALU1|mux16_1|Mux11~4_combout $end
$var wire 1 i DP|ALU1|Add|co4~0_combout $end
$var wire 1 j DP|ALU1|Add|co5~0_combout $end
$var wire 1 k DP|ALU1|mux16_1|Mux9~2_combout $end
$var wire 1 l DP|ALU1|mux16_1|Mux9~3_combout $end
$var wire 1 m DP|ALU1|mux16_1|Mux9~4_combout $end
$var wire 1 n DP|ALU1|Decre|co5~0_combout $end
$var wire 1 o DP|ALU1|Decre|co6~0_combout $end
$var wire 1 p DP|ALU1|mux16_1|Mux8~6_combout $end
$var wire 1 q DP|ALU1|Sub|co1~0_combout $end
$var wire 1 r DP|ALU1|Sub|co2~0_combout $end
$var wire 1 s DP|ALU1|Sub|co4~0_combout $end
$var wire 1 t DP|ALU1|Sub|co6~0_combout $end
$var wire 1 u DP|ALU1|Add|co6~0_combout $end
$var wire 1 v DP|ALU1|Add|co6~1_combout $end
$var wire 1 w DP|ALU1|mux16_1|Mux8~7_combout $end
$var wire 1 x DP|ALU1|mux16_1|Mux8~8_combout $end
$var wire 1 y DP|ALU1|Add|co7~0_combout $end
$var wire 1 z DP|ALU1|mux16_1|Mux7~4_combout $end
$var wire 1 { DP|ALU1|mux16_1|Mux7~5_combout $end
$var wire 1 | DP|ALU1|mux16_1|Mux7~6_combout $end
$var wire 1 } DP|ALU1|Add|co8~0_combout $end
$var wire 1 ~ DP|ALU1|Sub|co8~0_combout $end
$var wire 1 !! DP|ALU1|Decre|co9~0_combout $end
$var wire 1 "! DP|ALU1|Decre|co9~1_combout $end
$var wire 1 #! DP|ALU1|mux16_1|Mux5~2_combout $end
$var wire 1 $! DP|ALU1|mux16_1|Mux5~3_combout $end
$var wire 1 %! DP|ALU1|Add|co9~0_combout $end
$var wire 1 &! DP|ALU1|Incre|co9~0_combout $end
$var wire 1 '! DP|ALU1|mux16_1|Mux5~4_combout $end
$var wire 1 (! DP|ALU1|mux16_1|Mux5~5_combout $end
$var wire 1 )! DP|ALU1|mux16_1|Mux5~6_combout $end
$var wire 1 *! DP|ALU1|mux16_1|Mux5~7_combout $end
$var wire 1 +! DP|ALU1|Sub|s[11]~0_combout $end
$var wire 1 ,! DP|ALU1|Decre|co10~0_combout $end
$var wire 1 -! DP|ALU1|mux16_1|Mux4~2_combout $end
$var wire 1 .! DP|ALU1|mux16_1|Mux4~3_combout $end
$var wire 1 /! DP|ALU1|Add|co10~0_combout $end
$var wire 1 0! DP|ALU1|Add|co11~0_combout $end
$var wire 1 1! DP|ALU1|mux16_1|Mux3~6_combout $end
$var wire 1 2! DP|ALU1|mux16_1|Mux3~7_combout $end
$var wire 1 3! DP|ALU1|mux16_1|Mux3~8_combout $end
$var wire 1 4! DP|ALU1|Decre|co12~0_combout $end
$var wire 1 5! DP|ALU1|Incre|co12~0_combout $end
$var wire 1 6! DP|ALU1|mux16_1|Mux2~6_combout $end
$var wire 1 7! DP|ALU1|Sub|co11~0_combout $end
$var wire 1 8! DP|ALU1|Sub|co11~1_combout $end
$var wire 1 9! DP|ALU1|Sub|co11~2_combout $end
$var wire 1 :! DP|ALU1|Sub|co12~0_combout $end
$var wire 1 ;! DP|ALU1|Sub|s[13]~1_combout $end
$var wire 1 <! DP|ALU1|mux16_1|Mux2~7_combout $end
$var wire 1 =! DP|ALU1|mux16_1|Mux2~8_combout $end
$var wire 1 >! DP|ALU1|Add|co13~0_combout $end
$var wire 1 ?! DP|ALU1|mux16_1|Mux1~2_combout $end
$var wire 1 @! DP|ALU1|mux16_1|Mux1~3_combout $end
$var wire 1 A! DP|ALU1|Sub|s[15]~2_combout $end
$var wire 1 B! DP|ALU1|mux16_1|Mux0~0_combout $end
$var wire 1 C! DP|ALU1|mux16_1|Mux0~1_combout $end
$var wire 1 D! CU|Equal0~0_combout $end
$var wire 1 E! DP|Mux2_1|muxout[4]~20_combout $end
$var wire 1 F! DP|Mux2_1|muxout[9]~21_combout $end
$var wire 1 G! DP|ALU1|mux16_1|Mux15~4_combout $end
$var wire 1 H! DP|ALU1|mux16_1|Mux14~12_combout $end
$var wire 1 I! DP|ALU1|mux16_1|Mux13~13_combout $end
$var wire 1 J! DP|ALU1|Sub|co3~4_combout $end
$var wire 1 K! DP|ALU1|Sub|co5~4_combout $end
$var wire 1 L! DP|ALU1|mux16_1|Mux8~13_combout $end
$var wire 1 M! DP|ALU1|mux16_1|Mux8~14_combout $end
$var wire 1 N! DP|ALU1|mux16_1|Mux7~9_combout $end
$var wire 1 O! DP|ALU1|Sub|co7~4_combout $end
$var wire 1 P! DP|ALU1|Sub|co9~4_combout $end
$var wire 1 Q! DP|ALU1|mux16_1|Mux3~11_combout $end
$var wire 1 R! DP|ALU1|mux16_1|Mux2~13_combout $end
$var wire 1 S! DP|ALU1|Add|co12~4_combout $end
$var wire 1 T! DP|ALU1|mux16_1|Mux14~14_combout $end
$var wire 1 U! CU|Equal1~7_combout $end
$var wire 1 V! CU|Equal1~10_combout $end
$var wire 1 W! DP|ALU1|mux16_1|Mux1~7_combout $end
$var wire 1 X! DP|ALU1|mux16_1|Mux1~8_combout $end
$var wire 1 Y! CLK~combout $end
$var wire 1 Z! Start~combout $end
$var wire 1 [! CU|Selector0~0_combout $end
$var wire 1 \! CU|c_state.state0~regout $end
$var wire 1 ]! DP|Reg|regfile[1][0]~regout $end
$var wire 1 ^! DP|Reg|Mux15~0_combout $end
$var wire 1 _! CU|Equal0~1_combout $end
$var wire 1 `! CU|Equal0~2_combout $end
$var wire 1 a! CU|Equal0~3_combout $end
$var wire 1 b! CU|Equal0~4_combout $end
$var wire 1 c! CU|n_state.state1~0_combout $end
$var wire 1 d! CU|c_state.state1~regout $end
$var wire 1 e! DP|Mux2_1|muxout[15]~19_combout $end
$var wire 1 f! CU|WAB~0_combout $end
$var wire 1 g! DP|Reg|regfile[2][15]~regout $end
$var wire 1 h! DP|Mux2_1|muxout[9]~13_combout $end
$var wire 1 i! DP|Reg|regfile[2][9]~regout $end
$var wire 1 j! DP|Mux2_1|muxout[4]~8_combout $end
$var wire 1 k! DP|Reg|regfile[2][4]~regout $end
$var wire 1 l! DP|Reg|Mux30~0_combout $end
$var wire 1 m! DP|Mux2_1|muxout[1]~5_combout $end
$var wire 1 n! DP|Reg|regfile[2][1]~regout $end
$var wire 1 o! DP|Mux2_1|muxout[0]~4_combout $end
$var wire 1 p! DP|Reg|regfile[2][0]~regout $end
$var wire 1 q! DP|Mux2_1|muxout[2]~6_combout $end
$var wire 1 r! DP|Reg|regfile[2][2]~regout $end
$var wire 1 s! DP|Reg|Mux28~0_combout $end
$var wire 1 t! DP|ALU2|Decre|co2~0_combout $end
$var wire 1 u! DP|Mux2_1|muxout[3]~7_combout $end
$var wire 1 v! DP|Reg|regfile[2][3]~regout $end
$var wire 1 w! DP|ALU2|Decre|co4~0_combout $end
$var wire 1 x! DP|Mux2_1|muxout[5]~9_combout $end
$var wire 1 y! DP|Reg|regfile[2][5]~regout $end
$var wire 1 z! DP|ALU2|Decre|co5~0_combout $end
$var wire 1 {! DP|Mux2_1|muxout[6]~10_combout $end
$var wire 1 |! DP|Reg|regfile[2][6]~regout $end
$var wire 1 }! DP|Mux2_1|muxout[7]~11_combout $end
$var wire 1 ~! DP|Reg|regfile[2][7]~regout $end
$var wire 1 !" DP|Reg|Mux23~0_combout $end
$var wire 1 "" DP|ALU2|Decre|co7~0_combout $end
$var wire 1 #" DP|Mux2_1|muxout[8]~12_combout $end
$var wire 1 $" DP|Reg|regfile[2][8]~regout $end
$var wire 1 %" DP|ALU2|Decre|co8~combout $end
$var wire 1 &" DP|Mux2_1|muxout[10]~14_combout $end
$var wire 1 '" DP|Reg|regfile[2][10]~regout $end
$var wire 1 (" DP|Reg|Mux20~0_combout $end
$var wire 1 )" DP|ALU2|Decre|co10~0_combout $end
$var wire 1 *" DP|Mux2_1|muxout[11]~15_combout $end
$var wire 1 +" DP|Reg|regfile[2][11]~regout $end
$var wire 1 ," DP|ALU2|Decre|co12~0_combout $end
$var wire 1 -" DP|Mux2_1|muxout[12]~16_combout $end
$var wire 1 ." DP|Reg|regfile[2][12]~regout $end
$var wire 1 /" DP|Mux2_1|muxout[13]~17_combout $end
$var wire 1 0" DP|Reg|regfile[2][13]~regout $end
$var wire 1 1" DP|Reg|Mux17~0_combout $end
$var wire 1 2" DP|ALU2|Decre|co13~0_combout $end
$var wire 1 3" DP|Mux2_1|muxout[14]~18_combout $end
$var wire 1 4" DP|Reg|regfile[2][14]~regout $end
$var wire 1 5" DP|ALU2|Decre|co14~0_combout $end
$var wire 1 6" CU|Equal1~30_combout $end
$var wire 1 7" CU|Equal1~28_combout $end
$var wire 1 8" CU|Equal1~29_combout $end
$var wire 1 9" CU|Equal1~26_combout $end
$var wire 1 :" CU|Equal1~27_combout $end
$var wire 1 ;" CU|Selector1~0_combout $end
$var wire 1 <" CU|c_state.state2~regout $end
$var wire 1 =" CU|Selector2~0_combout $end
$var wire 1 >" CU|c_state.state3~regout $end
$var wire 1 ?" CU|RAB~0_combout $end
$var wire 1 @" DP|Reg|Mux31~0_combout $end
$var wire 1 A" DP|ALU1|mux16_1|Mux15~2_combout $end
$var wire 1 B" DP|ALU1|mux16_1|Mux15~3_combout $end
$var wire 1 C" DP|Reg|regfile[1][1]~regout $end
$var wire 1 D" DP|ALU1|mux16_1|Mux13~5_combout $end
$var wire 1 E" DP|Reg|Mux14~0_combout $end
$var wire 1 F" DP|ALU1|mux16_1|Mux14~8_combout $end
$var wire 1 G" DP|ALU1|mux16_1|Mux14~9_combout $end
$var wire 1 H" DP|ALU1|mux16_1|Mux13~6_combout $end
$var wire 1 I" DP|ALU1|mux16_1|Mux14~10_combout $end
$var wire 1 J" DP|ALU1|mux16_1|Mux12~3_combout $end
$var wire 1 K" DP|ALU1|mux16_1|Mux12~4_combout $end
$var wire 1 L" DP|ALU1|mux16_1|Mux12~5_combout $end
$var wire 1 M" DP|ALU1|Incre|co3~0_combout $end
$var wire 1 N" DP|ALU1|mux16_1|Mux10~2_combout $end
$var wire 1 O" DP|ALU1|mux16_1|Mux10~3_combout $end
$var wire 1 P" DP|ALU1|mux16_1|Mux10~4_combout $end
$var wire 1 Q" DP|Reg|Mux24~0_combout $end
$var wire 1 R" DP|ALU1|mux16_1|Mux8~9_combout $end
$var wire 1 S" CU|RAA~0_combout $end
$var wire 1 T" DP|ALU1|mux16_1|Mux8~10_combout $end
$var wire 1 U" DP|ALU1|mux16_1|Mux8~11_combout $end
$var wire 1 V" DP|ALU1|Incre|co6~0_combout $end
$var wire 1 W" DP|ALU1|mux16_1|Mux6~2_combout $end
$var wire 1 X" DP|ALU1|mux16_1|Mux6~3_combout $end
$var wire 1 Y" DP|ALU1|mux16_1|Mux6~4_combout $end
$var wire 1 Z" DP|ALU1|mux16_1|Mux4~4_combout $end
$var wire 1 [" DP|ALU1|mux16_1|Mux4~5_combout $end
$var wire 1 \" DP|ALU1|mux16_1|Mux4~6_combout $end
$var wire 1 ]" DP|Reg|Mux18~0_combout $end
$var wire 1 ^" DP|ALU1|mux16_1|Mux2~9_combout $end
$var wire 1 _" DP|ALU1|mux16_1|Mux2~10_combout $end
$var wire 1 `" DP|ALU1|mux16_1|Mux2~11_combout $end
$var wire 1 a" DP|ALU1|mux16_1|Mux0~2_combout $end
$var wire 1 b" DP|ALU1|mux16_1|Mux0~3_combout $end
$var wire 1 c" DP|ALU1|mux16_1|Mux0~4_combout $end
$var wire 1 d" DP|Reg|regfile[1][15]~regout $end
$var wire 1 e" DP|Reg|Mux0~0_combout $end
$var wire 1 f" DP|ALU1|mux16_1|Mux1~4_combout $end
$var wire 1 g" DP|Reg|Mux29~0_combout $end
$var wire 1 h" DP|Reg|Mux27~0_combout $end
$var wire 1 i" DP|Reg|Mux26~0_combout $end
$var wire 1 j" DP|Reg|Mux25~0_combout $end
$var wire 1 k" DP|Reg|Mux22~0_combout $end
$var wire 1 l" DP|Reg|Mux21~0_combout $end
$var wire 1 m" DP|Reg|Mux19~0_combout $end
$var wire 1 n" DP|Reg|Mux16~0_combout $end
$var wire 1 o" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT7 $end
$var wire 1 p" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT8 $end
$var wire 1 q" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT9 $end
$var wire 1 r" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT10 $end
$var wire 1 s" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT11 $end
$var wire 1 t" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT12 $end
$var wire 1 u" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT13 $end
$var wire 1 v" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT14 $end
$var wire 1 w" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT15 $end
$var wire 1 x" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT16 $end
$var wire 1 y" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT17 $end
$var wire 1 z" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT18 $end
$var wire 1 {" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT19 $end
$var wire 1 |" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT20 $end
$var wire 1 }" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT21 $end
$var wire 1 ~" DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT22 $end
$var wire 1 !# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT23 $end
$var wire 1 "# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT24 $end
$var wire 1 ## DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT25 $end
$var wire 1 $# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT26 $end
$var wire 1 %# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT27 $end
$var wire 1 &# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT28 $end
$var wire 1 '# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT29 $end
$var wire 1 (# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT30 $end
$var wire 1 )# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT31 $end
$var wire 1 *# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT14 $end
$var wire 1 +# DP|ALU1|mux16_1|Mux1~5_combout $end
$var wire 1 ,# DP|ALU1|mux16_1|Mux13~7_combout $end
$var wire 1 -# DP|ALU1|mux16_1|Mux1~6_combout $end
$var wire 1 .# DP|Reg|regfile[1][14]~regout $end
$var wire 1 /# DP|Reg|Mux1~0_combout $end
$var wire 1 0# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT6 $end
$var wire 1 1# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT13 $end
$var wire 1 2# DP|ALU1|mux16_1|Mux2~12_combout $end
$var wire 1 3# DP|ALU1|mux16_1|Mux2~14_combout $end
$var wire 1 4# DP|Reg|regfile[1][13]~regout $end
$var wire 1 5# DP|Reg|Mux2~0_combout $end
$var wire 1 6# DP|ALU1|mux16_1|Mux3~9_combout $end
$var wire 1 7# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT12 $end
$var wire 1 8# DP|ALU1|mux16_1|Mux3~10_combout $end
$var wire 1 9# DP|ALU1|mux16_1|Mux3~12_combout $end
$var wire 1 :# DP|Reg|regfile[1][12]~regout $end
$var wire 1 ;# DP|Reg|Mux3~0_combout $end
$var wire 1 <# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT5 $end
$var wire 1 =# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT11 $end
$var wire 1 ># DP|ALU1|mux16_1|Mux4~7_combout $end
$var wire 1 ?# DP|ALU1|mux16_1|Mux4~8_combout $end
$var wire 1 @# DP|Reg|regfile[1][11]~regout $end
$var wire 1 A# DP|Reg|Mux4~0_combout $end
$var wire 1 B# DP|ALU1|mux16_1|Mux5~8_combout $end
$var wire 1 C# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT10 $end
$var wire 1 D# DP|ALU1|mux16_1|Mux5~9_combout $end
$var wire 1 E# DP|ALU1|mux16_1|Mux5~10_combout $end
$var wire 1 F# DP|Reg|regfile[1][10]~regout $end
$var wire 1 G# DP|Reg|Mux5~0_combout $end
$var wire 1 H# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT4 $end
$var wire 1 I# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT9 $end
$var wire 1 J# DP|ALU1|mux16_1|Mux6~5_combout $end
$var wire 1 K# DP|ALU1|mux16_1|Mux6~6_combout $end
$var wire 1 L# DP|Reg|regfile[1][9]~regout $end
$var wire 1 M# DP|Reg|Mux6~0_combout $end
$var wire 1 N# DP|ALU1|mux16_1|Mux7~7_combout $end
$var wire 1 O# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT8 $end
$var wire 1 P# DP|ALU1|mux16_1|Mux7~8_combout $end
$var wire 1 Q# DP|ALU1|mux16_1|Mux7~10_combout $end
$var wire 1 R# DP|Reg|regfile[1][8]~regout $end
$var wire 1 S# DP|Reg|Mux7~0_combout $end
$var wire 1 T# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT3 $end
$var wire 1 U# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT7 $end
$var wire 1 V# DP|ALU1|mux16_1|Mux8~12_combout $end
$var wire 1 W# DP|ALU1|mux16_1|Mux8~15_combout $end
$var wire 1 X# DP|Reg|regfile[1][7]~regout $end
$var wire 1 Y# DP|Reg|Mux8~0_combout $end
$var wire 1 Z# DP|ALU1|mux16_1|Mux9~5_combout $end
$var wire 1 [# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT6 $end
$var wire 1 \# DP|ALU1|mux16_1|Mux9~6_combout $end
$var wire 1 ]# DP|ALU1|mux16_1|Mux9~7_combout $end
$var wire 1 ^# DP|Reg|regfile[1][6]~regout $end
$var wire 1 _# DP|Reg|Mux9~0_combout $end
$var wire 1 `# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT2 $end
$var wire 1 a# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT5 $end
$var wire 1 b# DP|ALU1|mux16_1|Mux10~5_combout $end
$var wire 1 c# DP|ALU1|mux16_1|Mux10~6_combout $end
$var wire 1 d# DP|Reg|regfile[1][5]~regout $end
$var wire 1 e# DP|Reg|Mux10~0_combout $end
$var wire 1 f# DP|ALU1|mux16_1|Mux11~5_combout $end
$var wire 1 g# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT4 $end
$var wire 1 h# DP|ALU1|mux16_1|Mux11~6_combout $end
$var wire 1 i# DP|ALU1|mux16_1|Mux11~7_combout $end
$var wire 1 j# DP|Reg|regfile[1][4]~regout $end
$var wire 1 k# DP|Reg|Mux11~0_combout $end
$var wire 1 l# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT1 $end
$var wire 1 m# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT3 $end
$var wire 1 n# DP|ALU1|mux16_1|Mux12~6_combout $end
$var wire 1 o# DP|ALU1|mux16_1|Mux12~7_combout $end
$var wire 1 p# DP|Reg|regfile[1][3]~regout $end
$var wire 1 q# DP|Reg|Mux12~0_combout $end
$var wire 1 r# DP|ALU1|mux16_1|Mux13~11_combout $end
$var wire 1 s# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT2 $end
$var wire 1 t# DP|ALU1|mux16_1|Mux13~12_combout $end
$var wire 1 u# DP|ALU1|mux16_1|Mux13~14_combout $end
$var wire 1 v# DP|Reg|regfile[1][2]~regout $end
$var wire 1 w# DP|Reg|Mux13~0_combout $end
$var wire 1 x# DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~dataout $end
$var wire 1 y# DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT1 $end
$var wire 1 z# DP|ALU1|mux16_1|Mux14~11_combout $end
$var wire 1 {# DP|ALU1|mux16_1|Mux14~13_combout $end
$var wire 1 |# DP|ALU1|Sub|s [15] $end
$var wire 1 }# DP|ALU1|Sub|s [14] $end
$var wire 1 ~# DP|ALU1|Sub|s [13] $end
$var wire 1 !$ DP|ALU1|Sub|s [12] $end
$var wire 1 "$ DP|ALU1|Sub|s [11] $end
$var wire 1 #$ DP|ALU1|Sub|s [10] $end
$var wire 1 $$ DP|ALU1|Sub|s [9] $end
$var wire 1 %$ DP|ALU1|Sub|s [8] $end
$var wire 1 &$ DP|ALU1|Sub|s [7] $end
$var wire 1 '$ DP|ALU1|Sub|s [6] $end
$var wire 1 ($ DP|ALU1|Sub|s [5] $end
$var wire 1 )$ DP|ALU1|Sub|s [4] $end
$var wire 1 *$ DP|ALU1|Sub|s [3] $end
$var wire 1 +$ DP|ALU1|Sub|s [2] $end
$var wire 1 ,$ DP|ALU1|Sub|s [1] $end
$var wire 1 -$ DP|ALU1|Sub|s [0] $end
$var wire 1 .$ DP|ALU1|Incre|s [15] $end
$var wire 1 /$ DP|ALU1|Incre|s [14] $end
$var wire 1 0$ DP|ALU1|Incre|s [13] $end
$var wire 1 1$ DP|ALU1|Incre|s [12] $end
$var wire 1 2$ DP|ALU1|Incre|s [11] $end
$var wire 1 3$ DP|ALU1|Incre|s [10] $end
$var wire 1 4$ DP|ALU1|Incre|s [9] $end
$var wire 1 5$ DP|ALU1|Incre|s [8] $end
$var wire 1 6$ DP|ALU1|Incre|s [7] $end
$var wire 1 7$ DP|ALU1|Incre|s [6] $end
$var wire 1 8$ DP|ALU1|Incre|s [5] $end
$var wire 1 9$ DP|ALU1|Incre|s [4] $end
$var wire 1 :$ DP|ALU1|Incre|s [3] $end
$var wire 1 ;$ DP|ALU1|Incre|s [2] $end
$var wire 1 <$ DP|ALU1|Incre|s [1] $end
$var wire 1 =$ DP|ALU1|Incre|s [0] $end
$var wire 1 >$ DP|ALU2|Decre|s [15] $end
$var wire 1 ?$ DP|ALU2|Decre|s [14] $end
$var wire 1 @$ DP|ALU2|Decre|s [13] $end
$var wire 1 A$ DP|ALU2|Decre|s [12] $end
$var wire 1 B$ DP|ALU2|Decre|s [11] $end
$var wire 1 C$ DP|ALU2|Decre|s [10] $end
$var wire 1 D$ DP|ALU2|Decre|s [9] $end
$var wire 1 E$ DP|ALU2|Decre|s [8] $end
$var wire 1 F$ DP|ALU2|Decre|s [7] $end
$var wire 1 G$ DP|ALU2|Decre|s [6] $end
$var wire 1 H$ DP|ALU2|Decre|s [5] $end
$var wire 1 I$ DP|ALU2|Decre|s [4] $end
$var wire 1 J$ DP|ALU2|Decre|s [3] $end
$var wire 1 K$ DP|ALU2|Decre|s [2] $end
$var wire 1 L$ DP|ALU2|Decre|s [1] $end
$var wire 1 M$ DP|ALU2|Decre|s [0] $end
$var wire 1 N$ CU|S_ALU1 [3] $end
$var wire 1 O$ CU|S_ALU1 [2] $end
$var wire 1 P$ CU|S_ALU1 [1] $end
$var wire 1 Q$ CU|S_ALU1 [0] $end
$var wire 1 R$ CU|RAB [3] $end
$var wire 1 S$ CU|RAB [2] $end
$var wire 1 T$ CU|RAB [1] $end
$var wire 1 U$ CU|RAB [0] $end
$var wire 1 V$ CU|RAA [3] $end
$var wire 1 W$ CU|RAA [2] $end
$var wire 1 X$ CU|RAA [1] $end
$var wire 1 Y$ CU|RAA [0] $end
$var wire 1 Z$ DP|ALU1|Or [15] $end
$var wire 1 [$ DP|ALU1|Or [14] $end
$var wire 1 \$ DP|ALU1|Or [13] $end
$var wire 1 ]$ DP|ALU1|Or [12] $end
$var wire 1 ^$ DP|ALU1|Or [11] $end
$var wire 1 _$ DP|ALU1|Or [10] $end
$var wire 1 `$ DP|ALU1|Or [9] $end
$var wire 1 a$ DP|ALU1|Or [8] $end
$var wire 1 b$ DP|ALU1|Or [7] $end
$var wire 1 c$ DP|ALU1|Or [6] $end
$var wire 1 d$ DP|ALU1|Or [5] $end
$var wire 1 e$ DP|ALU1|Or [4] $end
$var wire 1 f$ DP|ALU1|Or [3] $end
$var wire 1 g$ DP|ALU1|Or [2] $end
$var wire 1 h$ DP|ALU1|Or [1] $end
$var wire 1 i$ DP|ALU1|Or [0] $end
$var wire 1 j$ DP|ALU1|And [15] $end
$var wire 1 k$ DP|ALU1|And [14] $end
$var wire 1 l$ DP|ALU1|And [13] $end
$var wire 1 m$ DP|ALU1|And [12] $end
$var wire 1 n$ DP|ALU1|And [11] $end
$var wire 1 o$ DP|ALU1|And [10] $end
$var wire 1 p$ DP|ALU1|And [9] $end
$var wire 1 q$ DP|ALU1|And [8] $end
$var wire 1 r$ DP|ALU1|And [7] $end
$var wire 1 s$ DP|ALU1|And [6] $end
$var wire 1 t$ DP|ALU1|And [5] $end
$var wire 1 u$ DP|ALU1|And [4] $end
$var wire 1 v$ DP|ALU1|And [3] $end
$var wire 1 w$ DP|ALU1|And [2] $end
$var wire 1 x$ DP|ALU1|And [1] $end
$var wire 1 y$ DP|ALU1|And [0] $end
$var wire 1 z$ DP|ALU1|Decre|s [15] $end
$var wire 1 {$ DP|ALU1|Decre|s [14] $end
$var wire 1 |$ DP|ALU1|Decre|s [13] $end
$var wire 1 }$ DP|ALU1|Decre|s [12] $end
$var wire 1 ~$ DP|ALU1|Decre|s [11] $end
$var wire 1 !% DP|ALU1|Decre|s [10] $end
$var wire 1 "% DP|ALU1|Decre|s [9] $end
$var wire 1 #% DP|ALU1|Decre|s [8] $end
$var wire 1 $% DP|ALU1|Decre|s [7] $end
$var wire 1 %% DP|ALU1|Decre|s [6] $end
$var wire 1 &% DP|ALU1|Decre|s [5] $end
$var wire 1 '% DP|ALU1|Decre|s [4] $end
$var wire 1 (% DP|ALU1|Decre|s [3] $end
$var wire 1 )% DP|ALU1|Decre|s [2] $end
$var wire 1 *% DP|ALU1|Decre|s [1] $end
$var wire 1 +% DP|ALU1|Decre|s [0] $end
$var wire 1 ,% DP|ALU1|Add|s [15] $end
$var wire 1 -% DP|ALU1|Add|s [14] $end
$var wire 1 .% DP|ALU1|Add|s [13] $end
$var wire 1 /% DP|ALU1|Add|s [12] $end
$var wire 1 0% DP|ALU1|Add|s [11] $end
$var wire 1 1% DP|ALU1|Add|s [10] $end
$var wire 1 2% DP|ALU1|Add|s [9] $end
$var wire 1 3% DP|ALU1|Add|s [8] $end
$var wire 1 4% DP|ALU1|Add|s [7] $end
$var wire 1 5% DP|ALU1|Add|s [6] $end
$var wire 1 6% DP|ALU1|Add|s [5] $end
$var wire 1 7% DP|ALU1|Add|s [4] $end
$var wire 1 8% DP|ALU1|Add|s [3] $end
$var wire 1 9% DP|ALU1|Add|s [2] $end
$var wire 1 :% DP|ALU1|Add|s [1] $end
$var wire 1 ;% DP|ALU1|Add|s [0] $end
$var wire 1 <% DP|Reg1|data_out [15] $end
$var wire 1 =% DP|Reg1|data_out [14] $end
$var wire 1 >% DP|Reg1|data_out [13] $end
$var wire 1 ?% DP|Reg1|data_out [12] $end
$var wire 1 @% DP|Reg1|data_out [11] $end
$var wire 1 A% DP|Reg1|data_out [10] $end
$var wire 1 B% DP|Reg1|data_out [9] $end
$var wire 1 C% DP|Reg1|data_out [8] $end
$var wire 1 D% DP|Reg1|data_out [7] $end
$var wire 1 E% DP|Reg1|data_out [6] $end
$var wire 1 F% DP|Reg1|data_out [5] $end
$var wire 1 G% DP|Reg1|data_out [4] $end
$var wire 1 H% DP|Reg1|data_out [3] $end
$var wire 1 I% DP|Reg1|data_out [2] $end
$var wire 1 J% DP|Reg1|data_out [1] $end
$var wire 1 K% DP|Reg1|data_out [0] $end
$var wire 1 L% DataIn~combout [15] $end
$var wire 1 M% DataIn~combout [14] $end
$var wire 1 N% DataIn~combout [13] $end
$var wire 1 O% DataIn~combout [12] $end
$var wire 1 P% DataIn~combout [11] $end
$var wire 1 Q% DataIn~combout [10] $end
$var wire 1 R% DataIn~combout [9] $end
$var wire 1 S% DataIn~combout [8] $end
$var wire 1 T% DataIn~combout [7] $end
$var wire 1 U% DataIn~combout [6] $end
$var wire 1 V% DataIn~combout [5] $end
$var wire 1 W% DataIn~combout [4] $end
$var wire 1 X% DataIn~combout [3] $end
$var wire 1 Y% DataIn~combout [2] $end
$var wire 1 Z% DataIn~combout [1] $end
$var wire 1 [% DataIn~combout [0] $end
$var wire 1 \% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [31] $end
$var wire 1 ]% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [30] $end
$var wire 1 ^% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [29] $end
$var wire 1 _% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [28] $end
$var wire 1 `% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [27] $end
$var wire 1 a% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [26] $end
$var wire 1 b% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [25] $end
$var wire 1 c% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [24] $end
$var wire 1 d% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [23] $end
$var wire 1 e% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [22] $end
$var wire 1 f% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [21] $end
$var wire 1 g% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [20] $end
$var wire 1 h% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [19] $end
$var wire 1 i% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [18] $end
$var wire 1 j% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [17] $end
$var wire 1 k% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [16] $end
$var wire 1 l% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [15] $end
$var wire 1 m% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [14] $end
$var wire 1 n% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [13] $end
$var wire 1 o% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [12] $end
$var wire 1 p% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [11] $end
$var wire 1 q% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [10] $end
$var wire 1 r% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [9] $end
$var wire 1 s% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [8] $end
$var wire 1 t% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [7] $end
$var wire 1 u% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [6] $end
$var wire 1 v% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [5] $end
$var wire 1 w% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [4] $end
$var wire 1 x% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [3] $end
$var wire 1 y% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [2] $end
$var wire 1 z% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [1] $end
$var wire 1 {% DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [0] $end
$var wire 1 |% DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31] $end
$var wire 1 }% DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30] $end
$var wire 1 ~% DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29] $end
$var wire 1 !& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28] $end
$var wire 1 "& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27] $end
$var wire 1 #& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26] $end
$var wire 1 $& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25] $end
$var wire 1 %& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24] $end
$var wire 1 && DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23] $end
$var wire 1 '& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22] $end
$var wire 1 (& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21] $end
$var wire 1 )& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20] $end
$var wire 1 *& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19] $end
$var wire 1 +& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18] $end
$var wire 1 ,& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17] $end
$var wire 1 -& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16] $end
$var wire 1 .& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15] $end
$var wire 1 /& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14] $end
$var wire 1 0& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13] $end
$var wire 1 1& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12] $end
$var wire 1 2& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11] $end
$var wire 1 3& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10] $end
$var wire 1 4& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9] $end
$var wire 1 5& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8] $end
$var wire 1 6& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7] $end
$var wire 1 7& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6] $end
$var wire 1 8& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5] $end
$var wire 1 9& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4] $end
$var wire 1 :& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3] $end
$var wire 1 ;& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2] $end
$var wire 1 <& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1] $end
$var wire 1 =& DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1 "
0#
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
04
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
xE
0F
1G
xH
1I
1J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
x^
0_
0`
0a
0b
0c
0d
0e
xf
xg
xh
0i
0j
xk
xl
xm
1n
0o
0p
0q
0r
0s
0t
0u
0v
0w
xx
0y
0z
0{
0|
0}
0~
1!!
0"!
0#!
x$!
0%!
0&!
0'!
x(!
x)!
x*!
0+!
1,!
x-!
x.!
0/!
00!
x1!
x2!
x3!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
x=!
0>!
0?!
0@!
0A!
xB!
xC!
0D!
1E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
xM!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
1`!
1a!
0b!
0c!
0d!
1e!
0f!
0g!
1h!
0i!
1j!
0k!
0l!
1m!
0n!
1o!
0p!
1q!
0r!
0s!
0t!
1u!
0v!
1w!
1x!
0y!
1z!
1{!
0|!
1}!
0~!
0!"
0""
1#"
0$"
0%"
1&"
0'"
0("
0)"
1*"
0+"
1,"
1-"
0."
1/"
00"
01"
02"
13"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1?"
0@"
xA"
xB"
0C"
xD"
0E"
0F"
0G"
xH"
xI"
0J"
0K"
xL"
0M"
xN"
xO"
xP"
0Q"
0R"
0S"
xT"
xU"
0V"
xW"
xX"
xY"
0Z"
x["
x\"
0]"
0^"
x_"
x`"
0a"
0b"
xc"
0d"
0e"
xf"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
x+#
x,#
x-#
0.#
0/#
00#
01#
x2#
x3#
04#
05#
x6#
07#
x8#
x9#
0:#
0;#
0<#
0=#
x>#
x?#
0@#
0A#
xB#
0C#
xD#
xE#
0F#
0G#
0H#
0I#
xJ#
xK#
0L#
0M#
xN#
0O#
xP#
xQ#
0R#
0S#
0T#
0U#
xV#
xW#
0X#
0Y#
xZ#
0[#
x\#
x]#
0^#
0_#
0`#
0a#
xb#
xc#
0d#
0e#
xf#
0g#
xh#
xi#
0j#
0k#
0l#
0m#
xn#
xo#
0p#
0q#
xr#
0s#
xt#
xu#
0v#
0w#
0x#
0y#
xz#
x{#
z-$
z,$
z+$
z*$
z)$
z($
z'$
z&$
z%$
z$$
z#$
0"$
z!$
z~#
z}#
z|#
z=$
z<$
1;$
0:$
09$
08$
07$
z6$
05$
04$
z3$
02$
01$
z0$
0/$
0.$
zM$
zL$
0K$
zJ$
zI$
0H$
0G$
0F$
zE$
zD$
0C$
zB$
0A$
0@$
z?$
0>$
xQ$
xP$
zO$
xN$
zU$
xT$
zS$
zR$
xY$
zX$
zW$
zV$
zi$
zh$
zg$
zf$
ze$
zd$
zc$
0b$
za$
z`$
z_$
0^$
z]$
0\$
z[$
zZ$
zy$
zx$
0w$
zv$
0u$
zt$
0s$
zr$
0q$
zp$
0o$
zn$
0m$
zl$
zk$
zj$
z+%
z*%
z)%
z(%
z'%
z&%
z%%
z$%
z#%
z"%
z!%
0~$
z}$
z|$
z{$
zz$
z;%
z:%
z9%
z8%
07%
06%
05%
z4%
z3%
02%
z1%
00%
z/%
z.%
z-%
0,%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
1[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
$end
#10000
1#
1Z!
0E
1c!
1[!
#20000
1!
1Y!
1E
1d!
1\!
1;"
03"
0/"
0-"
0*"
0&"
0#"
0}!
0{!
0x!
0u!
0q!
0m!
0e!
0F!
0E!
0Y$
1P$
0N$
1Q$
1f!
0c!
0h!
0j!
0,#
1W"
1N"
1H"
0D"
1A"
1B!
0=!
11!
1-!
1$!
1x
1k
1f
0^
0X"
0O"
0C!
02!
0(!
0l
0g
0%
0&
0'
0(
0)
0+
0,
0-
0.
00
01
02
0$
0t#
0r#
0f#
0Z#
0P#
0N#
0B#
06#
0+#
0f"
0Y"
0P"
0L"
0I"
1B"
0_"
0.!
0M!
03!
0m
0h
0c"
0)!
0*
0/
0u#
0h#
0\#
0Q#
08#
0-#
0J#
0b#
0n#
0z#
0`"
0["
0T"
0*!
0i#
0]#
09#
0K#
0c#
0o#
0{#
02#
0\"
0U"
0D#
03#
0>#
0V#
0E#
0?#
0W#
#30000
0#
0Z!
0E
#40000
0!
0Y!
1E
#60000
1!
1Y!
0E
1<"
1p!
0d!
1]!
1S"
1N$
0Q$
x@"
0w!
xt!
xK$
xo!
0?"
13"
1/"
1-"
1*"
1&"
1#"
1}!
1{!
1x!
1u!
1q!
1m!
1e!
1F!
1E!
x|%
x}%
x~%
x!&
x"&
x#&
x$&
x%&
x&&
x'&
x(&
x)&
x*&
x+&
x,&
x-&
x.&
x/&
x0&
x1&
x2&
x3&
x4&
x5&
x6&
x7&
x8&
x9&
x:&
x;&
x<&
x=&
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
x0#
x<#
xH#
xT#
x`#
xl#
xx#
x\%
x]%
x^%
x_%
x`%
xa%
xb%
xc%
xd%
xe%
xf%
xg%
xh%
xi%
xj%
xk%
xl%
xm%
xn%
xo%
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
xx%
xy%
xz%
x{%
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
x*#
x1#
x7#
x=#
xC#
xI#
xO#
xU#
x[#
xa#
xg#
xm#
xs#
xy#
xL
1Y$
1D"
0B"
xb"
1X"
0W"
1O"
0N"
xA"
xG!
1C!
0B!
1=!
12!
01!
0-!
1(!
0x
1l
0k
1g
0f
1^
xm!
0z!
xH$
xE!
xu!
xq!
1T$
1h!
1j!
x3
1%
1&
1'
1(
1)
1+
1,
1-
1.
10
11
12
1$
1^!
1T!
1M!
1r#
1f#
1Z#
1N#
1B#
16#
1f"
1`"
1\"
1Y"
1U"
1P"
1L"
1I"
xc"
0X"
0O"
xB"
0C!
02!
1.!
0l
0g
1%"
1""
1F$
1G$
xx!
xj!
1@"
1H$
1t!
1K$
0o!
0E!
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
1=&
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
00#
0<#
0H#
0T#
0`#
0l#
1x#
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
1{%
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0*#
01#
07#
0=#
0C#
0I#
0O#
0U#
0[#
0a#
0g#
0m#
0s#
0y#
1L
x2
x0
x1
1*
1/
0A"
1G!
1H!
0,"
1)"
1C$
0F!
0#"
0}!
0{!
0m!
0x!
0u!
0q!
0j!
0b"
x.
x/
03
1B"
15"
12"
1@$
1A$
18"
0*"
0&"
0h!
0c"
0+
0,
0-
02
0.
00
01
0/
1>$
19"
03"
0/"
0-"
0(
0)
0*
0e!
0%
0&
0'
0$
#80000
0!
0Y!
1E
#100000
1!
1Y!
0E
0p!
0@"
1w!
0t!
0K$
1o!
0=&
0x#
0{%
0L
1A"
1m!
1q
1z!
0H$
1E!
1u!
1q!
0G!
13
0B"
1r
0%"
0""
0F$
0G$
1x!
1j!
12
10
11
1J!
1,"
0)"
0C$
1F!
1#"
1}!
1{!
1.
1/
1s
05"
02"
0@$
0A$
08"
1*"
1&"
1h!
1+
1,
1-
1K!
0>$
09"
13"
1/"
1-"
1(
1)
1*
1t
1e!
1%
1&
1'
1O!
1w
1$
1~
1L!
1P!
1x
19!
1"$
0$!
0M!
1:!
0.!
0(!
1<!
0=!
#120000
0!
0Y!
1E
#140000
1!
1Y!
0E
14"
10"
1."
1+"
1'"
1$"
1~!
1|!
1y!
1v!
1r!
1p!
1n!
1k!
1i!
1g!
0]!
15"
11"
1\$
1]"
12"
1;!
1m"
1A$
1Q!
1^$
0,"
1("
08!
1+!
1l"
1)"
1%"
1!"
0V!
1N!
0~
1b$
1Q"
1""
0L!
1j"
1G$
0t
15%
1i"
0z!
0w!
1s!
1g"
1t!
1I!
0r
1@"
0o!
1l!
1h"
0E!
0s
17%
1k"
0F!
1n"
1>$
1A!
0^!
0T!
0>$
1,%
1@!
1^"
0<!
0:!
13!
0-"
0A$
1Z"
09!
10%
1*!
1#!
1F!
1|
0P!
1R"
0O!
0x
1m
0{!
0w
1N"
0K!
16%
0G$
1E!
1J"
0J!
1b
0q
1F"
1h
0j!
1W"
12%
0h!
1B!
0e!
0H!
03
1e!
1C!
1_"
1=!
1<!
1-"
1["
1h!
1T"
1M!
1L!
1O"
1{!
1j!
1K"
1G"
1X"
0'
0-
0/
0*
0$
0=!
1x
1$
1'
1*
1-
1/
0M!
#160000
0!
0Y!
1E
#180000
1!
1Y!
0E
0p!
0@"
1o!
0A"
0m!
13
02
#200000
0!
0Y!
1E
#220000
1!
1Y!
0E
1p!
0n!
1@"
0o!
0l!
1A"
0F"
03
0G"
#240000
0!
0Y!
1E
#260000
1!
1Y!
0E
0p!
0@"
1K$
1o!
0A"
1m!
0q!
13
12
01
#280000
0!
0Y!
1E
#300000
1!
1Y!
0E
0r!
1p!
1n!
0g"
0I!
1@"
0o!
1l!
0b
1A"
1F"
03
1G"
#320000
0!
0Y!
1E
#340000
1!
1Y!
0E
0p!
0@"
1o!
0A"
0m!
13
02
#360000
0!
0Y!
1E
#380000
1!
1Y!
0E
1p!
0n!
1@"
0o!
0l!
1A"
0F"
03
0G"
#400000
0!
0Y!
1E
#420000
1!
1Y!
0E
0p!
0@"
0t!
0K$
1o!
0A"
1m!
0u!
1q!
13
12
00
11
#440000
0!
0Y!
1E
#460000
1!
1Y!
0E
0v!
1r!
1p!
1n!
0s!
1g"
1t!
1I!
1@"
0o!
1l!
0J"
1b
1A"
1F"
03
0K"
1G"
#480000
0!
0Y!
1E
#500000
1!
1Y!
0E
0p!
0@"
1o!
0A"
0m!
13
02
#520000
0!
0Y!
1E
#540000
1!
1Y!
0E
1p!
0n!
1@"
0o!
0l!
1A"
0F"
03
0G"
#560000
0!
0Y!
1E
#580000
1!
1Y!
0E
0p!
0@"
1K$
1o!
0A"
1m!
0q!
13
12
01
#600000
0!
0Y!
1E
#620000
1!
1Y!
0E
0r!
1p!
1n!
0g"
0I!
1@"
0o!
1l!
0b
1A"
1F"
03
1G"
#640000
0!
0Y!
1E
#660000
1!
1Y!
0E
0p!
0@"
1o!
0A"
0m!
13
02
#680000
0!
0Y!
1E
#700000
1!
1Y!
0E
1p!
0n!
1@"
0o!
0l!
1A"
0F"
03
0G"
#720000
0!
0Y!
1E
#740000
1!
1Y!
0E
0p!
0@"
1w!
0t!
0K$
1o!
0A"
1m!
0E!
1u!
1q!
13
0j!
12
10
11
0/
#760000
0!
0Y!
1E
#780000
1!
1Y!
0E
1v!
1r!
1p!
1n!
0k!
0w!
1s!
1g"
1t!
1I!
1@"
0o!
1l!
0h"
1H$
1E!
07%
0H$
0E!
1J"
1b
1A"
1F"
0h
0x!
1j!
03
1x!
0j!
1K"
1G"
0.
1/
1.
0/
#800000
0!
0Y!
1E
#820000
1!
1Y!
0E
0p!
0@"
1o!
0A"
0m!
13
02
#840000
0!
0Y!
1E
#860000
1!
1Y!
0E
1p!
0n!
1@"
0o!
0l!
1A"
0F"
03
0G"
#880000
0!
0Y!
1E
#900000
1!
1Y!
0E
0p!
0@"
1K$
1o!
0A"
1m!
0q!
13
12
01
#920000
0!
0Y!
1E
#940000
1!
1Y!
0E
0r!
1p!
1n!
0g"
0I!
1@"
0o!
1l!
0b
1A"
1F"
03
1G"
#960000
0!
0Y!
1E
#980000
1!
1Y!
0E
0p!
0@"
1o!
0A"
0m!
13
02
#1000000
