# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab8_2_3.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" \

# Do not sort compile order
nosort
