#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 19 15:51:20 2023
# Process ID: 5784
# Current directory: D:/FPGA/ADS_bus_CS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10224 D:\FPGA\ADS_bus_CS\ADS_bus_CS.xpr
# Log file: D:/FPGA/ADS_bus_CS/vivado.log
# Journal file: D:/FPGA/ADS_bus_CS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/ADS_bus_CS/ADS_bus_CS.xpr
open_bd_design {D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name NodesAXI_v1_0_project -directory D:/FPGA/ADS_bus_CS/ADS_bus_CS.tmp/NodesAXI_v1_0_project d:/FPGA/ip_repo/NodesAXI_1.0/component.xml
update_compile_order -fileset sources_1
close_project
make_wrapper -files [get_files D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{F:/7th Semester ENTC/Advanced Digital Systems/ADS_Bus_project/Ads_bus.srcs/sources_1/new/Master.v}}] -no_script -reset -force -quiet
remove_files  {{F:/7th Semester ENTC/Advanced Digital Systems/ADS_Bus_project/Ads_bus.srcs/sources_1/new/Master.v}}
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name NodesAXI_v1_0_project -directory D:/FPGA/ADS_bus_CS/ADS_bus_CS.tmp/NodesAXI_v1_0_project d:/FPGA/ip_repo/NodesAXI_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project ADS_bus_CS
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project NodesAXI_v1_0_project
current_project ADS_bus_CS
upgrade_ip -vlnv xilinx.com:user:NodesAXI:1.0 [get_ips  design_1_NodesAXI_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_NodesAXI_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file D:/FPGA/ADS_bus_CS/design_1_wrapper.xsa
current_project NodesAXI_v1_0_project
close_project
ipx::edit_ip_in_project -upgrade true -name NodesAXI_v1_0_project -directory D:/FPGA/ADS_bus_CS/ADS_bus_CS.tmp/NodesAXI_v1_0_project d:/FPGA/ip_repo/NodesAXI_1.0/component.xml
update_compile_order -fileset sources_1
current_project ADS_bus_CS
save_project_as ADS_bus_zybo D:/FPGA/ADS_bus_zybo -force
import_files
