* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Mar 16 2019 14:32:43

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       VQ100

Design statistics:
------------------
    FFs:                  56
    LUTs:                 98
    RAMs:                 0
    IOBs:                 20
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 100/1280
        Combinational Logic Cells: 44       out of   1280      3.4375%
        Sequential Logic Cells:    56       out of   1280      4.375%
        Logic Tiles:               27       out of   160       16.875%
    Registers: 
        Logic Registers:           56       out of   1280      4.375%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   72        4.16667%
        Output Pins:               17       out of   72        23.6111%
        InOut Pins:                0        out of   72        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 6        out of   18        33.3333%
    Bank 1: 5        out of   19        26.3158%
    Bank 0: 9        out of   19        47.3684%
    Bank 2: 0        out of   16        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    15          Input      SB_LVCMOS    No       3        Simple Input   i_Clk         
    53          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_1    
    63          Input      SB_LVCMOS    No       1        Simple Input   i_SPI_MISO    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    1           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_F  
    2           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_G  
    3           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_A  
    4           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_B  
    8           Output     SB_LVCMOS    No       3        Simple Output  o_Segment2_F  
    62          Output     SB_LVCMOS    No       1        Simple Output  o_SPI_Clk     
    64          Output     SB_LVCMOS    No       1        Simple Output  o_SPI_MOSI    
    65          Output     SB_LVCMOS    No       1        Simple Output  o_SPI_CS_n    
    90          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_E  
    91          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_D  
    93          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_C  
    94          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_E  
    95          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_D  
    96          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_G  
    97          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_C  
    99          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_B  
    100         Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_A  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name     
    -------------  -------  ---------  ------  -----------     
    1              3        IO         56      i_Clk_c_g       
    6              3                   37      i_Switch_1_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 4 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      769 out of  28666      2.68262%
                          Span 4       70 out of   6944      1.00806%
                         Span 12       12 out of   1440      0.833333%
                  Global network        2 out of      8      25%
      Vertical Inter-LUT Connect        9 out of   1120      0.803571%

