

================================================================
== Vitis HLS Report for 'PE_wrapper_1_2_x0'
================================================================
* Date:           Fri Sep 16 22:26:26 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048584|  1048584|  3.495 ms|  3.495 ms|  1048584|  1048584|     none|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                               Loop Name                                               |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- PE_wrapper_1_2_x0_loop_1_PE_wrapper_1_2_x0_loop_3_PE_wrapper_1_2_x0_loop_4_PE_wrapper_1_2_x0_loop_5  |  1048582|  1048582|         9|          2|          2|  524288|       yes|
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     32|        -|        -|     -|
|Expression           |        -|      -|        0|      643|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      224|     -|
|Register             |        -|      -|     1082|       96|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     32|     1082|      963|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U507  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U508   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U509   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U510   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U511   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U512   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U513   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U514   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U515   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U516   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U517   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U518   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U519   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U520   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U521   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U522   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16s_16_4_1_U523   |mac_muladd_16s_16s_16s_16_4_1   |  i0 + i1 * i2|
    |mul_mul_16s_16s_16_4_1_U492          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U493          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U494          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U495          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U496          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U497          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U498          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U499          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U500          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U501          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U502          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U503          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U504          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U505          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U506          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE_wrapper_0_0_x0_local_C  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |        1|  0|   0|    0|    64|   16|     1|         1024|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln4185_12_fu_1316_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln4185_13_fu_1320_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln4185_14_fu_1348_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln4185_17_fu_1326_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln4185_20_fu_1330_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln4185_21_fu_1352_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln4185_24_fu_1334_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln4185_28_fu_1338_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln4185_29_fu_1342_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln4185_2_fu_1298_p2            |         +|   0|  0|  16|          16|          16|
    |add_ln4185_30_fu_1356_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln4185_31_fu_1361_p2           |         +|   0|  0|  16|          16|          16|
    |add_ln4185_5_fu_1302_p2            |         +|   0|  0|  23|          16|          16|
    |add_ln4185_6_fu_1306_p2            |         +|   0|  0|  16|          16|          16|
    |add_ln4185_9_fu_1312_p2            |         +|   0|  0|  16|          16|          16|
    |add_ln691_377_fu_1183_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_378_fu_1221_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_1118_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln890_322_fu_1013_p2           |         +|   0|  0|  20|          13|           1|
    |add_ln890_323_fu_1019_p2           |         +|   0|  0|  24|          17|           1|
    |add_ln890_324_fu_367_p2            |         +|   0|  0|  27|          20|           1|
    |add_ln890_fu_1227_p2               |         +|   0|  0|  15|           8|           1|
    |empty_2907_fu_1264_p2              |         +|   0|  0|  13|           6|           6|
    |and_ln4142_1_fu_1054_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln4142_2_fu_1066_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln4142_3_fu_1072_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln4142_fu_1042_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln4143_1_fu_1106_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln4143_2_fu_1112_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln4143_fu_1100_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln4144_fu_1169_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i135998_fu_1025_p2           |      icmp|   0|  0|  10|           6|           1|
    |cmp_i_i1359_mid1_fu_1143_p2        |      icmp|   0|  0|  10|           6|           1|
    |cmp_i_i97_fu_1036_p2               |      icmp|   0|  0|  10|           6|           5|
    |cmp_i_i_mid1_fu_1149_p2            |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln890101_fu_1048_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_377_fu_373_p2           |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln890_378_fu_1060_p2          |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln890_379_fu_379_p2           |      icmp|   0|  0|  12|          13|          12|
    |icmp_ln890_fu_361_p2               |      icmp|   0|  0|  15|          20|          21|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln4142_fu_1275_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln4143_1_fu_1279_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln4143_2_fu_1095_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln4143_fu_1077_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln4144_1_fu_1130_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln4144_fu_1124_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln890_108_fu_1195_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_1189_p2                |        or|   0|  0|   2|           1|           1|
    |grp_fu_1457_p2                     |    select|   0|  0|  16|           1|           1|
    |select_ln4143_fu_1082_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln4144_1_fu_1284_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln4144_2_fu_1155_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln4144_fu_1135_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln890_536_fu_1201_p3        |    select|   0|  0|   4|           1|           1|
    |select_ln890_537_fu_1209_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln890_538_fu_1233_p3        |    select|   0|  0|   8|           1|           1|
    |select_ln890_539_fu_1241_p3        |    select|   0|  0|  13|           1|           1|
    |select_ln890_540_fu_1248_p3        |    select|   0|  0|  17|           1|           1|
    |select_ln890_fu_1175_p3            |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln4142_fu_1031_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln4143_fu_1090_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln4144_fu_1163_p2              |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 643|         441|         373|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_c2_V_phi_fu_321_p4              |   9|          2|    6|         12|
    |ap_phi_mux_c6_V_phi_fu_343_p4              |   9|          2|    4|          8|
    |ap_phi_mux_c7_V_phi_fu_354_p4              |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten13_phi_fu_310_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten39_phi_fu_299_p4  |   9|          2|   17|         34|
    |ap_phi_mux_indvar_flatten73_phi_fu_287_p4  |   9|          2|   20|         40|
    |ap_phi_mux_indvar_flatten_phi_fu_332_p4    |   9|          2|    8|         16|
    |c2_V_reg_317                               |   9|          2|    6|         12|
    |c6_V_reg_339                               |   9|          2|    4|          8|
    |c7_V_reg_350                               |   9|          2|    4|          8|
    |fifo_A_PE_1_2_x031_blk_n                   |   9|          2|    1|          2|
    |fifo_A_PE_1_3_x032_blk_n                   |   9|          2|    1|          2|
    |fifo_B_PE_1_2_x0111_blk_n                  |   9|          2|    1|          2|
    |fifo_B_PE_2_2_x0112_blk_n                  |   9|          2|    1|          2|
    |fifo_C_drain_PE_1_2_x0181_blk_n            |   9|          2|    1|          2|
    |indvar_flatten13_reg_306                   |   9|          2|   13|         26|
    |indvar_flatten39_reg_295                   |   9|          2|   17|         34|
    |indvar_flatten73_reg_283                   |   9|          2|   20|         40|
    |indvar_flatten_reg_328                     |   9|          2|    8|         16|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 224|         49|  153|        309|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln4185_13_reg_2078                 |  16|   0|   16|          0|
    |add_ln4185_17_reg_2083                 |  16|   0|   16|          0|
    |add_ln4185_20_reg_2088                 |  16|   0|   16|          0|
    |add_ln4185_22_reg_2093                 |  16|   0|   16|          0|
    |add_ln4185_23_reg_2098                 |  16|   0|   16|          0|
    |add_ln4185_25_reg_2103                 |  16|   0|   16|          0|
    |add_ln4185_29_reg_2113                 |  16|   0|   16|          0|
    |add_ln4185_31_reg_2118                 |  16|   0|   16|          0|
    |add_ln4185_6_reg_2073                  |  16|   0|   16|          0|
    |add_ln691_378_reg_1967                 |   4|   0|    4|          0|
    |add_ln890_322_reg_1917                 |  13|   0|   13|          0|
    |add_ln890_323_reg_1922                 |  17|   0|   17|          0|
    |add_ln890_324_reg_1576                 |  20|   0|   20|          0|
    |and_ln4142_3_reg_1932                  |   1|   0|    1|          0|
    |and_ln4143_2_reg_1937                  |   1|   0|    1|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |c2_V_reg_317                           |   6|   0|    6|          0|
    |c6_V_reg_339                           |   4|   0|    4|          0|
    |c7_V_reg_350                           |   4|   0|    4|          0|
    |cmp_i_i135998_reg_1927                 |   1|   0|    1|          0|
    |cmp_i_i1359_mid1_reg_1942              |   1|   0|    1|          0|
    |empty_reg_1962                         |   3|   0|    3|          0|
    |icmp_ln890_377_reg_1581                |   1|   0|    1|          0|
    |icmp_ln890_377_reg_1581_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln890_379_reg_1591                |   1|   0|    1|          0|
    |icmp_ln890_reg_1572                    |   1|   0|    1|          0|
    |indvar_flatten13_reg_306               |  13|   0|   13|          0|
    |indvar_flatten39_reg_295               |  17|   0|   17|          0|
    |indvar_flatten73_reg_283               |  20|   0|   20|          0|
    |indvar_flatten_reg_328                 |   8|   0|    8|          0|
    |local_C_addr_reg_1987                  |   6|   0|    6|          0|
    |select_ln4144_2_reg_1947               |   1|   0|    1|          0|
    |select_ln890_537_reg_1956              |   4|   0|    4|          0|
    |select_ln890_538_reg_1972              |   8|   0|    8|          0|
    |select_ln890_539_reg_1977              |  13|   0|   13|          0|
    |select_ln890_540_reg_1982              |  17|   0|   17|          0|
    |select_ln890_reg_1951                  |   6|   0|    6|          0|
    |v1_V_108_reg_1752                      |  16|   0|   16|          0|
    |v1_V_reg_1912                          |  16|   0|   16|          0|
    |v2_V_13008_reg_1762                    |  16|   0|   16|          0|
    |v2_V_13010_reg_1772                    |  16|   0|   16|          0|
    |v2_V_13012_reg_1782                    |  16|   0|   16|          0|
    |v2_V_13014_reg_1792                    |  16|   0|   16|          0|
    |v2_V_13016_reg_1802                    |  16|   0|   16|          0|
    |v2_V_13018_reg_1812                    |  16|   0|   16|          0|
    |v2_V_13021_reg_1827                    |  16|   0|   16|          0|
    |v2_V_13022_reg_1832                    |  16|   0|   16|          0|
    |v2_V_13024_reg_1842                    |  16|   0|   16|          0|
    |v2_V_13026_reg_1852                    |  16|   0|   16|          0|
    |v2_V_13028_reg_1862                    |  16|   0|   16|          0|
    |v2_V_13030_reg_1872                    |  16|   0|   16|          0|
    |v2_V_13032_reg_1882                    |  16|   0|   16|          0|
    |v2_V_13034_reg_1892                    |  16|   0|   16|          0|
    |v2_V_13037_reg_1907                    |  16|   0|   16|          0|
    |v2_V_13038_reg_1597                    |  16|   0|   16|          0|
    |v2_V_13039_reg_1602                    |  16|   0|   16|          0|
    |v2_V_13041_reg_1612                    |  16|   0|   16|          0|
    |v2_V_13043_reg_1622                    |  16|   0|   16|          0|
    |v2_V_13045_reg_1632                    |  16|   0|   16|          0|
    |v2_V_13047_reg_1642                    |  16|   0|   16|          0|
    |v2_V_13049_reg_1652                    |  16|   0|   16|          0|
    |v2_V_13052_reg_1667                    |  16|   0|   16|          0|
    |v2_V_13053_reg_1672                    |  16|   0|   16|          0|
    |v2_V_13055_reg_1682                    |  16|   0|   16|          0|
    |v2_V_13057_reg_1692                    |  16|   0|   16|          0|
    |v2_V_13059_reg_1702                    |  16|   0|   16|          0|
    |v2_V_13061_reg_1712                    |  16|   0|   16|          0|
    |v2_V_13063_reg_1722                    |  16|   0|   16|          0|
    |v2_V_13065_reg_1732                    |  16|   0|   16|          0|
    |v2_V_13068_reg_1747                    |  16|   0|   16|          0|
    |v2_V_reg_1757                          |  16|   0|   16|          0|
    |icmp_ln890_reg_1572                    |  64|  32|    1|          0|
    |local_C_addr_reg_1987                  |  64|  32|    6|          0|
    |select_ln4144_2_reg_1947               |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1082|  96|  898|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_2_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_2_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_2_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_2_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_2_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_2_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_2_x0|  return value|
|fifo_A_PE_1_2_x031_dout           |   in|  512|     ap_fifo|         fifo_A_PE_1_2_x031|       pointer|
|fifo_A_PE_1_2_x031_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_1_2_x031|       pointer|
|fifo_A_PE_1_2_x031_read           |  out|    1|     ap_fifo|         fifo_A_PE_1_2_x031|       pointer|
|fifo_A_PE_1_3_x032_din            |  out|  512|     ap_fifo|         fifo_A_PE_1_3_x032|       pointer|
|fifo_A_PE_1_3_x032_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_1_3_x032|       pointer|
|fifo_A_PE_1_3_x032_write          |  out|    1|     ap_fifo|         fifo_A_PE_1_3_x032|       pointer|
|fifo_B_PE_1_2_x0111_dout          |   in|  512|     ap_fifo|        fifo_B_PE_1_2_x0111|       pointer|
|fifo_B_PE_1_2_x0111_empty_n       |   in|    1|     ap_fifo|        fifo_B_PE_1_2_x0111|       pointer|
|fifo_B_PE_1_2_x0111_read          |  out|    1|     ap_fifo|        fifo_B_PE_1_2_x0111|       pointer|
|fifo_B_PE_2_2_x0112_din           |  out|  512|     ap_fifo|        fifo_B_PE_2_2_x0112|       pointer|
|fifo_B_PE_2_2_x0112_full_n        |   in|    1|     ap_fifo|        fifo_B_PE_2_2_x0112|       pointer|
|fifo_B_PE_2_2_x0112_write         |  out|    1|     ap_fifo|        fifo_B_PE_2_2_x0112|       pointer|
|fifo_C_drain_PE_1_2_x0181_din     |  out|   16|     ap_fifo|  fifo_C_drain_PE_1_2_x0181|       pointer|
|fifo_C_drain_PE_1_2_x0181_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_PE_1_2_x0181|       pointer|
|fifo_C_drain_PE_1_2_x0181_write   |  out|    1|     ap_fifo|  fifo_C_drain_PE_1_2_x0181|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

