// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/06/2019 21:16:16"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton_temp (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	q_imem,
	address_dmem,
	data,
	wren,
	q_dmem,
	ctrl_writeEnable,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB,
	reg1,
	reg2,
	reg3,
	reg4,
	reg5,
	reg6,
	reg7,
	reg8);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] address_imem;
output 	[31:0] q_imem;
output 	[11:0] address_dmem;
output 	[31:0] data;
output 	wren;
output 	[31:0] q_dmem;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;
output 	[31:0] reg1;
output 	[31:0] reg2;
output 	[31:0] reg3;
output 	[31:0] reg4;
output 	[31:0] reg5;
output 	[31:0] reg6;
output 	[31:0] reg7;
output 	[31:0] reg8;

// Design Ports Information
// imem_clock	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clock	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processor_clock	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regfile_clock	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[0]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[1]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[2]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[3]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[4]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[5]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[6]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[7]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[8]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[9]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[10]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[11]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[12]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[13]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[14]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[15]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[16]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[17]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[18]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[19]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[20]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[21]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[22]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[23]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[24]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[25]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[26]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[27]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[28]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[29]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[30]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[31]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[0]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[2]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[3]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[4]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[6]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[7]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[8]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[9]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[10]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[11]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[0]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[1]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[2]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[3]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[4]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[6]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[7]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[8]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[9]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[10]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[11]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[12]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[13]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[14]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[15]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[16]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[17]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[18]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[19]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[20]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[21]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[22]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[23]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[24]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[25]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[26]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[27]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[28]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[29]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[30]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[31]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[0]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[1]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[2]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[3]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[4]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[5]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[6]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[7]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[8]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[9]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[10]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[11]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[12]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[13]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[14]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[15]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[16]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[17]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[18]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[19]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[20]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[21]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[22]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[23]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[24]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[25]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[26]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[27]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[28]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[29]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[30]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[31]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[0]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[2]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[3]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[4]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[5]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[6]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[8]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[9]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[10]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[11]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[12]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[13]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[14]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[15]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[16]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[17]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[18]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[19]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[20]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[21]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[22]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[23]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[24]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[25]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[26]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[27]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[28]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[29]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[30]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[31]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[0]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[1]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[2]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[3]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[4]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[5]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[6]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[8]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[9]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[10]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[11]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[12]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[13]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[14]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[15]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[16]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[17]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[18]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[19]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[20]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[21]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[22]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[23]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[24]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[25]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[26]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[27]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[28]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[29]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[30]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[31]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[1]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[2]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[3]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[4]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[5]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[6]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[7]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[8]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[9]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[10]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[11]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[12]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[13]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[14]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[15]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[16]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[17]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[18]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[19]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[20]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[21]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[22]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[23]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[24]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[25]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[26]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[27]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[28]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[29]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[30]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[31]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[0]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[2]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[3]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[5]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[6]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[7]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[8]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[9]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[10]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[11]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[12]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[13]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[14]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[15]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[16]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[17]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[18]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[19]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[20]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[21]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[22]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[23]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[24]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[25]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[26]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[27]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[28]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[29]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[30]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[31]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[0]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[1]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[2]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[5]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[6]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[7]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[8]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[9]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[10]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[11]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[12]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[13]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[14]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[15]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[16]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[17]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[18]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[19]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[20]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[21]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[22]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[23]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[24]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[25]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[26]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[27]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[28]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[29]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[30]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[31]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[0]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[1]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[3]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[4]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[5]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[7]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[8]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[9]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[11]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[12]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[13]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[14]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[15]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[16]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[17]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[18]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[19]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[20]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[21]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[22]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[23]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[24]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[25]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[26]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[27]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[28]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[29]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[30]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[31]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[0]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[2]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[3]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[4]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[5]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[6]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[7]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[8]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[9]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[10]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[11]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[12]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[13]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[14]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[15]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[16]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[17]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[18]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[19]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[20]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[21]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[22]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[23]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[24]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[25]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[26]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[27]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[28]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[29]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[30]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[31]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[0]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[3]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[4]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[6]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[8]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[9]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[10]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[11]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[12]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[13]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[14]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[15]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[16]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[17]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[18]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[19]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[20]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[21]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[22]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[23]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[24]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[25]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[26]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[27]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[28]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[29]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[30]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[31]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[0]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[1]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[2]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[4]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[5]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[8]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[10]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[11]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[12]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[13]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[14]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[15]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[16]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[17]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[18]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[19]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[20]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[21]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[22]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[23]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[24]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[25]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[26]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[27]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[28]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[29]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[30]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[31]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \q_imem[0]~output_o ;
wire \q_imem[1]~output_o ;
wire \q_imem[2]~output_o ;
wire \q_imem[3]~output_o ;
wire \q_imem[4]~output_o ;
wire \q_imem[5]~output_o ;
wire \q_imem[6]~output_o ;
wire \q_imem[7]~output_o ;
wire \q_imem[8]~output_o ;
wire \q_imem[9]~output_o ;
wire \q_imem[10]~output_o ;
wire \q_imem[11]~output_o ;
wire \q_imem[12]~output_o ;
wire \q_imem[13]~output_o ;
wire \q_imem[14]~output_o ;
wire \q_imem[15]~output_o ;
wire \q_imem[16]~output_o ;
wire \q_imem[17]~output_o ;
wire \q_imem[18]~output_o ;
wire \q_imem[19]~output_o ;
wire \q_imem[20]~output_o ;
wire \q_imem[21]~output_o ;
wire \q_imem[22]~output_o ;
wire \q_imem[23]~output_o ;
wire \q_imem[24]~output_o ;
wire \q_imem[25]~output_o ;
wire \q_imem[26]~output_o ;
wire \q_imem[27]~output_o ;
wire \q_imem[28]~output_o ;
wire \q_imem[29]~output_o ;
wire \q_imem[30]~output_o ;
wire \q_imem[31]~output_o ;
wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \wren~output_o ;
wire \q_dmem[0]~output_o ;
wire \q_dmem[1]~output_o ;
wire \q_dmem[2]~output_o ;
wire \q_dmem[3]~output_o ;
wire \q_dmem[4]~output_o ;
wire \q_dmem[5]~output_o ;
wire \q_dmem[6]~output_o ;
wire \q_dmem[7]~output_o ;
wire \q_dmem[8]~output_o ;
wire \q_dmem[9]~output_o ;
wire \q_dmem[10]~output_o ;
wire \q_dmem[11]~output_o ;
wire \q_dmem[12]~output_o ;
wire \q_dmem[13]~output_o ;
wire \q_dmem[14]~output_o ;
wire \q_dmem[15]~output_o ;
wire \q_dmem[16]~output_o ;
wire \q_dmem[17]~output_o ;
wire \q_dmem[18]~output_o ;
wire \q_dmem[19]~output_o ;
wire \q_dmem[20]~output_o ;
wire \q_dmem[21]~output_o ;
wire \q_dmem[22]~output_o ;
wire \q_dmem[23]~output_o ;
wire \q_dmem[24]~output_o ;
wire \q_dmem[25]~output_o ;
wire \q_dmem[26]~output_o ;
wire \q_dmem[27]~output_o ;
wire \q_dmem[28]~output_o ;
wire \q_dmem[29]~output_o ;
wire \q_dmem[30]~output_o ;
wire \q_dmem[31]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \reg1[0]~output_o ;
wire \reg1[1]~output_o ;
wire \reg1[2]~output_o ;
wire \reg1[3]~output_o ;
wire \reg1[4]~output_o ;
wire \reg1[5]~output_o ;
wire \reg1[6]~output_o ;
wire \reg1[7]~output_o ;
wire \reg1[8]~output_o ;
wire \reg1[9]~output_o ;
wire \reg1[10]~output_o ;
wire \reg1[11]~output_o ;
wire \reg1[12]~output_o ;
wire \reg1[13]~output_o ;
wire \reg1[14]~output_o ;
wire \reg1[15]~output_o ;
wire \reg1[16]~output_o ;
wire \reg1[17]~output_o ;
wire \reg1[18]~output_o ;
wire \reg1[19]~output_o ;
wire \reg1[20]~output_o ;
wire \reg1[21]~output_o ;
wire \reg1[22]~output_o ;
wire \reg1[23]~output_o ;
wire \reg1[24]~output_o ;
wire \reg1[25]~output_o ;
wire \reg1[26]~output_o ;
wire \reg1[27]~output_o ;
wire \reg1[28]~output_o ;
wire \reg1[29]~output_o ;
wire \reg1[30]~output_o ;
wire \reg1[31]~output_o ;
wire \reg2[0]~output_o ;
wire \reg2[1]~output_o ;
wire \reg2[2]~output_o ;
wire \reg2[3]~output_o ;
wire \reg2[4]~output_o ;
wire \reg2[5]~output_o ;
wire \reg2[6]~output_o ;
wire \reg2[7]~output_o ;
wire \reg2[8]~output_o ;
wire \reg2[9]~output_o ;
wire \reg2[10]~output_o ;
wire \reg2[11]~output_o ;
wire \reg2[12]~output_o ;
wire \reg2[13]~output_o ;
wire \reg2[14]~output_o ;
wire \reg2[15]~output_o ;
wire \reg2[16]~output_o ;
wire \reg2[17]~output_o ;
wire \reg2[18]~output_o ;
wire \reg2[19]~output_o ;
wire \reg2[20]~output_o ;
wire \reg2[21]~output_o ;
wire \reg2[22]~output_o ;
wire \reg2[23]~output_o ;
wire \reg2[24]~output_o ;
wire \reg2[25]~output_o ;
wire \reg2[26]~output_o ;
wire \reg2[27]~output_o ;
wire \reg2[28]~output_o ;
wire \reg2[29]~output_o ;
wire \reg2[30]~output_o ;
wire \reg2[31]~output_o ;
wire \reg3[0]~output_o ;
wire \reg3[1]~output_o ;
wire \reg3[2]~output_o ;
wire \reg3[3]~output_o ;
wire \reg3[4]~output_o ;
wire \reg3[5]~output_o ;
wire \reg3[6]~output_o ;
wire \reg3[7]~output_o ;
wire \reg3[8]~output_o ;
wire \reg3[9]~output_o ;
wire \reg3[10]~output_o ;
wire \reg3[11]~output_o ;
wire \reg3[12]~output_o ;
wire \reg3[13]~output_o ;
wire \reg3[14]~output_o ;
wire \reg3[15]~output_o ;
wire \reg3[16]~output_o ;
wire \reg3[17]~output_o ;
wire \reg3[18]~output_o ;
wire \reg3[19]~output_o ;
wire \reg3[20]~output_o ;
wire \reg3[21]~output_o ;
wire \reg3[22]~output_o ;
wire \reg3[23]~output_o ;
wire \reg3[24]~output_o ;
wire \reg3[25]~output_o ;
wire \reg3[26]~output_o ;
wire \reg3[27]~output_o ;
wire \reg3[28]~output_o ;
wire \reg3[29]~output_o ;
wire \reg3[30]~output_o ;
wire \reg3[31]~output_o ;
wire \reg4[0]~output_o ;
wire \reg4[1]~output_o ;
wire \reg4[2]~output_o ;
wire \reg4[3]~output_o ;
wire \reg4[4]~output_o ;
wire \reg4[5]~output_o ;
wire \reg4[6]~output_o ;
wire \reg4[7]~output_o ;
wire \reg4[8]~output_o ;
wire \reg4[9]~output_o ;
wire \reg4[10]~output_o ;
wire \reg4[11]~output_o ;
wire \reg4[12]~output_o ;
wire \reg4[13]~output_o ;
wire \reg4[14]~output_o ;
wire \reg4[15]~output_o ;
wire \reg4[16]~output_o ;
wire \reg4[17]~output_o ;
wire \reg4[18]~output_o ;
wire \reg4[19]~output_o ;
wire \reg4[20]~output_o ;
wire \reg4[21]~output_o ;
wire \reg4[22]~output_o ;
wire \reg4[23]~output_o ;
wire \reg4[24]~output_o ;
wire \reg4[25]~output_o ;
wire \reg4[26]~output_o ;
wire \reg4[27]~output_o ;
wire \reg4[28]~output_o ;
wire \reg4[29]~output_o ;
wire \reg4[30]~output_o ;
wire \reg4[31]~output_o ;
wire \reg5[0]~output_o ;
wire \reg5[1]~output_o ;
wire \reg5[2]~output_o ;
wire \reg5[3]~output_o ;
wire \reg5[4]~output_o ;
wire \reg5[5]~output_o ;
wire \reg5[6]~output_o ;
wire \reg5[7]~output_o ;
wire \reg5[8]~output_o ;
wire \reg5[9]~output_o ;
wire \reg5[10]~output_o ;
wire \reg5[11]~output_o ;
wire \reg5[12]~output_o ;
wire \reg5[13]~output_o ;
wire \reg5[14]~output_o ;
wire \reg5[15]~output_o ;
wire \reg5[16]~output_o ;
wire \reg5[17]~output_o ;
wire \reg5[18]~output_o ;
wire \reg5[19]~output_o ;
wire \reg5[20]~output_o ;
wire \reg5[21]~output_o ;
wire \reg5[22]~output_o ;
wire \reg5[23]~output_o ;
wire \reg5[24]~output_o ;
wire \reg5[25]~output_o ;
wire \reg5[26]~output_o ;
wire \reg5[27]~output_o ;
wire \reg5[28]~output_o ;
wire \reg5[29]~output_o ;
wire \reg5[30]~output_o ;
wire \reg5[31]~output_o ;
wire \reg6[0]~output_o ;
wire \reg6[1]~output_o ;
wire \reg6[2]~output_o ;
wire \reg6[3]~output_o ;
wire \reg6[4]~output_o ;
wire \reg6[5]~output_o ;
wire \reg6[6]~output_o ;
wire \reg6[7]~output_o ;
wire \reg6[8]~output_o ;
wire \reg6[9]~output_o ;
wire \reg6[10]~output_o ;
wire \reg6[11]~output_o ;
wire \reg6[12]~output_o ;
wire \reg6[13]~output_o ;
wire \reg6[14]~output_o ;
wire \reg6[15]~output_o ;
wire \reg6[16]~output_o ;
wire \reg6[17]~output_o ;
wire \reg6[18]~output_o ;
wire \reg6[19]~output_o ;
wire \reg6[20]~output_o ;
wire \reg6[21]~output_o ;
wire \reg6[22]~output_o ;
wire \reg6[23]~output_o ;
wire \reg6[24]~output_o ;
wire \reg6[25]~output_o ;
wire \reg6[26]~output_o ;
wire \reg6[27]~output_o ;
wire \reg6[28]~output_o ;
wire \reg6[29]~output_o ;
wire \reg6[30]~output_o ;
wire \reg6[31]~output_o ;
wire \reg7[0]~output_o ;
wire \reg7[1]~output_o ;
wire \reg7[2]~output_o ;
wire \reg7[3]~output_o ;
wire \reg7[4]~output_o ;
wire \reg7[5]~output_o ;
wire \reg7[6]~output_o ;
wire \reg7[7]~output_o ;
wire \reg7[8]~output_o ;
wire \reg7[9]~output_o ;
wire \reg7[10]~output_o ;
wire \reg7[11]~output_o ;
wire \reg7[12]~output_o ;
wire \reg7[13]~output_o ;
wire \reg7[14]~output_o ;
wire \reg7[15]~output_o ;
wire \reg7[16]~output_o ;
wire \reg7[17]~output_o ;
wire \reg7[18]~output_o ;
wire \reg7[19]~output_o ;
wire \reg7[20]~output_o ;
wire \reg7[21]~output_o ;
wire \reg7[22]~output_o ;
wire \reg7[23]~output_o ;
wire \reg7[24]~output_o ;
wire \reg7[25]~output_o ;
wire \reg7[26]~output_o ;
wire \reg7[27]~output_o ;
wire \reg7[28]~output_o ;
wire \reg7[29]~output_o ;
wire \reg7[30]~output_o ;
wire \reg7[31]~output_o ;
wire \reg8[0]~output_o ;
wire \reg8[1]~output_o ;
wire \reg8[2]~output_o ;
wire \reg8[3]~output_o ;
wire \reg8[4]~output_o ;
wire \reg8[5]~output_o ;
wire \reg8[6]~output_o ;
wire \reg8[7]~output_o ;
wire \reg8[8]~output_o ;
wire \reg8[9]~output_o ;
wire \reg8[10]~output_o ;
wire \reg8[11]~output_o ;
wire \reg8[12]~output_o ;
wire \reg8[13]~output_o ;
wire \reg8[14]~output_o ;
wire \reg8[15]~output_o ;
wire \reg8[16]~output_o ;
wire \reg8[17]~output_o ;
wire \reg8[18]~output_o ;
wire \reg8[19]~output_o ;
wire \reg8[20]~output_o ;
wire \reg8[21]~output_o ;
wire \reg8[22]~output_o ;
wire \reg8[23]~output_o ;
wire \reg8[24]~output_o ;
wire \reg8[25]~output_o ;
wire \reg8[26]~output_o ;
wire \reg8[27]~output_o ;
wire \reg8[28]~output_o ;
wire \reg8[29]~output_o ;
wire \reg8[30]~output_o ;
wire \reg8[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \frediv_1|out_clk~0_combout ;
wire \frediv_1|out_clk~feeder_combout ;
wire \frediv_1|out_clk~q ;
wire \frediv_1|out_clk~clkctrl_outclk ;
wire \frediv_2|out_clk~0_combout ;
wire \frediv_2|out_clk~feeder_combout ;
wire \frediv_2|out_clk~q ;
wire \frediv_2|out_clk~clkctrl_outclk ;
wire \my_processor|alu_2|Add0~1 ;
wire \my_processor|alu_2|Add0~3 ;
wire \my_processor|alu_2|Add0~5 ;
wire \my_processor|alu_2|Add0~7 ;
wire \my_processor|alu_2|Add0~9 ;
wire \my_processor|alu_2|Add0~11 ;
wire \my_processor|alu_2|Add0~12_combout ;
wire \my_processor|alu_2|Add0~13 ;
wire \my_processor|alu_2|Add0~15 ;
wire \my_processor|alu_2|Add0~16_combout ;
wire \my_processor|alu_2|Add0~17 ;
wire \my_processor|alu_2|Add0~19 ;
wire \my_processor|alu_2|Add0~20_combout ;
wire \my_processor|alu_2|Add0~21 ;
wire \my_processor|alu_2|Add0~22_combout ;
wire \my_processor|alu_2|Add0~18_combout ;
wire \my_processor|alu_2|Add0~14_combout ;
wire \my_processor|alu_2|Add0~10_combout ;
wire \my_processor|alu_2|Add0~8_combout ;
wire \my_processor|alu_2|Add0~6_combout ;
wire \my_processor|alu_2|Add0~4_combout ;
wire \my_processor|alu_2|Add0~2_combout ;
wire \my_processor|alu_2|Add0~0_combout ;
wire \my_processor|alu_3|Add0~1 ;
wire \my_processor|alu_3|Add0~3 ;
wire \my_processor|alu_3|Add0~5 ;
wire \my_processor|alu_3|Add0~7 ;
wire \my_processor|alu_3|Add0~9 ;
wire \my_processor|alu_3|Add0~11 ;
wire \my_processor|alu_3|Add0~13 ;
wire \my_processor|alu_3|Add0~15 ;
wire \my_processor|alu_3|Add0~17 ;
wire \my_processor|alu_3|Add0~19 ;
wire \my_processor|alu_3|Add0~21 ;
wire \my_processor|alu_3|Add0~22_combout ;
wire \my_processor|dec_1|d4|d2|and2~0_combout ;
wire \my_processor|or_1~combout ;
wire \my_processor|mux5_1|start[3].mux0|or_1~0_combout ;
wire \my_regfile|decoder3|d4|d1|and1~5_combout ;
wire \my_regfile|decoder3|d4|d1|and3~2_combout ;
wire \my_processor|or_1~2_combout ;
wire \my_processor|dec_1|d4|d1|and1~0_combout ;
wire \my_processor|or_3~combout ;
wire \my_processor|mux5_01|start[1].m3|and_1~0_combout ;
wire \my_processor|mux5_01|start[0].m3|or_1~0_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~0_combout ;
wire \my_processor|mux5_01|start[2].m3|and_1~0_combout ;
wire \my_processor|alu_1|Selector31~14_combout ;
wire \my_processor|mux5_1|start[2].mux0|or_1~0_combout ;
wire \my_regfile|decoder3|d5|d2|and1~5_combout ;
wire \my_regfile|decoder3|d7|d2|and1~0_combout ;
wire \my_regfile|start2[27].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_processor|or_5~0_combout ;
wire \my_regfile|start1[3].and1~0_combout ;
wire \my_regfile|start1[27].and1~0_combout ;
wire \my_regfile|start2[27].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start1[24].and1~0_combout ;
wire \my_regfile|start1[28].and1~0_combout ;
wire \my_regfile|start2[28].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder3|d7|d1|and4~0_combout ;
wire \my_regfile|start5[0].trb2|out[11]~246_combout ;
wire \my_regfile|decoder3|d7|d1|and3~0_combout ;
wire \my_regfile|decoder3|d7|d1|and1~0_combout ;
wire \my_regfile|start1[31].and1~0_combout ;
wire \my_regfile|start2[31].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start1[2].and1~0_combout ;
wire \my_regfile|start1[30].and1~0_combout ;
wire \my_regfile|start2[30].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder3|d7|d1|and2~0_combout ;
wire \my_regfile|start5[0].trb2|out[11]~247_combout ;
wire \my_regfile|start1[1].and1~0_combout ;
wire \my_regfile|start1[29].and1~0_combout ;
wire \my_regfile|start2[29].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~248_combout ;
wire \my_regfile|start1[25].and1~0_combout ;
wire \my_regfile|start2[25].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder3|d7|d2|and3~0_combout ;
wire \my_regfile|start1[26].and1~0_combout ;
wire \my_regfile|start2[26].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~245_combout ;
wire \my_regfile|start2[23].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start1[23].and1~0_combout ;
wire \my_regfile|start2[23].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start1[24].and1~1_combout ;
wire \my_regfile|start2[24].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder3|d6|d1|and1~0_combout ;
wire \my_regfile|decoder3|d7|d2|and4~0_combout ;
wire \my_regfile|start5[0].trb2|out[11]~243_combout ;
wire \my_regfile|start1[19].and1~0_combout ;
wire \my_regfile|start2[19].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder3|d6|d1|and4~0_combout ;
wire \my_regfile|start1[20].and1~0_combout ;
wire \my_regfile|start2[20].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder3|d6|d2|and1~0_combout ;
wire \my_regfile|start5[0].trb2|out[11]~241_combout ;
wire \my_regfile|decoder3|d6|d1|and2~0_combout ;
wire \my_regfile|decoder3|d6|d1|and3~0_combout ;
wire \my_regfile|start1[22].and1~0_combout ;
wire \my_regfile|start2[22].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start1[21].and1~0_combout ;
wire \my_regfile|start2[21].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~242_combout ;
wire \my_regfile|start1[17].and1~0_combout ;
wire \my_regfile|start2[17].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start1[18].and1~0_combout ;
wire \my_regfile|start2[18].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder3|d6|d2|and2~0_combout ;
wire \my_regfile|start5[0].trb2|out[11]~240_combout ;
wire \my_regfile|start5[0].trb2|out[11]~244_combout ;
wire \my_regfile|start5[0].trb2|out[11]~249_combout ;
wire \my_regfile|start5[0].trb2|out[11]~250_combout ;
wire \my_processor|mux32_1|start[11].mux0|or_1~0_combout ;
wire \my_regfile|decoder2|d5|d1|and1~4_combout ;
wire \my_regfile|decoder2|d7|d1|and2~4_combout ;
wire \my_regfile|decoder2|d7|d1|and1~4_combout ;
wire \my_regfile|start4[0].trb1|out[11]~535_combout ;
wire \my_regfile|decoder2|d7|d1|and3~4_combout ;
wire \my_regfile|decoder2|d7|d1|and4~4_combout ;
wire \my_regfile|decoder2|d5|d2|and1~4_combout ;
wire \my_regfile|decoder2|d7|d2|and2~0_combout ;
wire \my_regfile|decoder2|d7|d2|and3~0_combout ;
wire \my_regfile|start4[0].trb1|out[11]~533_combout ;
wire \my_regfile|decoder2|d4|d2|and1~4_combout ;
wire \my_regfile|start4[27].trb1|out[11]~9_combout ;
wire \my_regfile|start4[0].trb1|out[11]~534_combout ;
wire \my_regfile|start4[0].trb1|out[11]~536_combout ;
wire \my_regfile|decoder2|d5|d2|and3~4_combout ;
wire \my_regfile|start1[9].and1~0_combout ;
wire \my_regfile|start2[9].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start1[10].and1~0_combout ;
wire \my_regfile|start2[10].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder2|d5|d2|and2~4_combout ;
wire \my_regfile|start4[0].trb1|out[11]~523_combout ;
wire \my_regfile|start1[15].and1~0_combout ;
wire \my_regfile|start2[15].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder2|d5|d1|and1~5_combout ;
wire \my_regfile|start1[16].and1~0_combout ;
wire \my_regfile|start2[16].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder2|d4|d2|and4~4_combout ;
wire \my_regfile|decoder2|d6|d2|and4~4_combout ;
wire \my_regfile|start4[0].trb1|out[11]~526_combout ;
wire \my_regfile|start1[11].and1~0_combout ;
wire \my_regfile|start2[11].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder2|d5|d1|and4~4_combout ;
wire \my_regfile|start1[12].and1~0_combout ;
wire \my_regfile|start2[12].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder2|d5|d2|and1~5_combout ;
wire \my_regfile|start4[0].trb1|out[11]~524_combout ;
wire \my_regfile|decoder2|d5|d1|and3~4_combout ;
wire \my_regfile|start1[13].and1~0_combout ;
wire \my_regfile|start2[13].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start1[14].and1~0_combout ;
wire \my_regfile|start2[14].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder2|d5|d1|and2~4_combout ;
wire \my_regfile|start4[0].trb1|out[11]~525_combout ;
wire \my_regfile|start4[0].trb1|out[11]~527_combout ;
wire \my_regfile|decoder2|d4|d2|and2~0_combout ;
wire \my_regfile|decoder2|d6|d2|and2~4_combout ;
wire \my_regfile|decoder2|d4|d2|and3~4_combout ;
wire \my_regfile|decoder2|d6|d2|and3~4_combout ;
wire \my_regfile|start4[0].trb1|out[11]~528_combout ;
wire \my_regfile|decoder2|d4|d1|and1~4_combout ;
wire \my_regfile|decoder2|d6|d1|and3~4_combout ;
wire \my_regfile|decoder2|d6|d1|and2~4_combout ;
wire \my_regfile|start4[0].trb1|out[11]~530_combout ;
wire \my_regfile|decoder2|d6|d1|and4~4_combout ;
wire \my_regfile|decoder2|d6|d2|and1~4_combout ;
wire \my_regfile|start4[0].trb1|out[11]~529_combout ;
wire \my_regfile|decoder2|d6|d1|and1~4_combout ;
wire \my_regfile|decoder2|d7|d2|and4~4_combout ;
wire \my_regfile|start4[0].trb1|out[11]~531_combout ;
wire \my_regfile|start4[0].trb1|out[11]~532_combout ;
wire \my_regfile|decoder2|d4|d1|and3~4_combout ;
wire \my_regfile|start1[6].and1~0_combout ;
wire \my_regfile|start2[6].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder2|d4|d1|and2~4_combout ;
wire \my_regfile|start4[0].trb1|out[11]~520_combout ;
wire \my_regfile|start1[2].and1~1_combout ;
wire \my_regfile|start2[2].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start1[1].and1~1_combout ;
wire \my_regfile|start2[1].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[11]~112_combout ;
wire \my_regfile|start4[0].trb1|out[11]~943_combout ;
wire \my_regfile|decoder2|d4|d1|and1~5_combout ;
wire \my_regfile|decoder2|d5|d2|and4~4_combout ;
wire \my_regfile|start1[7].and1~0_combout ;
wire \my_regfile|start2[7].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start1[8].and1~0_combout ;
wire \my_regfile|start2[8].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[11]~521_combout ;
wire \my_regfile|start1[3].and1~1_combout ;
wire \my_regfile|start2[3].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder2|d4|d2|and1~5_combout ;
wire \my_regfile|start1[4].and1~0_combout ;
wire \my_regfile|start2[4].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|decoder2|d4|d1|and4~4_combout ;
wire \my_regfile|start4[0].trb1|out[11]~519_combout ;
wire \my_regfile|start4[0].trb1|out[11]~522_combout ;
wire \my_regfile|start4[0].trb1|out[11]~537_combout ;
wire \my_regfile|start2[25].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~223_combout ;
wire \my_regfile|start2[28].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~224_combout ;
wire \my_regfile|start2[29].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~225_combout ;
wire \my_regfile|start5[0].trb2|out[10]~226_combout ;
wire \my_regfile|start5[0].trb2|out[10]~227_combout ;
wire \my_regfile|start2[7].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|decoder3|d4|d1|and1~4_combout ;
wire \my_regfile|start5[0].trb2|out[10]~211_combout ;
wire \my_regfile|decoder3|d4|d2|and3~2_combout ;
wire \my_regfile|start2[1].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|decoder3|d4|d2|and4~0_combout ;
wire \my_regfile|start5[0].trb2|out[10]~207_combout ;
wire \my_regfile|start2[2].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|decoder3|d4|d2|and1~4_combout ;
wire \my_regfile|start2[4].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|decoder3|d4|d1|and4~0_combout ;
wire \my_regfile|start5[0].trb2|out[10]~208_combout ;
wire \my_regfile|decoder3|d4|d2|and2~0_combout ;
wire \my_regfile|start5[0].trb2|out[10]~209_combout ;
wire \my_regfile|decoder3|d5|d1|and3~2_combout ;
wire \my_regfile|start2[13].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|decoder3|d5|d1|and2~0_combout ;
wire \my_regfile|start5[0].trb2|out[10]~214_combout ;
wire \my_regfile|start2[12].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|decoder3|d5|d1|and4~0_combout ;
wire \my_regfile|start5[0].trb2|out[10]~213_combout ;
wire \my_regfile|decoder3|d5|d1|and1~1_combout ;
wire \my_regfile|decoder3|d6|d2|and4~0_combout ;
wire \my_regfile|start2[16].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~215_combout ;
wire \my_regfile|decoder3|d5|d2|and3~2_combout ;
wire \my_regfile|start2[10].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|decoder3|d5|d2|and2~0_combout ;
wire \my_regfile|start5[0].trb2|out[10]~212_combout ;
wire \my_regfile|start5[0].trb2|out[10]~216_combout ;
wire \my_regfile|start2[5].reg32_2|start[10].dff1|q~feeder_combout ;
wire \my_regfile|start1[5].and1~0_combout ;
wire \my_regfile|start2[5].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[10].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|decoder3|d4|d1|and2~0_combout ;
wire \my_regfile|start5[0].trb2|out[10]~210_combout ;
wire \my_regfile|start5[0].trb2|out[10]~217_combout ;
wire \my_regfile|start5[0].trb2|out[10]~228_combout ;
wire \my_processor|mux32_1|start[10].mux0|or_1~0_combout ;
wire \my_regfile|start2[5].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~188_combout ;
wire \my_regfile|start2[7].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~189_combout ;
wire \my_regfile|start2[2].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~186_combout ;
wire \my_regfile|start5[0].trb2|out[9]~185_combout ;
wire \my_regfile|start5[0].trb2|out[9]~187_combout ;
wire \my_regfile|start2[9].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~190_combout ;
wire \my_regfile|start2[12].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~191_combout ;
wire \my_regfile|start2[14].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~192_combout ;
wire \my_regfile|start2[16].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~193_combout ;
wire \my_regfile|start5[0].trb2|out[9]~194_combout ;
wire \my_regfile|start5[0].trb2|out[9]~195_combout ;
wire \my_regfile|start2[28].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~202_combout ;
wire \my_regfile|start2[25].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~201_combout ;
wire \my_regfile|start2[24].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~199_combout ;
wire \my_regfile|start2[22].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~198_combout ;
wire \my_regfile|start2[20].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~197_combout ;
wire \my_regfile|start2[18].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~196_combout ;
wire \my_regfile|start5[0].trb2|out[9]~200_combout ;
wire \my_regfile|start2[29].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~203_combout ;
wire \my_regfile|start5[0].trb2|out[9]~204_combout ;
wire \my_regfile|start5[0].trb2|out[9]~205_combout ;
wire \my_regfile|start5[0].trb2|out[9]~206_combout ;
wire \my_processor|mux32_1|start[9].mux0|or_1~0_combout ;
wire \my_processor|mux32_1|start[8].mux0|or_1~0_combout ;
wire \my_processor|mux32_1|start[7].mux0|or_1~0_combout ;
wire \my_regfile|start2[29].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~383_combout ;
wire \my_regfile|start2[27].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[7]~1_combout ;
wire \my_regfile|start2[28].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~381_combout ;
wire \my_regfile|start4[0].trb1|out[7]~382_combout ;
wire \my_regfile|start4[0].trb1|out[7]~384_combout ;
wire \my_regfile|start2[22].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~378_combout ;
wire \my_regfile|start2[20].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[7].dff1|q~feeder_combout ;
wire \my_regfile|start2[19].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~377_combout ;
wire \my_regfile|start2[17].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~376_combout ;
wire \my_regfile|start2[23].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~379_combout ;
wire \my_regfile|start4[0].trb1|out[7]~380_combout ;
wire \my_regfile|start2[2].reg32_2|start[7].dff1|q~feeder_combout ;
wire \my_regfile|start2[2].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~40_combout ;
wire \my_regfile|start4[0].trb1|out[7]~935_combout ;
wire \my_regfile|start2[3].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~367_combout ;
wire \my_regfile|start2[5].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~368_combout ;
wire \my_regfile|start2[8].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~369_combout ;
wire \my_regfile|start4[0].trb1|out[7]~370_combout ;
wire \my_regfile|start2[14].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~373_combout ;
wire \my_regfile|start2[15].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~374_combout ;
wire \my_regfile|start2[12].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~372_combout ;
wire \my_regfile|start2[9].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~371_combout ;
wire \my_regfile|start4[0].trb1|out[7]~375_combout ;
wire \my_regfile|start4[0].trb1|out[7]~385_combout ;
wire \my_regfile|start2[31].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~402_combout ;
wire \my_regfile|start2[29].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[6]~2_combout ;
wire \my_regfile|start2[28].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~400_combout ;
wire \my_regfile|start4[0].trb1|out[6]~401_combout ;
wire \my_regfile|start4[0].trb1|out[6]~403_combout ;
wire \my_regfile|start2[6].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~387_combout ;
wire \my_regfile|start2[8].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~388_combout ;
wire \my_regfile|start2[3].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~386_combout ;
wire \my_regfile|start2[1].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~49_combout ;
wire \my_regfile|start4[0].trb1|out[6]~936_combout ;
wire \my_regfile|start4[0].trb1|out[6]~389_combout ;
wire \my_regfile|start2[13].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~392_combout ;
wire \my_regfile|start2[16].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~393_combout ;
wire \my_regfile|start2[10].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~390_combout ;
wire \my_regfile|start2[11].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~391_combout ;
wire \my_regfile|start4[0].trb1|out[6]~394_combout ;
wire \my_regfile|start2[21].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~397_combout ;
wire \my_regfile|start2[23].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~398_combout ;
wire \my_regfile|start2[17].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~395_combout ;
wire \my_regfile|start2[20].reg32_2|start[6].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~396_combout ;
wire \my_regfile|start4[0].trb1|out[6]~399_combout ;
wire \my_regfile|start4[0].trb1|out[6]~404_combout ;
wire \my_regfile|start2[5].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~102_combout ;
wire \my_regfile|start2[7].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~103_combout ;
wire \my_regfile|start2[2].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~99_combout ;
wire \my_regfile|start2[4].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~100_combout ;
wire \my_regfile|start5[0].trb2|out[5]~101_combout ;
wire \my_regfile|start5[0].trb2|out[5]~104_combout ;
wire \my_regfile|start2[28].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~116_combout ;
wire \my_regfile|start2[29].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~117_combout ;
wire \my_regfile|start5[0].trb2|out[5]~118_combout ;
wire \my_regfile|start2[25].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~115_combout ;
wire \my_regfile|start2[19].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~111_combout ;
wire \my_regfile|start2[17].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~110_combout ;
wire \my_regfile|start2[22].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~112_combout ;
wire \my_regfile|start2[24].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~113_combout ;
wire \my_regfile|start5[0].trb2|out[5]~114_combout ;
wire \my_regfile|start5[0].trb2|out[5]~119_combout ;
wire \my_regfile|start2[11].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~106_combout ;
wire \my_regfile|start2[15].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~108_combout ;
wire \my_regfile|start2[10].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~105_combout ;
wire \my_regfile|start2[13].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[5].dff1|q~feeder_combout ;
wire \my_regfile|start2[14].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~107_combout ;
wire \my_regfile|start5[0].trb2|out[5]~109_combout ;
wire \my_regfile|start5[0].trb2|out[5]~120_combout ;
wire \my_processor|mux32_1|start[5].mux0|or_1~0_combout ;
wire \my_processor|mux32_1|start[4].mux0|or_1~0_combout ;
wire \my_regfile|start2[10].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~332_combout ;
wire \my_regfile|start2[12].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~333_combout ;
wire \my_regfile|start2[16].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~335_combout ;
wire \my_regfile|start2[14].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~334_combout ;
wire \my_regfile|start4[0].trb1|out[3]~336_combout ;
wire \my_regfile|start2[31].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~342_combout ;
wire \my_regfile|start2[27].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~343_combout ;
wire \my_regfile|start2[28].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~344_combout ;
wire \my_regfile|start2[25].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~345_combout ;
wire \my_regfile|start4[0].trb1|out[3]~346_combout ;
wire \my_regfile|start2[20].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~338_combout ;
wire \my_regfile|start2[22].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~339_combout ;
wire \my_regfile|start2[23].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[23].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~340_combout ;
wire \my_regfile|start2[18].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~337_combout ;
wire \my_regfile|start4[0].trb1|out[3]~341_combout ;
wire \my_regfile|start2[5].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~329_combout ;
wire \my_regfile|start2[2].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[1].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~22_combout ;
wire \my_regfile|start4[0].trb1|out[3]~933_combout ;
wire \my_regfile|start2[3].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~328_combout ;
wire \my_regfile|start2[7].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~330_combout ;
wire \my_regfile|start4[0].trb1|out[3]~331_combout ;
wire \my_regfile|start4[0].trb1|out[3]~347_combout ;
wire \my_processor|alu_1|Selector29~9_combout ;
wire \my_processor|alu_1|Selector29~10_combout ;
wire \my_regfile|start2[28].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[28].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~363_combout ;
wire \my_regfile|start2[29].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~364_combout ;
wire \my_regfile|start2[30].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~362_combout ;
wire \my_regfile|start2[27].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[2]~0_combout ;
wire \my_regfile|start4[0].trb1|out[2]~365_combout ;
wire \my_regfile|start2[16].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~355_combout ;
wire \my_regfile|start2[11].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~353_combout ;
wire \my_regfile|start2[10].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~352_combout ;
wire \my_regfile|start2[13].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~354_combout ;
wire \my_regfile|start4[0].trb1|out[2]~356_combout ;
wire \my_regfile|start2[4].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[4].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~348_combout ;
wire \my_regfile|start2[2].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~31_combout ;
wire \my_regfile|start4[0].trb1|out[2]~934_combout ;
wire \my_regfile|start2[7].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~350_combout ;
wire \my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[5].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~349_combout ;
wire \my_regfile|start4[0].trb1|out[2]~351_combout ;
wire \my_regfile|start2[23].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[23].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~360_combout ;
wire \my_regfile|start2[19].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~358_combout ;
wire \my_regfile|start2[17].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[17].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~357_combout ;
wire \my_regfile|start2[21].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[21].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~359_combout ;
wire \my_regfile|start4[0].trb1|out[2]~361_combout ;
wire \my_regfile|start4[0].trb1|out[2]~366_combout ;
wire \my_processor|alu_1|Selector29~11_combout ;
wire \my_regfile|start2[27].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~323_combout ;
wire \my_regfile|start2[28].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~325_combout ;
wire \my_regfile|start2[26].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~322_combout ;
wire \my_regfile|start2[31].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~324_combout ;
wire \my_regfile|start4[0].trb1|out[1]~326_combout ;
wire \my_regfile|start2[21].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~319_combout ;
wire \my_regfile|start2[24].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~320_combout ;
wire \my_regfile|start2[20].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~318_combout ;
wire \my_regfile|start2[17].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~317_combout ;
wire \my_regfile|start4[0].trb1|out[1]~321_combout ;
wire \my_regfile|start2[12].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~313_combout ;
wire \my_regfile|start2[14].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~314_combout ;
wire \my_regfile|start2[9].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~312_combout ;
wire \my_regfile|start2[15].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~315_combout ;
wire \my_regfile|start4[0].trb1|out[1]~316_combout ;
wire \my_regfile|start2[3].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~308_combout ;
wire \my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[2].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[1].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~13_combout ;
wire \my_regfile|start4[0].trb1|out[1]~932_combout ;
wire \my_regfile|start2[5].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~309_combout ;
wire \my_regfile|start2[7].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~310_combout ;
wire \my_regfile|start4[0].trb1|out[1]~311_combout ;
wire \my_regfile|start4[0].trb1|out[1]~327_combout ;
wire \my_regfile|start2[4].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~288_combout ;
wire \my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[8].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~290_combout ;
wire \my_regfile|start2[2].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~4_combout ;
wire \my_regfile|start4[0].trb1|out[0]~931_combout ;
wire \my_regfile|start2[5].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~289_combout ;
wire \my_regfile|start4[0].trb1|out[0]~291_combout ;
wire \my_regfile|start2[28].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~305_combout ;
wire \my_regfile|start2[25].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~302_combout ;
wire \my_regfile|start2[31].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~304_combout ;
wire \my_regfile|start2[27].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~303_combout ;
wire \my_regfile|start4[0].trb1|out[0]~306_combout ;
wire \my_regfile|start2[19].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~298_combout ;
wire \my_regfile|start2[22].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~299_combout ;
wire \my_regfile|start2[18].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~297_combout ;
wire \my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~300_combout ;
wire \my_regfile|start4[0].trb1|out[0]~301_combout ;
wire \my_regfile|start2[14].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~294_combout ;
wire \my_regfile|start2[16].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~295_combout ;
wire \my_regfile|start2[10].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~292_combout ;
wire \my_regfile|start2[12].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~293_combout ;
wire \my_regfile|start4[0].trb1|out[0]~296_combout ;
wire \my_regfile|start4[0].trb1|out[0]~307_combout ;
wire \my_processor|alu_1|Add0~1 ;
wire \my_processor|alu_1|Add0~2_combout ;
wire \my_processor|alu_1|Selector31~10_combout ;
wire \my_processor|alu_1|Selector31~11_combout ;
wire \my_processor|alu_1|Add1~1 ;
wire \my_processor|alu_1|Add1~2_combout ;
wire \my_processor|alu_1|Selector31~6_combout ;
wire \my_processor|alu_1|ShiftRight0~28_combout ;
wire \my_processor|alu_1|ShiftRight0~29_combout ;
wire \my_processor|alu_1|ShiftRight0~30_combout ;
wire \my_processor|alu_1|Selector31~2_combout ;
wire \my_processor|alu_1|Selector31~3_combout ;
wire \my_processor|alu_1|ShiftRight0~27_combout ;
wire \my_processor|alu_1|Selector30~0_combout ;
wire \my_processor|alu_1|Selector30~1_combout ;
wire \my_regfile|start2[25].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~341_combout ;
wire \my_regfile|start2[29].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~343_combout ;
wire \my_regfile|start5[0].trb2|out[14]~344_combout ;
wire \my_regfile|start2[27].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~342_combout ;
wire \my_regfile|start2[18].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~336_combout ;
wire \my_regfile|start2[22].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~338_combout ;
wire \my_regfile|start2[20].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~337_combout ;
wire \my_regfile|start2[24].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[14].dff1|q~feeder_combout ;
wire \my_regfile|start2[23].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~339_combout ;
wire \my_regfile|start5[0].trb2|out[14]~340_combout ;
wire \my_regfile|start5[0].trb2|out[14]~345_combout ;
wire \my_regfile|start2[5].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~328_combout ;
wire \my_regfile|start2[7].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~329_combout ;
wire \my_regfile|start2[1].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~325_combout ;
wire \my_regfile|start2[2].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~326_combout ;
wire \my_regfile|start5[0].trb2|out[14]~327_combout ;
wire \my_regfile|start2[10].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~330_combout ;
wire \my_regfile|start2[11].reg32_2|start[14].dff1|q~feeder_combout ;
wire \my_regfile|start2[11].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[14].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~331_combout ;
wire \my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder_combout ;
wire \my_regfile|start2[13].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~332_combout ;
wire \my_regfile|start2[16].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~333_combout ;
wire \my_regfile|start5[0].trb2|out[14]~334_combout ;
wire \my_regfile|start5[0].trb2|out[14]~335_combout ;
wire \my_regfile|start5[0].trb2|out[14]~346_combout ;
wire \my_processor|mux32_1|start[14].mux0|or_1~0_combout ;
wire \my_regfile|start2[31].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~304_combout ;
wire \my_regfile|start2[21].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~318_combout ;
wire \my_regfile|start2[19].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~317_combout ;
wire \my_regfile|start2[23].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~319_combout ;
wire \my_regfile|start2[17].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~316_combout ;
wire \my_regfile|start5[0].trb2|out[13]~320_combout ;
wire \my_regfile|start2[29].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~322_combout ;
wire \my_regfile|start2[25].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~321_combout ;
wire \my_regfile|start5[0].trb2|out[13]~323_combout ;
wire \my_regfile|start2[5].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~308_combout ;
wire \my_regfile|start2[7].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder_combout ;
wire \my_regfile|start2[8].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~309_combout ;
wire \my_regfile|start2[2].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~306_combout ;
wire \my_regfile|start2[1].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~305_combout ;
wire \my_regfile|start5[0].trb2|out[13]~307_combout ;
wire \my_regfile|start2[14].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~312_combout ;
wire \my_regfile|start2[12].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~311_combout ;
wire \my_regfile|start2[9].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~310_combout ;
wire \my_regfile|start2[16].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~313_combout ;
wire \my_regfile|start5[0].trb2|out[13]~314_combout ;
wire \my_regfile|start5[0].trb2|out[13]~315_combout ;
wire \my_regfile|start5[0].trb2|out[13]~324_combout ;
wire \my_processor|mux32_1|start[13].mux0|or_1~0_combout ;
wire \my_regfile|start2[15].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~507_combout ;
wire \my_regfile|start2[11].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~505_combout ;
wire \my_regfile|start2[14].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~506_combout ;
wire \my_regfile|start2[10].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~504_combout ;
wire \my_regfile|start4[0].trb1|out[12]~508_combout ;
wire \my_regfile|start2[1].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~103_combout ;
wire \my_regfile|start4[0].trb1|out[12]~942_combout ;
wire \my_regfile|start2[4].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~500_combout ;
wire \my_regfile|start2[8].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~502_combout ;
wire \my_regfile|start2[6].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~501_combout ;
wire \my_regfile|start4[0].trb1|out[12]~503_combout ;
wire \my_regfile|start2[23].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~512_combout ;
wire \my_regfile|start2[19].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~510_combout ;
wire \my_regfile|start2[22].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~511_combout ;
wire \my_regfile|start2[17].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~509_combout ;
wire \my_regfile|start4[0].trb1|out[12]~513_combout ;
wire \my_regfile|start2[30].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~516_combout ;
wire \my_regfile|start2[29].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[12]~8_combout ;
wire \my_regfile|start2[28].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~514_combout ;
wire \my_regfile|start4[0].trb1|out[12]~515_combout ;
wire \my_regfile|start4[0].trb1|out[12]~517_combout ;
wire \my_regfile|start4[0].trb1|out[12]~518_combout ;
wire \my_processor|alu_1|Add0~23 ;
wire \my_processor|alu_1|Add0~24_combout ;
wire \my_processor|mux32_2|start[12].mux0|or_1~2_combout ;
wire \my_processor|alu_1|Add1~3 ;
wire \my_processor|alu_1|Add1~5 ;
wire \my_processor|alu_1|Add1~7 ;
wire \my_processor|alu_1|Add1~9 ;
wire \my_processor|alu_1|Add1~11 ;
wire \my_processor|alu_1|Add1~13 ;
wire \my_processor|alu_1|Add1~15 ;
wire \my_processor|alu_1|Add1~17 ;
wire \my_processor|alu_1|Add1~19 ;
wire \my_processor|alu_1|Add1~21 ;
wire \my_processor|alu_1|Add1~23 ;
wire \my_processor|alu_1|Add1~24_combout ;
wire \my_regfile|start2[30].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~475_combout ;
wire \my_regfile|start2[26].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[26].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~493_combout ;
wire \my_regfile|start2[27].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~492_combout ;
wire \my_regfile|start5[0].trb2|out[21]~494_combout ;
wire \my_regfile|start2[23].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~490_combout ;
wire \my_regfile|start2[17].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[17].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~487_combout ;
wire \my_regfile|start2[21].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[21].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[22].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~489_combout ;
wire \my_regfile|start2[19].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~488_combout ;
wire \my_regfile|start5[0].trb2|out[21]~491_combout ;
wire \my_regfile|start2[4].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~477_combout ;
wire \my_regfile|start2[2].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~476_combout ;
wire \my_regfile|start5[0].trb2|out[21]~478_combout ;
wire \my_regfile|start2[7].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~480_combout ;
wire \my_regfile|start2[5].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~479_combout ;
wire \my_regfile|start2[14].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[14].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[13].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~483_combout ;
wire \my_regfile|start2[16].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~484_combout ;
wire \my_regfile|start2[12].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~482_combout ;
wire \my_regfile|start2[10].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~481_combout ;
wire \my_regfile|start5[0].trb2|out[21]~485_combout ;
wire \my_regfile|start5[0].trb2|out[21]~486_combout ;
wire \my_regfile|start5[0].trb2|out[21]~495_combout ;
wire \my_processor|mux32_1|start[21].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Selector24~0_combout ;
wire \my_processor|mux32_2|start[31].mux0|or_1~13_combout ;
wire \my_processor|alu_1|ShiftLeft0~6_combout ;
wire \my_processor|alu_1|ShiftLeft0~9_combout ;
wire \my_processor|alu_1|ShiftLeft0~25_combout ;
wire \my_processor|alu_1|ShiftLeft0~26_combout ;
wire \my_processor|alu_1|ShiftLeft0~22_combout ;
wire \my_processor|alu_1|ShiftLeft0~27_combout ;
wire \my_processor|alu_1|ShiftLeft0~58_combout ;
wire \my_regfile|start2[7].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~351_combout ;
wire \my_regfile|start2[5].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~350_combout ;
wire \my_regfile|start2[2].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~348_combout ;
wire \my_regfile|start2[1].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~347_combout ;
wire \my_regfile|start5[0].trb2|out[15]~349_combout ;
wire \my_regfile|start2[10].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~352_combout ;
wire \my_regfile|start2[12].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~353_combout ;
wire \my_regfile|start2[16].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~355_combout ;
wire \my_regfile|start2[13].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~354_combout ;
wire \my_regfile|start5[0].trb2|out[15]~356_combout ;
wire \my_regfile|start5[0].trb2|out[15]~357_combout ;
wire \my_regfile|start2[29].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~365_combout ;
wire \my_regfile|start5[0].trb2|out[15]~366_combout ;
wire \my_regfile|start2[28].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~364_combout ;
wire \my_regfile|start2[26].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~363_combout ;
wire \my_regfile|start2[24].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~361_combout ;
wire \my_regfile|start2[20].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~359_combout ;
wire \my_regfile|start2[18].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~358_combout ;
wire \my_regfile|start2[22].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~360_combout ;
wire \my_regfile|start5[0].trb2|out[15]~362_combout ;
wire \my_regfile|start5[0].trb2|out[15]~367_combout ;
wire \my_regfile|start5[0].trb2|out[15]~368_combout ;
wire \my_processor|mux32_1|start[15].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~29 ;
wire \my_processor|alu_1|Add0~30_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[17].mux0|or_1~1_combout ;
wire \my_regfile|start2[29].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[29].trb2|out[19]~3_combout ;
wire \my_regfile|start2[31].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~451_combout ;
wire \my_regfile|start2[27].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~450_combout ;
wire \my_regfile|start2[26].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~449_combout ;
wire \my_regfile|start5[0].trb2|out[19]~452_combout ;
wire \my_regfile|start2[18].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~444_combout ;
wire \my_regfile|start2[23].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~447_combout ;
wire \my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[19].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~445_combout ;
wire \my_regfile|start2[21].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~446_combout ;
wire \my_regfile|start5[0].trb2|out[19]~448_combout ;
wire \my_regfile|start2[6].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~436_combout ;
wire \my_regfile|start2[7].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~437_combout ;
wire \my_regfile|start2[9].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[9].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~438_combout ;
wire \my_regfile|start2[16].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~441_combout ;
wire \my_regfile|start2[12].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~439_combout ;
wire \my_regfile|start2[14].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~440_combout ;
wire \my_regfile|start5[0].trb2|out[19]~442_combout ;
wire \my_regfile|start2[4].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~434_combout ;
wire \my_regfile|start2[2].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[1].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~433_combout ;
wire \my_regfile|start5[0].trb2|out[19]~435_combout ;
wire \my_regfile|start5[0].trb2|out[19]~443_combout ;
wire \my_regfile|start5[0].trb2|out[19]~453_combout ;
wire \my_processor|mux32_1|start[19].mux0|or_1~0_combout ;
wire \my_regfile|start2[27].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[18]~27_combout ;
wire \my_regfile|start2[28].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~875_combout ;
wire \my_regfile|start4[0].trb1|out[18]~876_combout ;
wire \my_regfile|start2[30].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~877_combout ;
wire \my_regfile|start2[29].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~878_combout ;
wire \my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[13].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[14].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~867_combout ;
wire \my_regfile|start2[9].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~865_combout ;
wire \my_regfile|start2[16].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~868_combout ;
wire \my_regfile|start2[11].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~866_combout ;
wire \my_regfile|start4[0].trb1|out[18]~869_combout ;
wire \my_regfile|start2[20].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~871_combout ;
wire \my_regfile|start2[21].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~872_combout ;
wire \my_regfile|start2[24].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~873_combout ;
wire \my_regfile|start2[17].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[17].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~870_combout ;
wire \my_regfile|start4[0].trb1|out[18]~874_combout ;
wire \my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[3].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[4].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~861_combout ;
wire \my_regfile|start2[1].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~274_combout ;
wire \my_regfile|start4[0].trb1|out[18]~961_combout ;
wire \my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[5].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~862_combout ;
wire \my_regfile|start2[7].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~863_combout ;
wire \my_regfile|start4[0].trb1|out[18]~864_combout ;
wire \my_regfile|start4[0].trb1|out[18]~879_combout ;
wire \my_regfile|start2[29].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~409_combout ;
wire \my_regfile|start2[26].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~408_combout ;
wire \my_regfile|start5[0].trb2|out[17]~410_combout ;
wire \my_regfile|start2[30].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~391_combout ;
wire \my_regfile|start2[2].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~392_combout ;
wire \my_regfile|start2[3].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~393_combout ;
wire \my_regfile|start5[0].trb2|out[17]~394_combout ;
wire \my_regfile|start2[5].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~395_combout ;
wire \my_regfile|start2[7].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~396_combout ;
wire \my_regfile|start2[9].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~397_combout ;
wire \my_regfile|start2[15].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~400_combout ;
wire \my_regfile|start2[11].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~398_combout ;
wire \my_regfile|start2[13].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~399_combout ;
wire \my_regfile|start5[0].trb2|out[17]~401_combout ;
wire \my_regfile|start5[0].trb2|out[17]~402_combout ;
wire \my_regfile|start2[19].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[19].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~404_combout ;
wire \my_regfile|start2[22].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~405_combout ;
wire \my_regfile|start2[24].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[23].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~406_combout ;
wire \my_regfile|start2[17].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[17].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~403_combout ;
wire \my_regfile|start5[0].trb2|out[17]~407_combout ;
wire \my_regfile|start5[0].trb2|out[17]~411_combout ;
wire \my_processor|mux32_1|start[17].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Selector29~4_combout ;
wire \my_processor|mux32_2|start[17].mux0|or_1~0_combout ;
wire \my_regfile|start2[21].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~382_combout ;
wire \my_regfile|start2[19].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~381_combout ;
wire \my_regfile|start2[17].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~380_combout ;
wire \my_regfile|start2[23].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[23].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~383_combout ;
wire \my_regfile|start5[0].trb2|out[16]~384_combout ;
wire \my_regfile|start2[27].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[27].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~386_combout ;
wire \my_regfile|start2[29].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~387_combout ;
wire \my_regfile|start5[0].trb2|out[16]~388_combout ;
wire \my_regfile|start2[25].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~385_combout ;
wire \my_regfile|start5[0].trb2|out[16]~389_combout ;
wire \my_regfile|start2[7].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~373_combout ;
wire \my_regfile|start2[5].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~372_combout ;
wire \my_regfile|start2[1].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~369_combout ;
wire \my_regfile|start2[2].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~370_combout ;
wire \my_regfile|start5[0].trb2|out[16]~371_combout ;
wire \my_regfile|start2[14].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~376_combout ;
wire \my_regfile|start2[12].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~375_combout ;
wire \my_regfile|start2[10].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~374_combout ;
wire \my_regfile|start2[16].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~377_combout ;
wire \my_regfile|start5[0].trb2|out[16]~378_combout ;
wire \my_regfile|start5[0].trb2|out[16]~379_combout ;
wire \my_regfile|start5[0].trb2|out[16]~390_combout ;
wire \my_processor|mux32_1|start[16].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~31 ;
wire \my_processor|alu_1|Add0~32_combout ;
wire \my_processor|alu_1|Add1~25 ;
wire \my_processor|alu_1|Add1~27 ;
wire \my_processor|alu_1|Add1~29 ;
wire \my_processor|alu_1|Add1~31 ;
wire \my_processor|alu_1|Add1~32_combout ;
wire \my_processor|mux32_2|start[16].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[17].mux0|or_1~2_combout ;
wire \my_processor|alu_1|ShiftLeft0~4_combout ;
wire \my_processor|alu_1|ShiftLeft0~5_combout ;
wire \my_regfile|start2[29].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~684_combout ;
wire \my_regfile|start5[0].trb2|out[30]~685_combout ;
wire \my_regfile|start2[26].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~682_combout ;
wire \my_regfile|start2[28].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~683_combout ;
wire \my_regfile|start2[22].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~679_combout ;
wire \my_regfile|start2[17].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~677_combout ;
wire \my_regfile|start2[20].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~678_combout ;
wire \my_regfile|start2[23].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~680_combout ;
wire \my_regfile|start5[0].trb2|out[30]~681_combout ;
wire \my_regfile|start5[0].trb2|out[30]~686_combout ;
wire \my_regfile|start2[6].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~669_combout ;
wire \my_regfile|start2[8].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~670_combout ;
wire \my_regfile|start5[0].trb2|out[30]~671_combout ;
wire \my_regfile|start2[1].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|decoder3|d4|d2|and3~3_combout ;
wire \my_regfile|start5[0].trb2|out[30]~666_combout ;
wire \my_regfile|start2[2].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~667_combout ;
wire \my_regfile|start5[0].trb2|out[30]~668_combout ;
wire \my_regfile|start2[12].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~673_combout ;
wire \my_regfile|start2[16].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~675_combout ;
wire \my_regfile|start2[13].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~674_combout ;
wire \my_regfile|start2[10].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~672_combout ;
wire \my_regfile|start5[0].trb2|out[30]~676_combout ;
wire \my_regfile|start5[0].trb2|out[30]~687_combout ;
wire \my_processor|mux32_1|start[30].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Selector1~6_combout ;
wire \my_regfile|start2[6].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[5].trb2|out[29]~7_combout ;
wire \my_regfile|start2[7].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~648_combout ;
wire \my_regfile|start5[0].trb2|out[29]~649_combout ;
wire \my_regfile|start2[3].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~646_combout ;
wire \my_regfile|start2[2].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~645_combout ;
wire \my_regfile|start5[0].trb2|out[29]~647_combout ;
wire \my_regfile|start2[16].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~653_combout ;
wire \my_regfile|start2[11].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~651_combout ;
wire \my_regfile|start2[10].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~650_combout ;
wire \my_regfile|start2[14].reg32_2|start[29].dff1|q~feeder_combout ;
wire \my_regfile|start2[14].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~652_combout ;
wire \my_regfile|start5[0].trb2|out[29]~654_combout ;
wire \my_regfile|start2[26].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~660_combout ;
wire \my_regfile|start2[27].reg32_2|start[29].dff1|q~feeder_combout ;
wire \my_regfile|start2[27].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~661_combout ;
wire \my_regfile|start2[29].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~662_combout ;
wire \my_regfile|start5[0].trb2|out[29]~663_combout ;
wire \my_regfile|start2[19].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~656_combout ;
wire \my_regfile|start2[21].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~657_combout ;
wire \my_regfile|start2[17].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~655_combout ;
wire \my_regfile|start2[23].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~658_combout ;
wire \my_regfile|start5[0].trb2|out[29]~659_combout ;
wire \my_regfile|start5[0].trb2|out[29]~664_combout ;
wire \my_regfile|start5[0].trb2|out[29]~665_combout ;
wire \my_processor|mux32_1|start[29].mux0|or_1~0_combout ;
wire \my_regfile|start2[8].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~730_combout ;
wire \my_regfile|start2[4].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~728_combout ;
wire \my_regfile|start2[1].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~211_combout ;
wire \my_regfile|start4[0].trb1|out[28]~954_combout ;
wire \my_regfile|start2[5].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~729_combout ;
wire \my_regfile|start4[0].trb1|out[28]~731_combout ;
wire \my_regfile|start2[10].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~732_combout ;
wire \my_regfile|start2[14].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~734_combout ;
wire \my_regfile|start2[16].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~735_combout ;
wire \my_regfile|start2[12].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~733_combout ;
wire \my_regfile|start4[0].trb1|out[28]~736_combout ;
wire \my_regfile|start2[31].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~744_combout ;
wire \my_regfile|start2[29].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[28]~20_combout ;
wire \my_regfile|start2[28].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~742_combout ;
wire \my_regfile|start4[0].trb1|out[28]~743_combout ;
wire \my_regfile|start4[0].trb1|out[28]~745_combout ;
wire \my_regfile|start2[19].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~738_combout ;
wire \my_regfile|start2[22].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~739_combout ;
wire \my_regfile|start2[17].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~737_combout ;
wire \my_regfile|start2[24].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~740_combout ;
wire \my_regfile|start4[0].trb1|out[28]~741_combout ;
wire \my_regfile|start4[0].trb1|out[28]~746_combout ;
wire \my_regfile|start2[10].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~599_combout ;
wire \my_regfile|start2[16].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~602_combout ;
wire \my_regfile|start2[11].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~600_combout ;
wire \my_regfile|start2[14].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~601_combout ;
wire \my_regfile|start4[0].trb1|out[27]~603_combout ;
wire \my_regfile|start2[3].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~595_combout ;
wire \my_regfile|start2[2].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~148_combout ;
wire \my_regfile|start4[0].trb1|out[27]~947_combout ;
wire \my_regfile|start2[7].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~597_combout ;
wire \my_regfile|start2[6].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~596_combout ;
wire \my_regfile|start4[0].trb1|out[27]~598_combout ;
wire \my_regfile|start2[29].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~611_combout ;
wire \my_regfile|start2[27].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[27]~13_combout ;
wire \my_regfile|start2[28].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~609_combout ;
wire \my_regfile|start4[0].trb1|out[27]~610_combout ;
wire \my_regfile|start4[0].trb1|out[27]~612_combout ;
wire \my_regfile|start2[20].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~605_combout ;
wire \my_regfile|start2[22].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~606_combout ;
wire \my_regfile|start2[24].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~607_combout ;
wire \my_regfile|start2[18].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~604_combout ;
wire \my_regfile|start4[0].trb1|out[27]~608_combout ;
wire \my_regfile|start4[0].trb1|out[27]~613_combout ;
wire \my_processor|dec_1|d4|d1|and1~1_combout ;
wire \my_regfile|start5[0].trb2|out[26]~772_combout ;
wire \my_processor|alu_1|Add0~14_combout ;
wire \my_processor|alu_1|ShiftRight0~62_combout ;
wire \my_processor|alu_1|ShiftRight0~7_combout ;
wire \my_processor|alu_1|ShiftRight0~74_combout ;
wire \my_processor|alu_1|Selector24~1_combout ;
wire \my_processor|alu_1|ShiftRight0~10_combout ;
wire \my_processor|alu_1|ShiftRight0~58_combout ;
wire \my_processor|alu_1|ShiftRight0~72_combout ;
wire \my_processor|alu_1|Selector24~3_combout ;
wire \my_processor|alu_1|ShiftRight0~36_combout ;
wire \my_processor|alu_1|ShiftRight0~65_combout ;
wire \my_processor|alu_1|ShiftRight0~66_combout ;
wire \my_regfile|start2[29].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[29].trb2|out[23]~4_combout ;
wire \my_regfile|start2[31].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~535_combout ;
wire \my_regfile|start2[28].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~534_combout ;
wire \my_regfile|start2[26].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~533_combout ;
wire \my_regfile|start5[0].trb2|out[23]~536_combout ;
wire \my_regfile|start2[18].reg32_2|start[23].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~528_combout ;
wire \my_regfile|start2[21].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[23].dff1|q~feeder_combout ;
wire \my_regfile|start2[22].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~530_combout ;
wire \my_regfile|start2[19].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~529_combout ;
wire \my_regfile|start2[23].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~531_combout ;
wire \my_regfile|start5[0].trb2|out[23]~532_combout ;
wire \my_regfile|start2[6].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~520_combout ;
wire \my_regfile|start2[16].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~525_combout ;
wire \my_regfile|start2[12].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~523_combout ;
wire \my_regfile|start2[9].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~522_combout ;
wire \my_regfile|start2[14].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~524_combout ;
wire \my_regfile|start5[0].trb2|out[23]~526_combout ;
wire \my_regfile|start2[7].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~521_combout ;
wire \my_regfile|start2[4].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~518_combout ;
wire \my_regfile|start2[2].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~517_combout ;
wire \my_regfile|start5[0].trb2|out[23]~519_combout ;
wire \my_regfile|start5[0].trb2|out[23]~527_combout ;
wire \my_regfile|start5[0].trb2|out[23]~537_combout ;
wire \my_processor|mux32_1|start[23].mux0|or_1~0_combout ;
wire \my_regfile|start2[11].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~502_combout ;
wire \my_regfile|start2[14].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~503_combout ;
wire \my_regfile|start2[10].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~501_combout ;
wire \my_regfile|start2[15].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~504_combout ;
wire \my_regfile|start5[0].trb2|out[22]~505_combout ;
wire \my_regfile|start2[6].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[5].trb2|out[22]~4_combout ;
wire \my_regfile|start2[7].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~499_combout ;
wire \my_regfile|start5[0].trb2|out[22]~500_combout ;
wire \my_regfile|start2[25].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~511_combout ;
wire \my_regfile|start2[28].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~512_combout ;
wire \my_regfile|start2[31].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~513_combout ;
wire \my_regfile|start2[29].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~514_combout ;
wire \my_regfile|start2[21].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~508_combout ;
wire \my_regfile|start2[24].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~509_combout ;
wire \my_regfile|start2[19].reg32_2|start[22].dff1|q~feeder_combout ;
wire \my_regfile|start2[19].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~507_combout ;
wire \my_regfile|start2[17].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~506_combout ;
wire \my_regfile|start5[0].trb2|out[22]~510_combout ;
wire \my_regfile|start5[0].trb2|out[22]~515_combout ;
wire \my_regfile|start2[1].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~496_combout ;
wire \my_regfile|start2[2].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~497_combout ;
wire \my_regfile|start5[0].trb2|out[22]~498_combout ;
wire \my_regfile|start5[0].trb2|out[22]~516_combout ;
wire \my_processor|mux32_1|start[22].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~43 ;
wire \my_processor|alu_1|Add0~44_combout ;
wire \my_processor|mux32_2|start[22].mux0|or_1~2_combout ;
wire \my_regfile|start2[27].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~555_combout ;
wire \my_regfile|start2[26].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~554_combout ;
wire \my_regfile|start2[31].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~556_combout ;
wire \my_regfile|start2[29].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~557_combout ;
wire \my_regfile|start2[23].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~552_combout ;
wire \my_regfile|start2[19].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~550_combout ;
wire \my_regfile|start2[21].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~551_combout ;
wire \my_regfile|start2[17].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~549_combout ;
wire \my_regfile|start5[0].trb2|out[24]~553_combout ;
wire \my_regfile|start5[0].trb2|out[24]~558_combout ;
wire \my_regfile|start2[5].reg32_2|start[24].dff1|q~feeder_combout ;
wire \my_regfile|start2[5].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~541_combout ;
wire \my_regfile|start2[9].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~543_combout ;
wire \my_regfile|start2[11].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~544_combout ;
wire \my_regfile|start2[15].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~546_combout ;
wire \my_regfile|start2[13].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~545_combout ;
wire \my_regfile|start5[0].trb2|out[24]~547_combout ;
wire \my_regfile|start2[1].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~538_combout ;
wire \my_regfile|start2[2].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~539_combout ;
wire \my_regfile|start5[0].trb2|out[24]~540_combout ;
wire \my_regfile|start2[7].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~542_combout ;
wire \my_regfile|start5[0].trb2|out[24]~548_combout ;
wire \my_regfile|start5[0].trb2|out[24]~559_combout ;
wire \my_processor|mux32_1|start[24].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~47 ;
wire \my_processor|alu_1|Add0~48_combout ;
wire \my_processor|mux32_2|start[24].mux0|or_1~4_combout ;
wire \my_regfile|start2[17].reg32_2|start[20].dff1|q~feeder_combout ;
wire \my_regfile|start2[17].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[20].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~813_combout ;
wire \my_regfile|start2[19].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~814_combout ;
wire \my_regfile|start2[21].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~815_combout ;
wire \my_regfile|start2[23].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~816_combout ;
wire \my_regfile|start4[0].trb1|out[20]~817_combout ;
wire \my_regfile|start2[10].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~808_combout ;
wire \my_regfile|start2[14].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~810_combout ;
wire \my_regfile|start2[16].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~811_combout ;
wire \my_regfile|start2[12].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~809_combout ;
wire \my_regfile|start4[0].trb1|out[20]~812_combout ;
wire \my_regfile|start2[1].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~247_combout ;
wire \my_regfile|start4[0].trb1|out[20]~958_combout ;
wire \my_regfile|start2[7].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~806_combout ;
wire \my_regfile|start2[6].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~805_combout ;
wire \my_regfile|start2[4].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~804_combout ;
wire \my_regfile|start4[0].trb1|out[20]~807_combout ;
wire \my_regfile|start2[29].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[20]~24_combout ;
wire \my_regfile|start2[28].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~818_combout ;
wire \my_regfile|start4[0].trb1|out[20]~819_combout ;
wire \my_regfile|start2[30].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~820_combout ;
wire \my_regfile|start4[0].trb1|out[20]~821_combout ;
wire \my_regfile|start4[0].trb1|out[20]~822_combout ;
wire \my_processor|alu_1|ShiftLeft0~75_combout ;
wire \my_processor|alu_1|ShiftLeft0~72_combout ;
wire \my_processor|alu_1|ShiftLeft0~76_combout ;
wire \my_processor|alu_1|ShiftLeft0~87_combout ;
wire \my_processor|alu_1|ShiftLeft0~84_combout ;
wire \my_processor|alu_1|ShiftLeft0~88_combout ;
wire \my_processor|mux32_2|start[24].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftLeft0~63_combout ;
wire \my_processor|alu_1|ShiftLeft0~64_combout ;
wire \my_processor|alu_1|ShiftLeft0~41_combout ;
wire \my_processor|alu_1|ShiftLeft0~45_combout ;
wire \my_processor|alu_1|ShiftLeft0~46_combout ;
wire \my_processor|alu_1|ShiftLeft0~65_combout ;
wire \my_processor|alu_1|ShiftLeft0~21_combout ;
wire \my_processor|alu_1|ShiftLeft0~29_combout ;
wire \my_processor|alu_1|ShiftLeft0~30_combout ;
wire \my_processor|alu_1|ShiftLeft0~13_combout ;
wire \my_processor|alu_1|ShiftLeft0~12_combout ;
wire \my_processor|alu_1|ShiftLeft0~14_combout ;
wire \my_processor|alu_1|ShiftLeft0~31_combout ;
wire \my_processor|alu_1|ShiftLeft0~32_combout ;
wire \my_processor|mux32_2|start[24].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Selector29~6_combout ;
wire \my_processor|alu_1|ShiftRight0~91_combout ;
wire \my_processor|alu_1|Add1~33 ;
wire \my_processor|alu_1|Add1~35 ;
wire \my_processor|alu_1|Add1~37 ;
wire \my_processor|alu_1|Add1~39 ;
wire \my_processor|alu_1|Add1~41 ;
wire \my_processor|alu_1|Add1~43 ;
wire \my_processor|alu_1|Add1~45 ;
wire \my_processor|alu_1|Add1~47 ;
wire \my_processor|alu_1|Add1~48_combout ;
wire \my_processor|mux32_2|start[24].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[24].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[24].mux0|or_1~5_combout ;
wire \my_regfile|start5[0].trb2|out[24]~770_combout ;
wire \my_processor|mux32_1|start[25].mux0|or_1~0_combout ;
wire \my_regfile|start2[29].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~630_combout ;
wire \my_regfile|start2[27].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[25]~14_combout ;
wire \my_regfile|start2[28].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[25].dff1|q~feeder_combout ;
wire \my_regfile|start2[26].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~628_combout ;
wire \my_regfile|start4[0].trb1|out[25]~629_combout ;
wire \my_regfile|start4[0].trb1|out[25]~631_combout ;
wire \my_regfile|start2[10].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~618_combout ;
wire \my_regfile|start2[12].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~619_combout ;
wire \my_regfile|start2[14].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~620_combout ;
wire \my_regfile|start2[16].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~621_combout ;
wire \my_regfile|start4[0].trb1|out[25]~622_combout ;
wire \my_regfile|start2[6].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~615_combout ;
wire \my_regfile|start2[2].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~157_combout ;
wire \my_regfile|start4[0].trb1|out[25]~948_combout ;
wire \my_regfile|start2[4].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~614_combout ;
wire \my_regfile|start2[7].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~616_combout ;
wire \my_regfile|start4[0].trb1|out[25]~617_combout ;
wire \my_regfile|start2[17].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~623_combout ;
wire \my_regfile|start2[20].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~624_combout ;
wire \my_regfile|start2[22].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~625_combout ;
wire \my_regfile|start2[24].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~626_combout ;
wire \my_regfile|start4[0].trb1|out[25]~627_combout ;
wire \my_regfile|start4[0].trb1|out[25]~632_combout ;
wire \my_processor|alu_1|Add0~49 ;
wire \my_processor|alu_1|Add0~50_combout ;
wire \my_processor|alu_1|ShiftLeft0~66_combout ;
wire \my_processor|alu_1|ShiftLeft0~67_combout ;
wire \my_processor|alu_1|ShiftLeft0~49_combout ;
wire \my_processor|alu_1|ShiftLeft0~50_combout ;
wire \my_processor|alu_1|ShiftLeft0~68_combout ;
wire \my_processor|alu_1|ShiftLeft0~89_combout ;
wire \my_processor|alu_1|ShiftLeft0~90_combout ;
wire \my_processor|mux32_2|start[25].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftLeft0~33_combout ;
wire \my_processor|alu_1|ShiftLeft0~34_combout ;
wire \my_processor|alu_1|ShiftLeft0~17_combout ;
wire \my_processor|alu_1|ShiftLeft0~18_combout ;
wire \my_processor|alu_1|ShiftLeft0~35_combout ;
wire \my_processor|alu_1|ShiftLeft0~36_combout ;
wire \my_processor|alu_1|ShiftLeft0~78_combout ;
wire \my_processor|alu_1|ShiftLeft0~79_combout ;
wire \my_processor|mux32_2|start[25].mux0|or_1~1_combout ;
wire \my_processor|alu_1|ShiftRight0~13_combout ;
wire \my_regfile|start2[9].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~637_combout ;
wire \my_regfile|start2[11].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~638_combout ;
wire \my_regfile|start2[13].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~639_combout ;
wire \my_regfile|start2[15].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~640_combout ;
wire \my_regfile|start4[0].trb1|out[26]~641_combout ;
wire \my_regfile|start2[30].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~649_combout ;
wire \my_regfile|start2[29].reg32_2|start[26].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[26]~15_combout ;
wire \my_regfile|start2[28].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~647_combout ;
wire \my_regfile|start4[0].trb1|out[26]~648_combout ;
wire \my_regfile|start4[0].trb1|out[26]~650_combout ;
wire \my_regfile|start2[1].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~166_combout ;
wire \my_regfile|start4[0].trb1|out[26]~949_combout ;
wire \my_regfile|start2[4].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[26].dff1|q~feeder_combout ;
wire \my_regfile|start2[3].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~633_combout ;
wire \my_regfile|start2[5].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~634_combout ;
wire \my_regfile|start2[7].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~635_combout ;
wire \my_regfile|start4[0].trb1|out[26]~636_combout ;
wire \my_regfile|start2[20].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~643_combout ;
wire \my_regfile|start2[24].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~645_combout ;
wire \my_regfile|start2[21].reg32_2|start[26].dff1|q~feeder_combout ;
wire \my_regfile|start2[21].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~644_combout ;
wire \my_regfile|start2[17].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[26].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~642_combout ;
wire \my_regfile|start4[0].trb1|out[26]~646_combout ;
wire \my_regfile|start4[0].trb1|out[26]~651_combout ;
wire \my_processor|alu_1|ShiftRight0~38_combout ;
wire \my_processor|alu_1|ShiftRight0~39_combout ;
wire \my_processor|alu_1|ShiftRight0~37_combout ;
wire \my_processor|alu_1|ShiftRight0~40_combout ;
wire \my_processor|alu_1|ShiftRight0~92_combout ;
wire \my_processor|alu_1|Add1~49 ;
wire \my_processor|alu_1|Add1~50_combout ;
wire \my_processor|mux32_2|start[25].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[25].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[25].mux0|or_1~4_combout ;
wire \my_processor|mux32_2|start[25].mux0|or_1~5_combout ;
wire \my_processor|mux32_2|start[25].mux0|or_1~6_combout ;
wire \my_regfile|start2[5].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[5].trb2|out[25]~5_combout ;
wire \my_regfile|start5[0].trb2|out[25]~563_combout ;
wire \my_regfile|start5[0].trb2|out[25]~564_combout ;
wire \my_regfile|start5[0].trb2|out[25]~561_combout ;
wire \my_regfile|start5[0].trb2|out[25]~560_combout ;
wire \my_regfile|start5[0].trb2|out[25]~562_combout ;
wire \my_regfile|start5[0].trb2|out[25]~577_combout ;
wire \my_regfile|start5[0].trb2|out[25]~578_combout ;
wire \my_regfile|start5[0].trb2|out[25]~576_combout ;
wire \my_regfile|start5[0].trb2|out[25]~575_combout ;
wire \my_regfile|start5[0].trb2|out[25]~570_combout ;
wire \my_regfile|start5[0].trb2|out[25]~572_combout ;
wire \my_regfile|start5[0].trb2|out[25]~571_combout ;
wire \my_regfile|start5[0].trb2|out[25]~573_combout ;
wire \my_regfile|start5[0].trb2|out[25]~574_combout ;
wire \my_regfile|start5[0].trb2|out[25]~579_combout ;
wire \my_regfile|start5[0].trb2|out[25]~566_combout ;
wire \my_regfile|start5[0].trb2|out[25]~565_combout ;
wire \my_regfile|start5[0].trb2|out[25]~567_combout ;
wire \my_regfile|start5[0].trb2|out[25]~568_combout ;
wire \my_regfile|start5[0].trb2|out[25]~569_combout ;
wire \my_regfile|start5[0].trb2|out[25]~580_combout ;
wire \my_regfile|start5[0].trb2|out[25]~771_combout ;
wire \my_processor|mux32_2|start[24].mux0|or_1~6_combout ;
wire \my_regfile|start2[6].reg32_2|start[24].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~653_combout ;
wire \my_regfile|start4[0].trb1|out[24]~654_combout ;
wire \my_regfile|start4[0].trb1|out[24]~652_combout ;
wire \my_regfile|start4[0].trb1|out[24]~175_combout ;
wire \my_regfile|start4[0].trb1|out[24]~950_combout ;
wire \my_regfile|start4[0].trb1|out[24]~655_combout ;
wire \my_regfile|start4[0].trb1|out[24]~663_combout ;
wire \my_regfile|start4[0].trb1|out[24]~661_combout ;
wire \my_regfile|start4[0].trb1|out[24]~662_combout ;
wire \my_regfile|start4[0].trb1|out[24]~664_combout ;
wire \my_regfile|start4[0].trb1|out[24]~665_combout ;
wire \my_regfile|start4[0].trb1|out[24]~659_combout ;
wire \my_regfile|start4[0].trb1|out[24]~656_combout ;
wire \my_regfile|start4[0].trb1|out[24]~657_combout ;
wire \my_regfile|start4[0].trb1|out[24]~658_combout ;
wire \my_regfile|start4[0].trb1|out[24]~660_combout ;
wire \my_regfile|start4[27].trb1|out[24]~16_combout ;
wire \my_regfile|start4[0].trb1|out[24]~666_combout ;
wire \my_regfile|start4[0].trb1|out[24]~667_combout ;
wire \my_regfile|start4[0].trb1|out[24]~668_combout ;
wire \my_regfile|start4[0].trb1|out[24]~669_combout ;
wire \my_regfile|start4[0].trb1|out[24]~670_combout ;
wire \my_processor|alu_1|ShiftRight0~41_combout ;
wire \my_processor|alu_1|ShiftRight0~52_combout ;
wire \my_processor|alu_1|ShiftRight0~48_combout ;
wire \my_processor|alu_1|ShiftRight0~49_combout ;
wire \my_processor|alu_1|ShiftRight0~86_combout ;
wire \my_processor|alu_1|ShiftRight0~85_combout ;
wire \my_processor|alu_1|ShiftRight0~87_combout ;
wire \my_processor|mux32_2|start[17].mux0|or_1~3_combout ;
wire \my_processor|alu_1|ShiftLeft0~81_combout ;
wire \my_processor|alu_1|ShiftLeft0~82_combout ;
wire \my_processor|alu_1|ShiftLeft0~69_combout ;
wire \my_processor|alu_1|ShiftLeft0~70_combout ;
wire \my_processor|alu_1|ShiftLeft0~83_combout ;
wire \my_processor|alu_1|ShiftLeft0~37_combout ;
wire \my_processor|alu_1|ShiftLeft0~38_combout ;
wire \my_processor|alu_1|ShiftLeft0~54_combout ;
wire \my_processor|alu_1|ShiftLeft0~55_combout ;
wire \my_processor|alu_1|ShiftLeft0~56_combout ;
wire \my_processor|mux32_2|start[22].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftLeft0~23_combout ;
wire \my_processor|alu_1|ShiftLeft0~7_combout ;
wire \my_processor|alu_1|ShiftLeft0~8_combout ;
wire \my_processor|alu_1|ShiftLeft0~24_combout ;
wire \my_processor|mux32_2|start[22].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add1~44_combout ;
wire \my_processor|mux32_2|start[22].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[22].mux0|or_1~4_combout ;
wire \my_regfile|start5[0].trb2|out[22]~768_combout ;
wire \my_regfile|start5[0].trb2|out[23]~769_combout ;
wire \my_processor|mux32_2|start[22].mux0|or_1~5_combout ;
wire \my_regfile|start2[13].reg32_2|start[22].dff1|q~feeder_combout ;
wire \my_regfile|start2[13].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[22]~791_combout ;
wire \my_regfile|start4[0].trb1|out[22]~790_combout ;
wire \my_regfile|start4[0].trb1|out[22]~789_combout ;
wire \my_regfile|start4[0].trb1|out[22]~792_combout ;
wire \my_regfile|start4[0].trb1|out[22]~793_combout ;
wire \my_regfile|start4[27].trb1|out[22]~23_combout ;
wire \my_regfile|start4[0].trb1|out[22]~799_combout ;
wire \my_regfile|start4[0].trb1|out[22]~800_combout ;
wire \my_regfile|start4[0].trb1|out[22]~801_combout ;
wire \my_regfile|start4[0].trb1|out[22]~802_combout ;
wire \my_regfile|start4[0].trb1|out[22]~787_combout ;
wire \my_regfile|start4[0].trb1|out[22]~785_combout ;
wire \my_regfile|start4[0].trb1|out[22]~238_combout ;
wire \my_regfile|start4[0].trb1|out[22]~957_combout ;
wire \my_regfile|start4[0].trb1|out[22]~786_combout ;
wire \my_regfile|start4[0].trb1|out[22]~788_combout ;
wire \my_regfile|start4[0].trb1|out[22]~795_combout ;
wire \my_regfile|start4[0].trb1|out[22]~796_combout ;
wire \my_regfile|start4[0].trb1|out[22]~794_combout ;
wire \my_regfile|start4[0].trb1|out[22]~797_combout ;
wire \my_regfile|start4[0].trb1|out[22]~798_combout ;
wire \my_regfile|start4[0].trb1|out[22]~803_combout ;
wire \my_processor|alu_1|Add0~45 ;
wire \my_processor|alu_1|Add0~46_combout ;
wire \my_processor|alu_1|Add1~46_combout ;
wire \my_processor|alu_1|ShiftLeft0~28_combout ;
wire \my_processor|alu_1|ShiftLeft0~85_combout ;
wire \my_processor|alu_1|ShiftLeft0~73_combout ;
wire \my_processor|alu_1|ShiftLeft0~86_combout ;
wire \my_processor|mux32_2|start[23].mux0|or_1~0_combout ;
wire \my_processor|mux32_2|start[23].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[23].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[23].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[23].mux0|or_1~4_combout ;
wire \my_processor|mux32_2|start[23].mux0|or_1~5_combout ;
wire \my_regfile|start2[3].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[23]~747_combout ;
wire \my_regfile|start4[0].trb1|out[23]~220_combout ;
wire \my_regfile|start4[0].trb1|out[23]~955_combout ;
wire \my_regfile|start4[0].trb1|out[23]~749_combout ;
wire \my_regfile|start4[0].trb1|out[23]~748_combout ;
wire \my_regfile|start4[0].trb1|out[23]~750_combout ;
wire \my_regfile|start4[27].trb1|out[23]~21_combout ;
wire \my_regfile|start4[0].trb1|out[23]~761_combout ;
wire \my_regfile|start4[0].trb1|out[23]~762_combout ;
wire \my_regfile|start4[0].trb1|out[23]~763_combout ;
wire \my_regfile|start4[0].trb1|out[23]~764_combout ;
wire \my_regfile|start4[0].trb1|out[23]~759_combout ;
wire \my_regfile|start4[0].trb1|out[23]~757_combout ;
wire \my_regfile|start4[0].trb1|out[23]~758_combout ;
wire \my_regfile|start4[0].trb1|out[23]~756_combout ;
wire \my_regfile|start4[0].trb1|out[23]~760_combout ;
wire \my_regfile|start4[0].trb1|out[23]~751_combout ;
wire \my_regfile|start4[0].trb1|out[23]~752_combout ;
wire \my_regfile|start4[0].trb1|out[23]~753_combout ;
wire \my_regfile|start4[0].trb1|out[23]~754_combout ;
wire \my_regfile|start4[0].trb1|out[23]~755_combout ;
wire \my_regfile|start4[0].trb1|out[23]~765_combout ;
wire \my_processor|alu_1|ShiftRight0~51_combout ;
wire \my_processor|alu_1|ShiftRight0~14_combout ;
wire \my_processor|alu_1|ShiftRight0~68_combout ;
wire \my_processor|alu_1|ShiftRight0~89_combout ;
wire \my_processor|alu_1|ShiftRight0~90_combout ;
wire \my_processor|alu_1|Selector24~4_combout ;
wire \my_processor|alu_1|Selector24~2_combout ;
wire \my_processor|alu_1|Add1~14_combout ;
wire \my_processor|alu_1|Selector24~5_combout ;
wire \my_processor|alu_1|Selector24~6_combout ;
wire \my_processor|alu_1|Selector24~7_combout ;
wire \my_processor|alu_1|Selector24~8_combout ;
wire \my_regfile|start5[0].trb2|out[27]~609_combout ;
wire \my_regfile|start5[0].trb2|out[27]~611_combout ;
wire \my_regfile|start5[0].trb2|out[27]~608_combout ;
wire \my_regfile|start5[0].trb2|out[27]~610_combout ;
wire \my_regfile|start5[0].trb2|out[27]~612_combout ;
wire \my_regfile|start5[0].trb2|out[27]~619_combout ;
wire \my_regfile|start5[0].trb2|out[27]~618_combout ;
wire \my_regfile|start5[0].trb2|out[27]~620_combout ;
wire \my_regfile|start5[0].trb2|out[27]~621_combout ;
wire \my_regfile|start5[0].trb2|out[27]~616_combout ;
wire \my_regfile|start5[0].trb2|out[27]~614_combout ;
wire \my_regfile|start5[0].trb2|out[27]~615_combout ;
wire \my_regfile|start5[0].trb2|out[27]~613_combout ;
wire \my_regfile|start5[0].trb2|out[27]~617_combout ;
wire \my_regfile|start5[0].trb2|out[27]~622_combout ;
wire \my_regfile|start5[0].trb2|out[27]~773_combout ;
wire \my_processor|mux32_2|start[26].mux0|or_1~4_combout ;
wire \my_processor|alu_1|Add0~51 ;
wire \my_processor|alu_1|Add0~52_combout ;
wire \my_processor|alu_1|ShiftRight0~47_combout ;
wire \my_processor|alu_1|ShiftRight0~50_combout ;
wire \my_processor|alu_1|ShiftRight0~93_combout ;
wire \my_processor|alu_1|Add1~51 ;
wire \my_processor|alu_1|Add1~52_combout ;
wire \my_processor|alu_1|ShiftLeft0~91_combout ;
wire \my_processor|alu_1|ShiftLeft0~92_combout ;
wire \my_processor|alu_1|ShiftLeft0~93_combout ;
wire \my_processor|mux32_2|start[26].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftLeft0~39_combout ;
wire \my_processor|alu_1|ShiftLeft0~40_combout ;
wire \my_processor|alu_1|ShiftLeft0~71_combout ;
wire \my_processor|mux32_2|start[26].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[26].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[26].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[26].mux0|or_1~5_combout ;
wire \my_processor|mux32_2|start[26].mux0|or_1~6_combout ;
wire \my_regfile|start2[6].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[26]~585_combout ;
wire \my_regfile|start5[0].trb2|out[26]~586_combout ;
wire \my_regfile|start5[0].trb2|out[26]~582_combout ;
wire \my_regfile|start5[0].trb2|out[26]~583_combout ;
wire \my_regfile|start5[0].trb2|out[26]~584_combout ;
wire \my_regfile|start5[0].trb2|out[26]~588_combout ;
wire \my_regfile|start5[0].trb2|out[26]~587_combout ;
wire \my_regfile|start5[0].trb2|out[26]~590_combout ;
wire \my_regfile|start5[0].trb2|out[26]~589_combout ;
wire \my_regfile|start5[0].trb2|out[26]~591_combout ;
wire \my_regfile|start5[0].trb2|out[26]~592_combout ;
wire \my_regfile|start5[0].trb2|out[26]~581_combout ;
wire \my_regfile|start5[0].trb2|out[26]~599_combout ;
wire \my_regfile|start5[0].trb2|out[26]~598_combout ;
wire \my_regfile|start5[0].trb2|out[26]~600_combout ;
wire \my_regfile|start5[0].trb2|out[26]~596_combout ;
wire \my_regfile|start5[0].trb2|out[26]~593_combout ;
wire \my_regfile|start5[0].trb2|out[26]~594_combout ;
wire \my_regfile|start5[0].trb2|out[26]~595_combout ;
wire \my_regfile|start5[0].trb2|out[26]~597_combout ;
wire \my_regfile|start5[0].trb2|out[26]~601_combout ;
wire \my_processor|mux32_1|start[26].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~53 ;
wire \my_processor|alu_1|Add0~54_combout ;
wire \my_processor|alu_1|ShiftRight0~97_combout ;
wire \my_processor|alu_1|ShiftLeft0~42_combout ;
wire \my_processor|alu_1|ShiftLeft0~43_combout ;
wire \my_processor|alu_1|ShiftLeft0~44_combout ;
wire \my_processor|alu_1|ShiftLeft0~94_combout ;
wire \my_processor|alu_1|ShiftLeft0~95_combout ;
wire \my_processor|alu_1|ShiftLeft0~96_combout ;
wire \my_processor|alu_1|ShiftLeft0~74_combout ;
wire \my_processor|mux32_2|start[27].mux0|or_1~0_combout ;
wire \my_processor|mux32_2|start[27].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[27].mux0|or_1~2_combout ;
wire \my_processor|alu_1|Add1~53 ;
wire \my_processor|alu_1|Add1~54_combout ;
wire \my_processor|mux32_2|start[27].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[27].mux0|or_1~4_combout ;
wire \my_processor|mux32_2|start[27].mux0|or_1~5_combout ;
wire \my_processor|mux32_2|start[27].mux0|or_1~6_combout ;
wire \my_regfile|start2[4].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~604_combout ;
wire \my_regfile|start5[0].trb2|out[27]~602_combout ;
wire \my_regfile|start5[0].trb2|out[27]~603_combout ;
wire \my_regfile|start5[0].trb2|out[27]~605_combout ;
wire \my_regfile|start5[0].trb2|out[27]~606_combout ;
wire \my_regfile|start5[0].trb2|out[27]~607_combout ;
wire \my_regfile|start5[0].trb2|out[27]~623_combout ;
wire \my_processor|mux32_1|start[27].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~55 ;
wire \my_processor|alu_1|Add0~56_combout ;
wire \my_processor|alu_1|ShiftRight0~16_combout ;
wire \my_processor|alu_1|Selector29~1_combout ;
wire \my_processor|alu_1|ShiftRight0~94_combout ;
wire \my_processor|alu_1|Selector29~0_combout ;
wire \my_processor|alu_1|ShiftLeft0~97_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftLeft0~77_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~1_combout ;
wire \my_processor|alu_1|ShiftLeft0~11_combout ;
wire \my_processor|alu_1|ShiftLeft0~15_combout ;
wire \my_processor|alu_1|ShiftLeft0~47_combout ;
wire \my_processor|alu_1|ShiftLeft0~48_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~4_combout ;
wire \my_processor|alu_1|Add1~55 ;
wire \my_processor|alu_1|Add1~56_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~5_combout ;
wire \my_regfile|start5[0].trb2|out[28]~774_combout ;
wire \my_regfile|start5[0].trb2|out[29]~775_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~6_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~7_combout ;
wire \my_regfile|start2[7].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[28]~627_combout ;
wire \my_regfile|start5[5].trb2|out[28]~6_combout ;
wire \my_regfile|start5[0].trb2|out[28]~628_combout ;
wire \my_regfile|start5[0].trb2|out[28]~624_combout ;
wire \my_regfile|start5[0].trb2|out[28]~625_combout ;
wire \my_regfile|start5[0].trb2|out[28]~626_combout ;
wire \my_regfile|start5[0].trb2|out[28]~630_combout ;
wire \my_regfile|start5[0].trb2|out[28]~629_combout ;
wire \my_regfile|start5[0].trb2|out[28]~632_combout ;
wire \my_regfile|start5[0].trb2|out[28]~631_combout ;
wire \my_regfile|start5[0].trb2|out[28]~633_combout ;
wire \my_regfile|start5[0].trb2|out[28]~640_combout ;
wire \my_regfile|start5[0].trb2|out[28]~641_combout ;
wire \my_regfile|start5[0].trb2|out[28]~642_combout ;
wire \my_regfile|start5[0].trb2|out[28]~639_combout ;
wire \my_regfile|start5[0].trb2|out[28]~634_combout ;
wire \my_regfile|start5[0].trb2|out[28]~636_combout ;
wire \my_regfile|start5[0].trb2|out[28]~635_combout ;
wire \my_regfile|start5[0].trb2|out[28]~637_combout ;
wire \my_regfile|start5[0].trb2|out[28]~638_combout ;
wire \my_regfile|start5[0].trb2|out[28]~643_combout ;
wire \my_regfile|start5[0].trb2|out[28]~644_combout ;
wire \my_processor|mux32_1|start[28].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~57 ;
wire \my_processor|alu_1|Add0~58_combout ;
wire \my_processor|alu_1|Add1~57 ;
wire \my_processor|alu_1|Add1~58_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~0_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~1_combout ;
wire \my_processor|alu_1|ShiftLeft0~51_combout ;
wire \my_processor|alu_1|ShiftLeft0~19_combout ;
wire \my_processor|alu_1|ShiftLeft0~52_combout ;
wire \my_processor|alu_1|ShiftRight0~95_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~2_combout ;
wire \my_processor|alu_1|ShiftLeft0~80_combout ;
wire \my_processor|alu_1|ShiftLeft0~98_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~4_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~5_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~6_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~7_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~8_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~9_combout ;
wire \my_regfile|start2[9].reg32_2|start[29].dff1|q~feeder_combout ;
wire \my_regfile|start2[9].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[29]~694_combout ;
wire \my_regfile|start4[0].trb1|out[29]~695_combout ;
wire \my_regfile|start4[0].trb1|out[29]~697_combout ;
wire \my_regfile|start4[0].trb1|out[29]~696_combout ;
wire \my_regfile|start4[0].trb1|out[29]~698_combout ;
wire \my_regfile|start4[0].trb1|out[29]~690_combout ;
wire \my_regfile|start4[0].trb1|out[29]~193_combout ;
wire \my_regfile|start4[0].trb1|out[29]~952_combout ;
wire \my_regfile|start4[0].trb1|out[29]~692_combout ;
wire \my_regfile|start4[0].trb1|out[29]~691_combout ;
wire \my_regfile|start4[0].trb1|out[29]~693_combout ;
wire \my_regfile|start4[0].trb1|out[29]~702_combout ;
wire \my_regfile|start4[0].trb1|out[29]~701_combout ;
wire \my_regfile|start4[0].trb1|out[29]~700_combout ;
wire \my_regfile|start4[0].trb1|out[29]~699_combout ;
wire \my_regfile|start4[0].trb1|out[29]~703_combout ;
wire \my_regfile|start4[0].trb1|out[29]~706_combout ;
wire \my_regfile|start4[27].trb1|out[29]~18_combout ;
wire \my_regfile|start4[0].trb1|out[29]~704_combout ;
wire \my_regfile|start4[0].trb1|out[29]~705_combout ;
wire \my_regfile|start4[0].trb1|out[29]~707_combout ;
wire \my_regfile|start4[0].trb1|out[29]~708_combout ;
wire \my_processor|alu_1|Add1~59 ;
wire \my_processor|alu_1|Add1~60_combout ;
wire \my_processor|alu_1|Add0~59 ;
wire \my_processor|alu_1|Add0~60_combout ;
wire \my_processor|alu_1|Selector1~7_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~5_combout ;
wire \my_processor|alu_1|Selector1~5_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~2_combout ;
wire \my_processor|alu_1|Selector1~0_combout ;
wire \my_processor|alu_1|Selector1~1_combout ;
wire \my_processor|alu_1|Selector1~2_combout ;
wire \my_processor|alu_1|Selector1~3_combout ;
wire \my_processor|alu_1|ShiftLeft0~53_combout ;
wire \my_processor|alu_1|ShiftLeft0~57_combout ;
wire \my_processor|alu_1|Selector1~4_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~3_combout ;
wire \my_processor|alu_1|Selector31~16_combout ;
wire \my_regfile|start5[0].trb2|out[30]~776_combout ;
wire \my_regfile|start2[10].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~694_combout ;
wire \my_regfile|start2[15].reg32_2|start[31].dff1|q~feeder_combout ;
wire \my_regfile|start2[15].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~697_combout ;
wire \my_regfile|start2[11].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~695_combout ;
wire \my_regfile|start2[13].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~696_combout ;
wire \my_regfile|start5[0].trb2|out[31]~698_combout ;
wire \my_regfile|start2[5].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~691_combout ;
wire \my_regfile|start2[8].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~692_combout ;
wire \my_regfile|start5[0].trb2|out[31]~693_combout ;
wire \my_regfile|start5[0].trb2|out[31]~688_combout ;
wire \my_regfile|start2[2].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~689_combout ;
wire \my_regfile|start5[0].trb2|out[31]~690_combout ;
wire \my_regfile|start2[25].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~704_combout ;
wire \my_regfile|start2[29].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~706_combout ;
wire \my_regfile|start5[0].trb2|out[31]~707_combout ;
wire \my_regfile|start2[20].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~700_combout ;
wire \my_regfile|start2[22].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~701_combout ;
wire \my_regfile|start2[17].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~699_combout ;
wire \my_regfile|start2[24].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~702_combout ;
wire \my_regfile|start5[0].trb2|out[31]~703_combout ;
wire \my_regfile|start2[27].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~705_combout ;
wire \my_regfile|start5[0].trb2|out[31]~708_combout ;
wire \my_regfile|start5[0].trb2|out[31]~709_combout ;
wire \my_regfile|start5[0].trb2|out[31]~777_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~4_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~6_combout ;
wire \my_regfile|start2[9].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~713_combout ;
wire \my_regfile|start4[0].trb1|out[30]~715_combout ;
wire \my_regfile|start4[0].trb1|out[30]~716_combout ;
wire \my_regfile|start4[0].trb1|out[30]~714_combout ;
wire \my_regfile|start4[0].trb1|out[30]~717_combout ;
wire \my_regfile|start4[0].trb1|out[30]~709_combout ;
wire \my_regfile|start4[0].trb1|out[30]~710_combout ;
wire \my_regfile|start4[0].trb1|out[30]~711_combout ;
wire \my_regfile|start4[0].trb1|out[30]~202_combout ;
wire \my_regfile|start4[0].trb1|out[30]~953_combout ;
wire \my_regfile|start4[0].trb1|out[30]~712_combout ;
wire \my_regfile|start4[0].trb1|out[30]~719_combout ;
wire \my_regfile|start4[0].trb1|out[30]~721_combout ;
wire \my_regfile|start4[0].trb1|out[30]~718_combout ;
wire \my_regfile|start4[0].trb1|out[30]~720_combout ;
wire \my_regfile|start4[0].trb1|out[30]~722_combout ;
wire \my_regfile|start4[0].trb1|out[30]~725_combout ;
wire \my_regfile|start4[27].trb1|out[30]~19_combout ;
wire \my_regfile|start4[0].trb1|out[30]~723_combout ;
wire \my_regfile|start4[0].trb1|out[30]~724_combout ;
wire \my_regfile|start4[0].trb1|out[30]~726_combout ;
wire \my_regfile|start4[0].trb1|out[30]~727_combout ;
wire \my_processor|alu_1|ShiftRight0~17_combout ;
wire \my_processor|alu_1|ShiftRight0~15_combout ;
wire \my_processor|alu_1|ShiftRight0~18_combout ;
wire \my_processor|alu_1|ShiftRight0~22_combout ;
wire \my_processor|alu_1|ShiftRight0~23_combout ;
wire \my_processor|alu_1|ShiftRight0~24_combout ;
wire \my_processor|alu_1|ShiftRight0~25_combout ;
wire \my_processor|alu_1|ShiftRight0~26_combout ;
wire \my_processor|mux32_2|start[16].mux0|or_1~0_combout ;
wire \my_processor|mux32_2|start[16].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[16].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[16].mux0|or_1~4_combout ;
wire \my_regfile|start5[0].trb2|out[16]~762_combout ;
wire \my_regfile|start5[0].trb2|out[17]~763_combout ;
wire \my_processor|mux32_2|start[16].mux0|or_1~5_combout ;
wire \my_regfile|start2[3].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~880_combout ;
wire \my_regfile|start4[0].trb1|out[16]~283_combout ;
wire \my_regfile|start4[0].trb1|out[16]~962_combout ;
wire \my_regfile|start4[0].trb1|out[16]~882_combout ;
wire \my_regfile|start4[0].trb1|out[16]~881_combout ;
wire \my_regfile|start4[0].trb1|out[16]~883_combout ;
wire \my_regfile|start4[0].trb1|out[16]~890_combout ;
wire \my_regfile|start4[0].trb1|out[16]~891_combout ;
wire \my_regfile|start4[0].trb1|out[16]~892_combout ;
wire \my_regfile|start4[0].trb1|out[16]~889_combout ;
wire \my_regfile|start4[0].trb1|out[16]~893_combout ;
wire \my_regfile|start4[0].trb1|out[16]~884_combout ;
wire \my_regfile|start4[0].trb1|out[16]~887_combout ;
wire \my_regfile|start4[0].trb1|out[16]~886_combout ;
wire \my_regfile|start4[0].trb1|out[16]~885_combout ;
wire \my_regfile|start4[0].trb1|out[16]~888_combout ;
wire \my_regfile|start4[0].trb1|out[16]~896_combout ;
wire \my_regfile|start4[27].trb1|out[16]~28_combout ;
wire \my_regfile|start4[0].trb1|out[16]~894_combout ;
wire \my_regfile|start4[0].trb1|out[16]~895_combout ;
wire \my_regfile|start4[0].trb1|out[16]~897_combout ;
wire \my_regfile|start4[0].trb1|out[16]~898_combout ;
wire \my_processor|alu_1|Add0~33 ;
wire \my_processor|alu_1|Add0~34_combout ;
wire \my_processor|alu_1|Add1~34_combout ;
wire \my_processor|alu_1|ShiftLeft0~99_combout ;
wire \my_processor|mux32_2|start[17].mux0|or_1~4_combout ;
wire \my_processor|alu_1|ShiftRight0~42_combout ;
wire \my_processor|alu_1|ShiftRight0~43_combout ;
wire \my_processor|alu_1|ShiftRight0~44_combout ;
wire \my_processor|alu_1|ShiftRight0~45_combout ;
wire \my_processor|alu_1|ShiftRight0~46_combout ;
wire \my_processor|mux32_2|start[17].mux0|or_1~5_combout ;
wire \my_processor|mux32_2|start[17].mux0|or_1~6_combout ;
wire \my_processor|mux32_2|start[17].mux0|or_1~7_combout ;
wire \my_processor|mux32_2|start[17].mux0|or_1~8_combout ;
wire \my_processor|mux32_2|start[17].mux0|or_1~9_combout ;
wire \my_regfile|start2[4].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~842_combout ;
wire \my_regfile|start4[0].trb1|out[17]~265_combout ;
wire \my_regfile|start4[0].trb1|out[17]~960_combout ;
wire \my_regfile|start4[0].trb1|out[17]~844_combout ;
wire \my_regfile|start4[0].trb1|out[17]~843_combout ;
wire \my_regfile|start4[0].trb1|out[17]~845_combout ;
wire \my_regfile|start4[0].trb1|out[17]~849_combout ;
wire \my_regfile|start4[0].trb1|out[17]~846_combout ;
wire \my_regfile|start4[0].trb1|out[17]~848_combout ;
wire \my_regfile|start4[0].trb1|out[17]~847_combout ;
wire \my_regfile|start4[0].trb1|out[17]~850_combout ;
wire \my_regfile|start4[0].trb1|out[17]~853_combout ;
wire \my_regfile|start4[0].trb1|out[17]~854_combout ;
wire \my_regfile|start4[0].trb1|out[17]~852_combout ;
wire \my_regfile|start4[0].trb1|out[17]~851_combout ;
wire \my_regfile|start4[0].trb1|out[17]~855_combout ;
wire \my_regfile|start4[0].trb1|out[17]~858_combout ;
wire \my_regfile|start4[27].trb1|out[17]~26_combout ;
wire \my_regfile|start4[0].trb1|out[17]~856_combout ;
wire \my_regfile|start4[0].trb1|out[17]~857_combout ;
wire \my_regfile|start4[0].trb1|out[17]~859_combout ;
wire \my_regfile|start4[0].trb1|out[17]~860_combout ;
wire \my_processor|alu_1|Add0~35 ;
wire \my_processor|alu_1|Add0~36_combout ;
wire \my_processor|mux32_2|start[18].mux0|or_1~2_combout ;
wire \my_processor|alu_1|Add1~36_combout ;
wire \my_processor|alu_1|ShiftLeft0~100_combout ;
wire \my_processor|mux32_2|start[18].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~54_combout ;
wire \my_processor|alu_1|ShiftRight0~55_combout ;
wire \my_processor|alu_1|ShiftRight0~56_combout ;
wire \my_processor|mux32_2|start[18].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[18].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[18].mux0|or_1~4_combout ;
wire \my_regfile|start5[0].trb2|out[18]~764_combout ;
wire \my_regfile|start5[0].trb2|out[19]~765_combout ;
wire \my_processor|mux32_2|start[18].mux0|or_1~5_combout ;
wire \my_regfile|start2[2].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~413_combout ;
wire \my_regfile|start5[0].trb2|out[18]~412_combout ;
wire \my_regfile|start5[0].trb2|out[18]~414_combout ;
wire \my_regfile|start5[0].trb2|out[18]~418_combout ;
wire \my_regfile|start5[0].trb2|out[18]~417_combout ;
wire \my_regfile|start5[0].trb2|out[18]~420_combout ;
wire \my_regfile|start5[0].trb2|out[18]~419_combout ;
wire \my_regfile|start5[0].trb2|out[18]~421_combout ;
wire \my_regfile|start5[8].trb2|out[18]~0_combout ;
wire \my_regfile|start5[0].trb2|out[18]~415_combout ;
wire \my_regfile|start5[0].trb2|out[18]~416_combout ;
wire \my_regfile|start5[0].trb2|out[18]~427_combout ;
wire \my_regfile|start5[0].trb2|out[18]~428_combout ;
wire \my_regfile|start5[0].trb2|out[18]~429_combout ;
wire \my_regfile|start5[0].trb2|out[18]~430_combout ;
wire \my_regfile|start5[0].trb2|out[18]~422_combout ;
wire \my_regfile|start5[0].trb2|out[18]~424_combout ;
wire \my_regfile|start5[0].trb2|out[18]~425_combout ;
wire \my_regfile|start5[0].trb2|out[18]~423_combout ;
wire \my_regfile|start5[0].trb2|out[18]~426_combout ;
wire \my_regfile|start5[0].trb2|out[18]~431_combout ;
wire \my_regfile|start5[0].trb2|out[18]~432_combout ;
wire \my_processor|mux32_1|start[18].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~37 ;
wire \my_processor|alu_1|Add0~38_combout ;
wire \my_processor|alu_1|Add1~38_combout ;
wire \my_processor|alu_1|ShiftLeft0~10_combout ;
wire \my_processor|mux32_2|start[19].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~67_combout ;
wire \my_processor|alu_1|ShiftRight0~70_combout ;
wire \my_processor|alu_1|ShiftRight0~71_combout ;
wire \my_processor|mux32_2|start[19].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[19].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[19].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[19].mux0|or_1~4_combout ;
wire \my_processor|mux32_2|start[19].mux0|or_1~5_combout ;
wire \my_regfile|start2[15].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[19]~830_combout ;
wire \my_regfile|start4[0].trb1|out[19]~829_combout ;
wire \my_regfile|start4[0].trb1|out[19]~828_combout ;
wire \my_regfile|start4[0].trb1|out[19]~827_combout ;
wire \my_regfile|start4[0].trb1|out[19]~831_combout ;
wire \my_regfile|start4[0].trb1|out[19]~839_combout ;
wire \my_regfile|start4[27].trb1|out[19]~25_combout ;
wire \my_regfile|start4[0].trb1|out[19]~837_combout ;
wire \my_regfile|start4[0].trb1|out[19]~838_combout ;
wire \my_regfile|start4[0].trb1|out[19]~840_combout ;
wire \my_regfile|start4[0].trb1|out[19]~256_combout ;
wire \my_regfile|start4[0].trb1|out[19]~959_combout ;
wire \my_regfile|start4[0].trb1|out[19]~825_combout ;
wire \my_regfile|start4[0].trb1|out[19]~823_combout ;
wire \my_regfile|start4[0].trb1|out[19]~824_combout ;
wire \my_regfile|start4[0].trb1|out[19]~826_combout ;
wire \my_regfile|start4[0].trb1|out[19]~833_combout ;
wire \my_regfile|start4[0].trb1|out[19]~834_combout ;
wire \my_regfile|start4[0].trb1|out[19]~832_combout ;
wire \my_regfile|start4[0].trb1|out[19]~835_combout ;
wire \my_regfile|start4[0].trb1|out[19]~836_combout ;
wire \my_regfile|start4[0].trb1|out[19]~841_combout ;
wire \my_processor|alu_1|ShiftRight0~53_combout ;
wire \my_processor|alu_1|ShiftRight0~20_combout ;
wire \my_processor|alu_1|ShiftRight0~69_combout ;
wire \my_processor|alu_1|ShiftRight0~60_combout ;
wire \my_processor|alu_1|ShiftRight0~73_combout ;
wire \my_processor|alu_1|ShiftRight0~88_combout ;
wire \my_processor|alu_1|Selector31~17_combout ;
wire \my_processor|alu_1|Selector31~7_combout ;
wire \my_processor|mux32_2|start[15].mux0|or_1~0_combout ;
wire \my_processor|mux32_2|start[15].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add1~30_combout ;
wire \my_processor|mux32_2|start[15].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[15].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[15].mux0|or_1~4_combout ;
wire \my_regfile|start5[0].trb2|out[14]~760_combout ;
wire \my_regfile|start5[0].trb2|out[15]~761_combout ;
wire \my_processor|mux32_2|start[15].mux0|or_1~5_combout ;
wire \my_regfile|start2[21].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[15]~454_combout ;
wire \my_regfile|start4[0].trb1|out[15]~452_combout ;
wire \my_regfile|start4[0].trb1|out[15]~453_combout ;
wire \my_regfile|start4[0].trb1|out[15]~455_combout ;
wire \my_regfile|start4[0].trb1|out[15]~456_combout ;
wire \my_regfile|start4[0].trb1|out[15]~448_combout ;
wire \my_regfile|start4[0].trb1|out[15]~450_combout ;
wire \my_regfile|start4[0].trb1|out[15]~449_combout ;
wire \my_regfile|start4[0].trb1|out[15]~447_combout ;
wire \my_regfile|start4[0].trb1|out[15]~451_combout ;
wire \my_regfile|start4[0].trb1|out[15]~445_combout ;
wire \my_regfile|start4[0].trb1|out[15]~443_combout ;
wire \my_regfile|start4[0].trb1|out[15]~76_combout ;
wire \my_regfile|start4[0].trb1|out[15]~939_combout ;
wire \my_regfile|start4[0].trb1|out[15]~444_combout ;
wire \my_regfile|start4[0].trb1|out[15]~446_combout ;
wire \my_regfile|start4[27].trb1|out[15]~5_combout ;
wire \my_regfile|start4[0].trb1|out[15]~457_combout ;
wire \my_regfile|start4[0].trb1|out[15]~458_combout ;
wire \my_regfile|start4[0].trb1|out[15]~459_combout ;
wire \my_regfile|start4[0].trb1|out[15]~460_combout ;
wire \my_regfile|start4[0].trb1|out[15]~461_combout ;
wire \my_processor|alu_1|ShiftLeft0~59_combout ;
wire \my_processor|alu_1|ShiftLeft0~60_combout ;
wire \my_processor|alu_1|ShiftLeft0~61_combout ;
wire \my_processor|alu_1|ShiftLeft0~62_combout ;
wire \my_processor|mux32_2|start[31].mux0|or_1~7_combout ;
wire \my_processor|mux32_2|start[31].mux0|or_1~8_combout ;
wire \my_processor|mux32_2|start[31].mux0|or_1~9_combout ;
wire \my_processor|mux32_2|start[31].mux0|or_1~10_combout ;
wire \my_processor|mux32_2|start[31].mux0|or_1~11_combout ;
wire \my_processor|mux32_1|start[31].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Selector0~0_combout ;
wire \my_processor|alu_1|Add0~61 ;
wire \my_processor|alu_1|Add0~62_combout ;
wire \my_processor|alu_1|Add1~61 ;
wire \my_processor|alu_1|Add1~62_combout ;
wire \my_processor|alu_1|Selector0~1_combout ;
wire \my_processor|mux32_2|start[31].mux0|or_1~12_combout ;
wire \my_processor|mux32_2|start[31].mux0|or_1~6_combout ;
wire \my_processor|mux32_2|start[31].mux0|or_1~14_combout ;
wire \my_regfile|start2[1].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~184_combout ;
wire \my_regfile|start4[0].trb1|out[31]~951_combout ;
wire \my_regfile|start4[0].trb1|out[31]~672_combout ;
wire \my_regfile|start4[0].trb1|out[31]~671_combout ;
wire \my_regfile|start4[0].trb1|out[31]~673_combout ;
wire \my_regfile|start4[0].trb1|out[31]~674_combout ;
wire \my_regfile|start4[0].trb1|out[31]~678_combout ;
wire \my_regfile|start4[0].trb1|out[31]~676_combout ;
wire \my_regfile|start4[0].trb1|out[31]~675_combout ;
wire \my_regfile|start4[0].trb1|out[31]~677_combout ;
wire \my_regfile|start4[0].trb1|out[31]~679_combout ;
wire \my_regfile|start4[0].trb1|out[31]~687_combout ;
wire \my_regfile|start4[27].trb1|out[31]~17_combout ;
wire \my_regfile|start4[0].trb1|out[31]~685_combout ;
wire \my_regfile|start4[0].trb1|out[31]~686_combout ;
wire \my_regfile|start4[0].trb1|out[31]~688_combout ;
wire \my_regfile|start4[0].trb1|out[31]~681_combout ;
wire \my_regfile|start4[0].trb1|out[31]~682_combout ;
wire \my_regfile|start4[0].trb1|out[31]~680_combout ;
wire \my_regfile|start4[0].trb1|out[31]~683_combout ;
wire \my_regfile|start4[0].trb1|out[31]~684_combout ;
wire \my_regfile|start4[0].trb1|out[31]~689_combout ;
wire \my_processor|alu_1|Add0~39 ;
wire \my_processor|alu_1|Add0~40_combout ;
wire \my_processor|mux32_2|start[20].mux0|or_1~2_combout ;
wire \my_processor|alu_1|Add1~40_combout ;
wire \my_processor|alu_1|ShiftRight0~77_combout ;
wire \my_processor|alu_1|ShiftRight0~79_combout ;
wire \my_processor|alu_1|ShiftLeft0~16_combout ;
wire \my_processor|mux32_2|start[20].mux0|or_1~0_combout ;
wire \my_processor|mux32_2|start[20].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[20].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[20].mux0|or_1~4_combout ;
wire \my_regfile|start5[0].trb2|out[20]~766_combout ;
wire \my_regfile|start5[0].trb2|out[21]~767_combout ;
wire \my_processor|mux32_2|start[20].mux0|or_1~5_combout ;
wire \my_regfile|start2[5].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[20]~454_combout ;
wire \my_regfile|start5[0].trb2|out[20]~455_combout ;
wire \my_regfile|start5[0].trb2|out[20]~456_combout ;
wire \my_regfile|start5[0].trb2|out[20]~457_combout ;
wire \my_regfile|start5[0].trb2|out[20]~469_combout ;
wire \my_regfile|start5[0].trb2|out[20]~471_combout ;
wire \my_regfile|start5[0].trb2|out[20]~470_combout ;
wire \my_regfile|start5[0].trb2|out[20]~472_combout ;
wire \my_regfile|start5[0].trb2|out[20]~463_combout ;
wire \my_regfile|start5[0].trb2|out[20]~465_combout ;
wire \my_regfile|start5[0].trb2|out[20]~467_combout ;
wire \my_regfile|start5[0].trb2|out[20]~466_combout ;
wire \my_regfile|start5[0].trb2|out[20]~464_combout ;
wire \my_regfile|start5[0].trb2|out[20]~468_combout ;
wire \my_regfile|start5[0].trb2|out[20]~473_combout ;
wire \my_regfile|start5[0].trb2|out[20]~458_combout ;
wire \my_regfile|start5[0].trb2|out[20]~459_combout ;
wire \my_regfile|start5[0].trb2|out[20]~460_combout ;
wire \my_regfile|start5[0].trb2|out[20]~461_combout ;
wire \my_regfile|start5[0].trb2|out[20]~462_combout ;
wire \my_regfile|start5[0].trb2|out[20]~474_combout ;
wire \my_processor|mux32_1|start[20].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~41 ;
wire \my_processor|alu_1|Add0~42_combout ;
wire \my_processor|alu_1|Add1~42_combout ;
wire \my_processor|alu_1|ShiftRight0~82_combout ;
wire \my_processor|alu_1|ShiftRight0~81_combout ;
wire \my_processor|alu_1|ShiftRight0~83_combout ;
wire \my_processor|alu_1|ShiftLeft0~20_combout ;
wire \my_processor|mux32_2|start[21].mux0|or_1~0_combout ;
wire \my_processor|mux32_2|start[21].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[21].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[21].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[21].mux0|or_1~4_combout ;
wire \my_processor|mux32_2|start[21].mux0|or_1~5_combout ;
wire \my_regfile|start2[1].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[21]~229_combout ;
wire \my_regfile|start4[0].trb1|out[21]~956_combout ;
wire \my_regfile|start4[0].trb1|out[21]~766_combout ;
wire \my_regfile|start4[0].trb1|out[21]~768_combout ;
wire \my_regfile|start4[0].trb1|out[21]~767_combout ;
wire \my_regfile|start4[0].trb1|out[21]~769_combout ;
wire \my_regfile|start4[0].trb1|out[21]~773_combout ;
wire \my_regfile|start4[0].trb1|out[21]~772_combout ;
wire \my_regfile|start4[0].trb1|out[21]~770_combout ;
wire \my_regfile|start4[0].trb1|out[21]~771_combout ;
wire \my_regfile|start4[0].trb1|out[21]~774_combout ;
wire \my_regfile|start4[0].trb1|out[21]~777_combout ;
wire \my_regfile|start4[0].trb1|out[21]~776_combout ;
wire \my_regfile|start4[0].trb1|out[21]~778_combout ;
wire \my_regfile|start4[0].trb1|out[21]~775_combout ;
wire \my_regfile|start4[0].trb1|out[21]~779_combout ;
wire \my_regfile|start4[0].trb1|out[21]~782_combout ;
wire \my_regfile|start4[27].trb1|out[21]~22_combout ;
wire \my_regfile|start4[0].trb1|out[21]~780_combout ;
wire \my_regfile|start4[0].trb1|out[21]~781_combout ;
wire \my_regfile|start4[0].trb1|out[21]~783_combout ;
wire \my_regfile|start4[0].trb1|out[21]~784_combout ;
wire \my_processor|alu_1|ShiftRight0~19_combout ;
wire \my_processor|alu_1|ShiftRight0~21_combout ;
wire \my_processor|alu_1|ShiftRight0~78_combout ;
wire \my_processor|mux32_2|start[12].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~6_combout ;
wire \my_processor|alu_1|ShiftRight0~8_combout ;
wire \my_processor|alu_1|ShiftRight0~76_combout ;
wire \my_processor|mux32_2|start[12].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[12].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[12].mux0|or_1~4_combout ;
wire \my_regfile|start5[0].trb2|out[12]~758_combout ;
wire \my_regfile|start5[0].trb2|out[13]~759_combout ;
wire \my_processor|mux32_2|start[12].mux0|or_1~5_combout ;
wire \my_regfile|start2[2].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~284_combout ;
wire \my_regfile|start5[0].trb2|out[12]~283_combout ;
wire \my_regfile|start5[0].trb2|out[12]~285_combout ;
wire \my_regfile|start5[0].trb2|out[12]~300_combout ;
wire \my_regfile|start5[0].trb2|out[12]~301_combout ;
wire \my_regfile|start5[0].trb2|out[12]~299_combout ;
wire \my_regfile|start5[0].trb2|out[12]~298_combout ;
wire \my_regfile|start5[0].trb2|out[12]~296_combout ;
wire \my_regfile|start5[0].trb2|out[12]~295_combout ;
wire \my_regfile|start5[0].trb2|out[12]~294_combout ;
wire \my_regfile|start5[0].trb2|out[12]~293_combout ;
wire \my_regfile|start5[0].trb2|out[12]~297_combout ;
wire \my_regfile|start5[0].trb2|out[12]~302_combout ;
wire \my_regfile|start5[0].trb2|out[12]~288_combout ;
wire \my_regfile|start5[0].trb2|out[12]~291_combout ;
wire \my_regfile|start5[0].trb2|out[12]~289_combout ;
wire \my_regfile|start5[0].trb2|out[12]~290_combout ;
wire \my_regfile|start5[0].trb2|out[12]~292_combout ;
wire \my_regfile|start5[5].trb2|out[12]~3_combout ;
wire \my_regfile|start5[0].trb2|out[12]~286_combout ;
wire \my_regfile|start5[0].trb2|out[12]~287_combout ;
wire \my_regfile|start5[0].trb2|out[12]~303_combout ;
wire \my_processor|mux32_1|start[12].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~25 ;
wire \my_processor|alu_1|Add0~26_combout ;
wire \my_processor|alu_1|Add1~26_combout ;
wire \my_processor|alu_1|ShiftRight0~80_combout ;
wire \my_processor|mux32_2|start[13].mux0|or_1~0_combout ;
wire \my_processor|mux32_2|start[13].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[13].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[13].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[13].mux0|or_1~4_combout ;
wire \my_processor|mux32_2|start[13].mux0|or_1~5_combout ;
wire \my_regfile|start2[11].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[13]~467_combout ;
wire \my_regfile|start4[0].trb1|out[13]~466_combout ;
wire \my_regfile|start4[0].trb1|out[13]~469_combout ;
wire \my_regfile|start4[0].trb1|out[13]~468_combout ;
wire \my_regfile|start4[0].trb1|out[13]~470_combout ;
wire \my_regfile|start4[27].trb1|out[13]~6_combout ;
wire \my_regfile|start4[0].trb1|out[13]~476_combout ;
wire \my_regfile|start4[0].trb1|out[13]~477_combout ;
wire \my_regfile|start4[0].trb1|out[13]~478_combout ;
wire \my_regfile|start4[0].trb1|out[13]~479_combout ;
wire \my_regfile|start4[0].trb1|out[13]~472_combout ;
wire \my_regfile|start4[0].trb1|out[13]~474_combout ;
wire \my_regfile|start4[0].trb1|out[13]~473_combout ;
wire \my_regfile|start4[0].trb1|out[13]~471_combout ;
wire \my_regfile|start4[0].trb1|out[13]~475_combout ;
wire \my_regfile|start4[0].trb1|out[13]~462_combout ;
wire \my_regfile|start4[0].trb1|out[13]~463_combout ;
wire \my_regfile|start4[0].trb1|out[13]~85_combout ;
wire \my_regfile|start4[0].trb1|out[13]~940_combout ;
wire \my_regfile|start4[0].trb1|out[13]~464_combout ;
wire \my_regfile|start4[0].trb1|out[13]~465_combout ;
wire \my_regfile|start4[0].trb1|out[13]~480_combout ;
wire \my_processor|alu_1|Add0~27 ;
wire \my_processor|alu_1|Add0~28_combout ;
wire \my_processor|mux32_2|start[14].mux0|or_1~2_combout ;
wire \my_processor|alu_1|ShiftRight0~96_combout ;
wire \my_processor|mux32_2|start[14].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~61_combout ;
wire \my_processor|alu_1|ShiftRight0~84_combout ;
wire \my_processor|mux32_2|start[14].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add1~28_combout ;
wire \my_processor|mux32_2|start[14].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[14].mux0|or_1~4_combout ;
wire \my_processor|mux32_2|start[14].mux0|or_1~5_combout ;
wire \my_regfile|start2[30].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~497_combout ;
wire \my_regfile|start4[27].trb1|out[14]~7_combout ;
wire \my_regfile|start4[0].trb1|out[14]~495_combout ;
wire \my_regfile|start4[0].trb1|out[14]~496_combout ;
wire \my_regfile|start4[0].trb1|out[14]~498_combout ;
wire \my_regfile|start4[0].trb1|out[14]~94_combout ;
wire \my_regfile|start4[0].trb1|out[14]~941_combout ;
wire \my_regfile|start4[0].trb1|out[14]~481_combout ;
wire \my_regfile|start4[0].trb1|out[14]~483_combout ;
wire \my_regfile|start4[0].trb1|out[14]~482_combout ;
wire \my_regfile|start4[0].trb1|out[14]~484_combout ;
wire \my_regfile|start4[0].trb1|out[14]~486_combout ;
wire \my_regfile|start4[0].trb1|out[14]~488_combout ;
wire \my_regfile|start4[0].trb1|out[14]~485_combout ;
wire \my_regfile|start4[0].trb1|out[14]~487_combout ;
wire \my_regfile|start4[0].trb1|out[14]~489_combout ;
wire \my_regfile|start4[0].trb1|out[14]~493_combout ;
wire \my_regfile|start4[0].trb1|out[14]~491_combout ;
wire \my_regfile|start4[0].trb1|out[14]~492_combout ;
wire \my_regfile|start4[0].trb1|out[14]~490_combout ;
wire \my_regfile|start4[0].trb1|out[14]~494_combout ;
wire \my_regfile|start4[0].trb1|out[14]~499_combout ;
wire \my_processor|alu_1|ShiftRight0~31_combout ;
wire \my_processor|alu_1|ShiftRight0~32_combout ;
wire \my_processor|alu_1|ShiftRight0~9_combout ;
wire \my_processor|alu_1|ShiftRight0~33_combout ;
wire \my_processor|alu_1|ShiftRight0~34_combout ;
wire \my_processor|alu_1|ShiftRight0~35_combout ;
wire \my_processor|alu_1|Selector30~2_combout ;
wire \my_processor|alu_1|Selector30~3_combout ;
wire \my_processor|alu_1|Selector30~4_combout ;
wire \my_processor|alu_1|Selector30~5_combout ;
wire \my_processor|alu_1|Selector30~6_combout ;
wire \my_regfile|start5[0].trb2|out[0]~743_combout ;
wire \my_regfile|start5[0].trb2|out[1]~26_combout ;
wire \my_regfile|start5[0].trb2|out[1]~25_combout ;
wire \my_regfile|start5[0].trb2|out[1]~24_combout ;
wire \my_regfile|start5[0].trb2|out[1]~27_combout ;
wire \my_regfile|start5[0].trb2|out[1]~28_combout ;
wire \my_regfile|start5[0].trb2|out[1]~37_combout ;
wire \my_regfile|start5[0].trb2|out[1]~36_combout ;
wire \my_regfile|start5[0].trb2|out[1]~35_combout ;
wire \my_regfile|start5[1].trb2|out[1]~1_combout ;
wire \my_regfile|start5[0].trb2|out[1]~34_combout ;
wire \my_regfile|start5[0].trb2|out[1]~38_combout ;
wire \my_regfile|start5[0].trb2|out[1]~29_combout ;
wire \my_regfile|start5[0].trb2|out[1]~32_combout ;
wire \my_regfile|start5[0].trb2|out[1]~31_combout ;
wire \my_regfile|start5[0].trb2|out[1]~30_combout ;
wire \my_regfile|start5[0].trb2|out[1]~33_combout ;
wire \my_regfile|start5[0].trb2|out[1]~744_combout ;
wire \my_regfile|start5[0].trb2|out[1]~745_combout ;
wire \my_processor|mux32_2|start[1].mux0|or_1~0_combout ;
wire \my_regfile|start2[29].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start5[29].trb2|out[1]~1_combout ;
wire \my_regfile|start5[0].trb2|out[1]~21_combout ;
wire \my_regfile|start5[0].trb2|out[1]~20_combout ;
wire \my_regfile|start5[0].trb2|out[1]~22_combout ;
wire \my_regfile|start5[0].trb2|out[1]~23_combout ;
wire \my_processor|mux32_1|start[1].mux0|or_1~0_combout ;
wire \my_processor|mux32_1|start[1].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add0~3 ;
wire \my_processor|alu_1|Add0~4_combout ;
wire \my_processor|alu_1|Selector29~5_combout ;
wire \my_processor|alu_1|Add1~4_combout ;
wire \my_processor|alu_1|Selector29~7_combout ;
wire \my_processor|alu_1|ShiftRight0~4_combout ;
wire \my_processor|alu_1|ShiftRight0~57_combout ;
wire \my_processor|alu_1|ShiftRight0~59_combout ;
wire \my_processor|alu_1|ShiftRight0~2_combout ;
wire \my_processor|alu_1|Selector29~2_combout ;
wire \my_processor|alu_1|ShiftRight0~63_combout ;
wire \my_processor|alu_1|ShiftRight0~64_combout ;
wire \my_processor|alu_1|Selector29~3_combout ;
wire \my_processor|alu_1|Selector29~8_combout ;
wire \my_processor|alu_1|Selector29~12_combout ;
wire \my_regfile|start5[0].trb2|out[3]~70_combout ;
wire \my_regfile|start5[0].trb2|out[3]~68_combout ;
wire \my_regfile|start5[0].trb2|out[3]~71_combout ;
wire \my_regfile|start5[0].trb2|out[3]~69_combout ;
wire \my_regfile|start5[0].trb2|out[3]~72_combout ;
wire \my_regfile|start5[0].trb2|out[3]~76_combout ;
wire \my_regfile|start5[0].trb2|out[3]~74_combout ;
wire \my_regfile|start5[0].trb2|out[3]~75_combout ;
wire \my_regfile|start5[1].trb2|out[3]~3_combout ;
wire \my_regfile|start5[0].trb2|out[3]~73_combout ;
wire \my_regfile|start5[0].trb2|out[3]~77_combout ;
wire \my_regfile|start5[0].trb2|out[3]~61_combout ;
wire \my_regfile|start5[0].trb2|out[3]~58_combout ;
wire \my_regfile|start5[0].trb2|out[3]~59_combout ;
wire \my_regfile|start5[0].trb2|out[3]~60_combout ;
wire \my_regfile|start5[0].trb2|out[3]~62_combout ;
wire \my_regfile|start5[0].trb2|out[3]~748_combout ;
wire \my_regfile|start5[0].trb2|out[3]~749_combout ;
wire \my_processor|mux32_2|start[2].mux0|or_1~0_combout ;
wire \my_regfile|start2[31].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~51_combout ;
wire \my_regfile|start5[0].trb2|out[2]~50_combout ;
wire \my_regfile|start5[29].trb2|out[2]~2_combout ;
wire \my_regfile|start5[0].trb2|out[2]~49_combout ;
wire \my_regfile|start5[0].trb2|out[2]~52_combout ;
wire \my_regfile|start5[0].trb2|out[2]~46_combout ;
wire \my_regfile|start5[0].trb2|out[2]~45_combout ;
wire \my_regfile|start5[0].trb2|out[2]~44_combout ;
wire \my_regfile|start5[0].trb2|out[2]~47_combout ;
wire \my_regfile|start5[0].trb2|out[2]~48_combout ;
wire \my_regfile|start5[0].trb2|out[2]~54_combout ;
wire \my_regfile|start5[0].trb2|out[2]~55_combout ;
wire \my_regfile|start5[1].trb2|out[2]~2_combout ;
wire \my_regfile|start5[0].trb2|out[2]~53_combout ;
wire \my_regfile|start5[0].trb2|out[2]~56_combout ;
wire \my_regfile|start5[0].trb2|out[2]~57_combout ;
wire \my_regfile|start5[0].trb2|out[2]~41_combout ;
wire \my_regfile|start5[0].trb2|out[2]~39_combout ;
wire \my_regfile|start5[0].trb2|out[2]~40_combout ;
wire \my_regfile|start5[0].trb2|out[2]~42_combout ;
wire \my_regfile|start5[0].trb2|out[2]~43_combout ;
wire \my_processor|mux32_1|start[2].mux0|or_1~0_combout ;
wire \my_processor|mux32_1|start[2].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add0~5 ;
wire \my_processor|alu_1|Add0~6_combout ;
wire \my_processor|alu_1|Add1~6_combout ;
wire \my_processor|alu_1|Selector28~2_combout ;
wire \my_processor|alu_1|Selector28~0_combout ;
wire \my_processor|alu_1|ShiftRight0~75_combout ;
wire \my_processor|alu_1|Selector28~1_combout ;
wire \my_processor|alu_1|Selector28~3_combout ;
wire \my_processor|alu_1|Selector28~4_combout ;
wire \my_processor|alu_1|Selector28~5_combout ;
wire \my_processor|mux32_2|start[3].mux0|or_1~0_combout ;
wire \my_regfile|start2[15].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[3]~66_combout ;
wire \my_regfile|start5[0].trb2|out[3]~64_combout ;
wire \my_regfile|start5[0].trb2|out[3]~63_combout ;
wire \my_regfile|start5[0].trb2|out[3]~65_combout ;
wire \my_regfile|start5[0].trb2|out[3]~67_combout ;
wire \my_processor|mux32_1|start[3].mux0|or_1~0_combout ;
wire \my_processor|mux32_1|start[3].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add0~7 ;
wire \my_processor|alu_1|Add0~8_combout ;
wire \my_processor|alu_1|ShiftRight0~3_combout ;
wire \my_processor|alu_1|ShiftRight0~5_combout ;
wire \my_processor|alu_1|ShiftRight0~11_combout ;
wire \my_processor|alu_1|Selector27~0_combout ;
wire \my_processor|alu_1|Selector27~1_combout ;
wire \my_processor|alu_1|Add1~8_combout ;
wire \my_processor|alu_1|Selector27~2_combout ;
wire \my_processor|alu_1|Selector27~3_combout ;
wire \my_processor|alu_1|Selector27~4_combout ;
wire \my_processor|alu_1|Selector27~5_combout ;
wire \my_regfile|start5[0].trb2|out[5]~751_combout ;
wire \my_processor|mux32_2|start[4].mux0|or_1~0_combout ;
wire \my_regfile|start2[29].reg32_2|start[4].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[4]~4_combout ;
wire \my_regfile|start2[28].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~438_combout ;
wire \my_regfile|start4[0].trb1|out[4]~439_combout ;
wire \my_regfile|start2[30].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~440_combout ;
wire \my_regfile|start4[0].trb1|out[4]~441_combout ;
wire \my_regfile|start2[23].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~436_combout ;
wire \my_regfile|start2[21].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~435_combout ;
wire \my_regfile|start2[17].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~433_combout ;
wire \my_regfile|start2[20].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~434_combout ;
wire \my_regfile|start4[0].trb1|out[4]~437_combout ;
wire \my_regfile|start2[15].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~431_combout ;
wire \my_regfile|start2[11].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~429_combout ;
wire \my_regfile|start2[14].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~430_combout ;
wire \my_regfile|start2[9].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~428_combout ;
wire \my_regfile|start4[0].trb1|out[4]~432_combout ;
wire \my_regfile|start2[3].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~424_combout ;
wire \my_regfile|start2[6].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~425_combout ;
wire \my_regfile|start2[2].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~67_combout ;
wire \my_regfile|start4[0].trb1|out[4]~938_combout ;
wire \my_regfile|start2[7].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~426_combout ;
wire \my_regfile|start4[0].trb1|out[4]~427_combout ;
wire \my_regfile|start4[0].trb1|out[4]~442_combout ;
wire \my_processor|alu_1|Add0~9 ;
wire \my_processor|alu_1|Add0~10_combout ;
wire \my_processor|alu_1|Selector26~0_combout ;
wire \my_processor|alu_1|Selector26~1_combout ;
wire \my_processor|alu_1|Add1~10_combout ;
wire \my_processor|alu_1|Selector26~2_combout ;
wire \my_processor|alu_1|Selector26~3_combout ;
wire \my_processor|alu_1|Selector26~4_combout ;
wire \my_processor|alu_1|Selector26~5_combout ;
wire \my_processor|mux32_2|start[5].mux0|or_1~0_combout ;
wire \my_regfile|start2[27].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[5]~3_combout ;
wire \my_regfile|start4[0].trb1|out[5]~419_combout ;
wire \my_regfile|start4[0].trb1|out[5]~420_combout ;
wire \my_regfile|start4[0].trb1|out[5]~421_combout ;
wire \my_regfile|start4[0].trb1|out[5]~422_combout ;
wire \my_regfile|start4[0].trb1|out[5]~416_combout ;
wire \my_regfile|start4[0].trb1|out[5]~415_combout ;
wire \my_regfile|start4[0].trb1|out[5]~414_combout ;
wire \my_regfile|start4[0].trb1|out[5]~417_combout ;
wire \my_regfile|start4[0].trb1|out[5]~418_combout ;
wire \my_regfile|start4[0].trb1|out[5]~410_combout ;
wire \my_regfile|start4[0].trb1|out[5]~412_combout ;
wire \my_regfile|start4[0].trb1|out[5]~409_combout ;
wire \my_regfile|start4[0].trb1|out[5]~411_combout ;
wire \my_regfile|start4[0].trb1|out[5]~413_combout ;
wire \my_regfile|start4[0].trb1|out[5]~405_combout ;
wire \my_regfile|start4[0].trb1|out[5]~406_combout ;
wire \my_regfile|start4[0].trb1|out[5]~407_combout ;
wire \my_regfile|start4[0].trb1|out[5]~58_combout ;
wire \my_regfile|start4[0].trb1|out[5]~937_combout ;
wire \my_regfile|start4[0].trb1|out[5]~408_combout ;
wire \my_regfile|start4[0].trb1|out[5]~423_combout ;
wire \my_processor|alu_1|Add0~11 ;
wire \my_processor|alu_1|Add0~12_combout ;
wire \my_processor|alu_1|Selector25~0_combout ;
wire \my_processor|alu_1|Selector25~1_combout ;
wire \my_processor|alu_1|Add1~12_combout ;
wire \my_processor|alu_1|Selector25~2_combout ;
wire \my_processor|alu_1|Selector25~3_combout ;
wire \my_processor|alu_1|Selector25~4_combout ;
wire \my_processor|alu_1|Selector25~5_combout ;
wire \my_processor|mux32_2|start[6].mux0|or_1~0_combout ;
wire \my_regfile|start2[5].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[6]~124_combout ;
wire \my_regfile|start5[0].trb2|out[6]~122_combout ;
wire \my_regfile|start5[0].trb2|out[6]~121_combout ;
wire \my_regfile|start5[0].trb2|out[6]~123_combout ;
wire \my_regfile|start5[0].trb2|out[6]~125_combout ;
wire \my_regfile|start5[0].trb2|out[6]~129_combout ;
wire \my_regfile|start5[0].trb2|out[6]~126_combout ;
wire \my_regfile|start5[0].trb2|out[6]~128_combout ;
wire \my_regfile|start5[0].trb2|out[6]~127_combout ;
wire \my_regfile|start5[0].trb2|out[6]~130_combout ;
wire \my_regfile|start5[0].trb2|out[6]~131_combout ;
wire \my_regfile|start5[0].trb2|out[6]~142_combout ;
wire \my_processor|mux32_1|start[6].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~13 ;
wire \my_processor|alu_1|Add0~15 ;
wire \my_processor|alu_1|Add0~16_combout ;
wire \my_processor|alu_1|Selector23~2_combout ;
wire \my_processor|alu_1|ShiftRight0~12_combout ;
wire \my_processor|alu_1|Selector23~0_combout ;
wire \my_processor|alu_1|Selector23~1_combout ;
wire \my_processor|alu_1|Add1~16_combout ;
wire \my_processor|alu_1|Selector23~3_combout ;
wire \my_processor|alu_1|Selector23~4_combout ;
wire \my_regfile|start5[0].trb2|out[9]~755_combout ;
wire \my_processor|mux32_2|start[8].mux0|or_1~0_combout ;
wire \my_regfile|start2[24].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~588_combout ;
wire \my_regfile|start2[20].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~586_combout ;
wire \my_regfile|start2[21].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start2[21].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~587_combout ;
wire \my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~585_combout ;
wire \my_regfile|start4[0].trb1|out[8]~589_combout ;
wire \my_regfile|start2[16].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~583_combout ;
wire \my_regfile|start2[9].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~580_combout ;
wire \my_regfile|start2[14].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~582_combout ;
wire \my_regfile|start2[12].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~581_combout ;
wire \my_regfile|start4[0].trb1|out[8]~584_combout ;
wire \my_regfile|start2[2].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~139_combout ;
wire \my_regfile|start4[0].trb1|out[8]~946_combout ;
wire \my_regfile|start2[5].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~577_combout ;
wire \my_regfile|start2[8].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~578_combout ;
wire \my_regfile|start2[4].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~576_combout ;
wire \my_regfile|start4[0].trb1|out[8]~579_combout ;
wire \my_regfile|start2[29].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~592_combout ;
wire \my_regfile|start2[27].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[27].trb1|out[8]~12_combout ;
wire \my_regfile|start2[28].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~590_combout ;
wire \my_regfile|start4[0].trb1|out[8]~591_combout ;
wire \my_regfile|start4[0].trb1|out[8]~593_combout ;
wire \my_regfile|start4[0].trb1|out[8]~594_combout ;
wire \my_processor|alu_1|Add0~17 ;
wire \my_processor|alu_1|Add0~18_combout ;
wire \my_processor|alu_1|Selector22~0_combout ;
wire \my_processor|alu_1|Selector22~1_combout ;
wire \my_processor|alu_1|Add1~18_combout ;
wire \my_processor|alu_1|Selector22~2_combout ;
wire \my_processor|alu_1|Selector22~3_combout ;
wire \my_processor|alu_1|Selector22~4_combout ;
wire \my_processor|mux32_2|start[9].mux0|or_1~0_combout ;
wire \my_regfile|start2[1].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[9]~121_combout ;
wire \my_regfile|start4[0].trb1|out[9]~944_combout ;
wire \my_regfile|start4[0].trb1|out[9]~538_combout ;
wire \my_regfile|start4[0].trb1|out[9]~539_combout ;
wire \my_regfile|start4[0].trb1|out[9]~540_combout ;
wire \my_regfile|start4[0].trb1|out[9]~541_combout ;
wire \my_regfile|start4[0].trb1|out[9]~545_combout ;
wire \my_regfile|start4[0].trb1|out[9]~542_combout ;
wire \my_regfile|start4[0].trb1|out[9]~544_combout ;
wire \my_regfile|start4[0].trb1|out[9]~543_combout ;
wire \my_regfile|start4[0].trb1|out[9]~546_combout ;
wire \my_regfile|start4[0].trb1|out[9]~548_combout ;
wire \my_regfile|start4[0].trb1|out[9]~549_combout ;
wire \my_regfile|start4[0].trb1|out[9]~550_combout ;
wire \my_regfile|start4[0].trb1|out[9]~547_combout ;
wire \my_regfile|start4[0].trb1|out[9]~551_combout ;
wire \my_regfile|start4[0].trb1|out[9]~554_combout ;
wire \my_regfile|start4[0].trb1|out[9]~552_combout ;
wire \my_regfile|start4[27].trb1|out[9]~10_combout ;
wire \my_regfile|start4[0].trb1|out[9]~553_combout ;
wire \my_regfile|start4[0].trb1|out[9]~555_combout ;
wire \my_regfile|start4[0].trb1|out[9]~556_combout ;
wire \my_processor|alu_1|Add0~19 ;
wire \my_processor|alu_1|Add0~20_combout ;
wire \my_processor|alu_1|Selector21~2_combout ;
wire \my_processor|alu_1|Add1~20_combout ;
wire \my_processor|alu_1|Selector21~0_combout ;
wire \my_processor|alu_1|Selector21~1_combout ;
wire \my_processor|alu_1|Selector21~3_combout ;
wire \my_processor|alu_1|Selector21~4_combout ;
wire \my_processor|mux32_2|start[10].mux0|or_1~0_combout ;
wire \my_regfile|start2[22].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[10]~568_combout ;
wire \my_regfile|start2[20].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[10]~567_combout ;
wire \my_regfile|start2[24].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[10]~569_combout ;
wire \my_regfile|start2[18].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[10]~566_combout ;
wire \my_regfile|start4[0].trb1|out[10]~570_combout ;
wire \my_regfile|start4[0].trb1|out[10]~573_combout ;
wire \my_regfile|start4[27].trb1|out[10]~11_combout ;
wire \my_regfile|start4[0].trb1|out[10]~571_combout ;
wire \my_regfile|start4[0].trb1|out[10]~572_combout ;
wire \my_regfile|start4[0].trb1|out[10]~574_combout ;
wire \my_regfile|start4[0].trb1|out[10]~562_combout ;
wire \my_regfile|start4[0].trb1|out[10]~564_combout ;
wire \my_regfile|start4[0].trb1|out[10]~561_combout ;
wire \my_regfile|start4[0].trb1|out[10]~563_combout ;
wire \my_regfile|start4[0].trb1|out[10]~565_combout ;
wire \my_regfile|start4[0].trb1|out[10]~130_combout ;
wire \my_regfile|start4[0].trb1|out[10]~945_combout ;
wire \my_regfile|start4[0].trb1|out[10]~557_combout ;
wire \my_regfile|start4[0].trb1|out[10]~559_combout ;
wire \my_regfile|start4[0].trb1|out[10]~558_combout ;
wire \my_regfile|start4[0].trb1|out[10]~560_combout ;
wire \my_regfile|start4[0].trb1|out[10]~575_combout ;
wire \my_processor|alu_1|Add0~21 ;
wire \my_processor|alu_1|Add0~22_combout ;
wire \my_processor|alu_1|Add1~22_combout ;
wire \my_processor|alu_1|Selector20~0_combout ;
wire \my_processor|alu_1|Selector20~1_combout ;
wire \my_processor|alu_1|Selector20~2_combout ;
wire \my_processor|alu_1|Selector20~3_combout ;
wire \my_processor|alu_1|Selector20~4_combout ;
wire \my_processor|mux32_2|start[11].mux0|or_1~0_combout ;
wire \my_regfile|start2[5].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~232_combout ;
wire \my_regfile|start5[0].trb2|out[11]~229_combout ;
wire \my_regfile|start5[0].trb2|out[11]~230_combout ;
wire \my_regfile|start5[0].trb2|out[11]~231_combout ;
wire \my_regfile|start5[0].trb2|out[11]~233_combout ;
wire \my_regfile|start5[0].trb2|out[11]~236_combout ;
wire \my_regfile|start5[0].trb2|out[11]~237_combout ;
wire \my_regfile|start5[0].trb2|out[11]~234_combout ;
wire \my_regfile|start5[0].trb2|out[11]~235_combout ;
wire \my_regfile|start5[0].trb2|out[11]~238_combout ;
wire \my_regfile|start5[0].trb2|out[11]~239_combout ;
wire \my_regfile|start5[0].trb2|out[11]~757_combout ;
wire \my_processor|pc_counter1|pc_out~46_combout ;
wire \my_processor|pc_counter1|pc_out~47_combout ;
wire \my_regfile|decoder3|d4|d2|and1~5_combout ;
wire \my_regfile|decoder3|d6|d2|and3~0_combout ;
wire \my_regfile|start5[0].trb2|out[10]~218_combout ;
wire \my_regfile|start5[0].trb2|out[10]~219_combout ;
wire \my_regfile|start5[0].trb2|out[10]~221_combout ;
wire \my_regfile|start5[0].trb2|out[10]~220_combout ;
wire \my_regfile|start5[0].trb2|out[10]~222_combout ;
wire \my_regfile|start5[0].trb2|out[10]~756_combout ;
wire \my_processor|alu_3|Add0~20_combout ;
wire \my_processor|pc_counter1|pc_out~44_combout ;
wire \my_processor|pc_counter1|pc_out~45_combout ;
wire \my_processor|alu_3|Add0~18_combout ;
wire \my_processor|pc_counter1|pc_out~42_combout ;
wire \my_processor|pc_counter1|pc_out~43_combout ;
wire \my_processor|mux5_1|start[4].mux0|or_1~0_combout ;
wire \my_regfile|decoder3|d5|d2|and4~0_combout ;
wire \my_regfile|start5[0].trb2|out[8]~167_combout ;
wire \my_regfile|start5[5].trb2|out[8]~2_combout ;
wire \my_regfile|start5[0].trb2|out[8]~168_combout ;
wire \my_regfile|start5[0].trb2|out[8]~164_combout ;
wire \my_regfile|start5[0].trb2|out[8]~165_combout ;
wire \my_regfile|start5[0].trb2|out[8]~166_combout ;
wire \my_regfile|start5[0].trb2|out[8]~179_combout ;
wire \my_regfile|start5[0].trb2|out[8]~180_combout ;
wire \my_regfile|start5[0].trb2|out[8]~181_combout ;
wire \my_regfile|start5[0].trb2|out[8]~182_combout ;
wire \my_regfile|start5[0].trb2|out[8]~177_combout ;
wire \my_regfile|start5[0].trb2|out[8]~175_combout ;
wire \my_regfile|start5[0].trb2|out[8]~176_combout ;
wire \my_regfile|start5[0].trb2|out[8]~174_combout ;
wire \my_regfile|start5[0].trb2|out[8]~178_combout ;
wire \my_regfile|start5[0].trb2|out[8]~183_combout ;
wire \my_regfile|start5[0].trb2|out[8]~172_combout ;
wire \my_regfile|start5[0].trb2|out[8]~171_combout ;
wire \my_regfile|start5[0].trb2|out[8]~169_combout ;
wire \my_regfile|start5[0].trb2|out[8]~170_combout ;
wire \my_regfile|start5[0].trb2|out[8]~173_combout ;
wire \my_regfile|start5[0].trb2|out[8]~184_combout ;
wire \my_regfile|start5[0].trb2|out[8]~754_combout ;
wire \my_processor|alu_3|Add0~16_combout ;
wire \my_processor|pc_counter1|pc_out~40_combout ;
wire \my_processor|pc_counter1|pc_out~41_combout ;
wire \my_processor|dec_1|d5|d2|and4~0_combout ;
wire \my_processor|dec_1|d5|d2|and4~combout ;
wire \my_processor|mux32_2|start[7].mux0|or_1~0_combout ;
wire \my_regfile|start2[13].reg32_2|start[7].dff1|q~feeder_combout ;
wire \my_regfile|start2[13].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~150_combout ;
wire \my_regfile|start5[0].trb2|out[7]~151_combout ;
wire \my_regfile|start5[0].trb2|out[7]~149_combout ;
wire \my_regfile|start5[0].trb2|out[7]~148_combout ;
wire \my_regfile|start5[0].trb2|out[7]~152_combout ;
wire \my_regfile|start5[5].trb2|out[7]~1_combout ;
wire \my_regfile|start5[0].trb2|out[7]~146_combout ;
wire \my_regfile|start5[0].trb2|out[7]~147_combout ;
wire \my_regfile|start5[0].trb2|out[7]~159_combout ;
wire \my_regfile|start5[0].trb2|out[7]~158_combout ;
wire \my_regfile|start5[0].trb2|out[7]~160_combout ;
wire \my_regfile|start5[0].trb2|out[7]~161_combout ;
wire \my_regfile|start5[0].trb2|out[7]~156_combout ;
wire \my_regfile|start5[0].trb2|out[7]~155_combout ;
wire \my_regfile|start5[0].trb2|out[7]~153_combout ;
wire \my_regfile|start5[0].trb2|out[7]~154_combout ;
wire \my_regfile|start5[0].trb2|out[7]~157_combout ;
wire \my_regfile|start5[0].trb2|out[7]~162_combout ;
wire \my_regfile|start5[0].trb2|out[7]~143_combout ;
wire \my_regfile|start5[0].trb2|out[7]~144_combout ;
wire \my_regfile|start5[0].trb2|out[7]~145_combout ;
wire \my_regfile|start5[0].trb2|out[7]~163_combout ;
wire \my_regfile|start5[0].trb2|out[7]~753_combout ;
wire \my_processor|alu_3|Add0~14_combout ;
wire \my_processor|pc_counter1|pc_out~38_combout ;
wire \my_processor|pc_counter1|pc_out~39_combout ;
wire \my_processor|mux5_1|start[0].mux0|or_1~0_combout ;
wire \my_regfile|decoder3|d7|d2|and2~0_combout ;
wire \my_regfile|start5[0].trb2|out[6]~137_combout ;
wire \my_regfile|start5[0].trb2|out[6]~139_combout ;
wire \my_regfile|start5[0].trb2|out[6]~140_combout ;
wire \my_regfile|start5[0].trb2|out[6]~138_combout ;
wire \my_regfile|start5[0].trb2|out[6]~133_combout ;
wire \my_regfile|start5[0].trb2|out[6]~134_combout ;
wire \my_regfile|start5[0].trb2|out[6]~132_combout ;
wire \my_regfile|start5[0].trb2|out[6]~135_combout ;
wire \my_regfile|start5[0].trb2|out[6]~136_combout ;
wire \my_regfile|start5[0].trb2|out[6]~141_combout ;
wire \my_regfile|start5[0].trb2|out[6]~752_combout ;
wire \my_processor|alu_3|Add0~12_combout ;
wire \my_processor|pc_counter1|pc_out~36_combout ;
wire \my_processor|pc_counter1|pc_out~37_combout ;
wire \my_processor|alu_3|Add0~10_combout ;
wire \my_processor|pc_counter1|pc_out~34_combout ;
wire \my_processor|pc_counter1|pc_out~35_combout ;
wire \my_processor|mux5_1|start[1].mux0|or_1~0_combout ;
wire \my_regfile|decoder3|d5|d2|and1~4_combout ;
wire \my_regfile|start5[0].trb2|out[4]~84_combout ;
wire \my_regfile|start5[0].trb2|out[4]~85_combout ;
wire \my_regfile|start5[0].trb2|out[4]~86_combout ;
wire \my_regfile|start5[0].trb2|out[4]~83_combout ;
wire \my_regfile|start5[0].trb2|out[4]~87_combout ;
wire \my_regfile|start5[0].trb2|out[4]~79_combout ;
wire \my_regfile|start5[0].trb2|out[4]~78_combout ;
wire \my_regfile|start5[0].trb2|out[4]~80_combout ;
wire \my_regfile|start5[5].trb2|out[4]~0_combout ;
wire \my_regfile|start5[0].trb2|out[4]~81_combout ;
wire \my_regfile|start5[0].trb2|out[4]~82_combout ;
wire \my_regfile|start5[0].trb2|out[4]~93_combout ;
wire \my_regfile|start5[0].trb2|out[4]~95_combout ;
wire \my_regfile|start5[0].trb2|out[4]~96_combout ;
wire \my_regfile|start5[0].trb2|out[4]~94_combout ;
wire \my_regfile|start5[0].trb2|out[4]~88_combout ;
wire \my_regfile|start5[0].trb2|out[4]~89_combout ;
wire \my_regfile|start5[0].trb2|out[4]~90_combout ;
wire \my_regfile|start5[0].trb2|out[4]~91_combout ;
wire \my_regfile|start5[0].trb2|out[4]~92_combout ;
wire \my_regfile|start5[0].trb2|out[4]~97_combout ;
wire \my_regfile|start5[0].trb2|out[4]~98_combout ;
wire \my_regfile|start5[0].trb2|out[4]~750_combout ;
wire \my_processor|alu_3|Add0~8_combout ;
wire \my_processor|pc_counter1|pc_out~32_combout ;
wire \my_processor|pc_counter1|pc_out~33_combout ;
wire \my_processor|alu_3|Add0~6_combout ;
wire \my_processor|pc_counter1|pc_out~30_combout ;
wire \my_processor|pc_counter1|pc_out~31_combout ;
wire \my_regfile|decoder3|d5|d1|and1~0_combout ;
wire \my_regfile|start5[0].trb2|out[0]~0_combout ;
wire \my_regfile|start5[0].trb2|out[2]~746_combout ;
wire \my_regfile|start5[0].trb2|out[2]~747_combout ;
wire \my_processor|alu_3|Add0~4_combout ;
wire \my_processor|pc_counter1|pc_out~28_combout ;
wire \my_processor|pc_counter1|pc_out~29_combout ;
wire \my_processor|pc_counter1|pc_out[23]~23_combout ;
wire \my_processor|alu_3|Add0~2_combout ;
wire \my_processor|pc_counter1|pc_out~26_combout ;
wire \my_processor|pc_counter1|pc_out~27_combout ;
wire \my_processor|alu_1|LessThan0~1_cout ;
wire \my_processor|alu_1|LessThan0~3_cout ;
wire \my_processor|alu_1|LessThan0~5_cout ;
wire \my_processor|alu_1|LessThan0~7_cout ;
wire \my_processor|alu_1|LessThan0~9_cout ;
wire \my_processor|alu_1|LessThan0~11_cout ;
wire \my_processor|alu_1|LessThan0~13_cout ;
wire \my_processor|alu_1|LessThan0~15_cout ;
wire \my_processor|alu_1|LessThan0~17_cout ;
wire \my_processor|alu_1|LessThan0~19_cout ;
wire \my_processor|alu_1|LessThan0~21_cout ;
wire \my_processor|alu_1|LessThan0~23_cout ;
wire \my_processor|alu_1|LessThan0~25_cout ;
wire \my_processor|alu_1|LessThan0~27_cout ;
wire \my_processor|alu_1|LessThan0~29_cout ;
wire \my_processor|alu_1|LessThan0~31_cout ;
wire \my_processor|alu_1|LessThan0~33_cout ;
wire \my_processor|alu_1|LessThan0~35_cout ;
wire \my_processor|alu_1|LessThan0~37_cout ;
wire \my_processor|alu_1|LessThan0~39_cout ;
wire \my_processor|alu_1|LessThan0~41_cout ;
wire \my_processor|alu_1|LessThan0~43_cout ;
wire \my_processor|alu_1|LessThan0~45_cout ;
wire \my_processor|alu_1|LessThan0~47_cout ;
wire \my_processor|alu_1|LessThan0~49_cout ;
wire \my_processor|alu_1|LessThan0~51_cout ;
wire \my_processor|alu_1|LessThan0~53_cout ;
wire \my_processor|alu_1|LessThan0~55_cout ;
wire \my_processor|alu_1|LessThan0~57_cout ;
wire \my_processor|alu_1|LessThan0~59_cout ;
wire \my_processor|alu_1|LessThan0~61_cout ;
wire \my_processor|alu_1|LessThan0~62_combout ;
wire \my_processor|pc_counter1|pc_out[23]~19_combout ;
wire \my_processor|pc_counter1|pc_out[23]~0_combout ;
wire \my_processor|pc_counter1|pc_out[23]~2_combout ;
wire \my_processor|pc_counter1|pc_out[23]~1_combout ;
wire \my_processor|pc_counter1|pc_out[23]~4_combout ;
wire \my_processor|pc_counter1|pc_out[23]~3_combout ;
wire \my_processor|pc_counter1|pc_out[23]~5_combout ;
wire \my_processor|pc_counter1|pc_out[23]~6_combout ;
wire \my_processor|pc_counter1|pc_out[23]~7_combout ;
wire \my_processor|pc_counter1|pc_out[23]~8_combout ;
wire \my_processor|pc_counter1|pc_out[23]~9_combout ;
wire \my_processor|pc_counter1|pc_out[23]~10_combout ;
wire \my_processor|pc_counter1|pc_out[23]~11_combout ;
wire \my_processor|pc_counter1|pc_out[23]~12_combout ;
wire \my_processor|pc_counter1|pc_out[23]~13_combout ;
wire \my_processor|pc_counter1|pc_out[23]~15_combout ;
wire \my_processor|pc_counter1|pc_out[23]~14_combout ;
wire \my_processor|pc_counter1|pc_out[23]~16_combout ;
wire \my_processor|pc_counter1|pc_out[23]~17_combout ;
wire \my_processor|pc_counter1|pc_out[23]~18_combout ;
wire \my_processor|pc_counter1|pc_out[23]~20_combout ;
wire \my_processor|pc_counter1|pc_out[23]~21_combout ;
wire \my_processor|pc_counter1|pc_out[23]~22_combout ;
wire \my_processor|alu_3|Add0~0_combout ;
wire \my_processor|pc_counter1|pc_out~24_combout ;
wire \my_processor|pc_counter1|pc_out~25_combout ;
wire \my_regfile|start5[0].trb2|out[0]~6_combout ;
wire \my_regfile|start5[0].trb2|out[0]~8_combout ;
wire \my_regfile|start5[0].trb2|out[0]~5_combout ;
wire \my_regfile|start5[0].trb2|out[0]~7_combout ;
wire \my_regfile|start5[0].trb2|out[0]~9_combout ;
wire \my_regfile|start5[0].trb2|out[0]~1_combout ;
wire \my_regfile|start5[29].trb2|out[0]~0_combout ;
wire \my_regfile|start5[0].trb2|out[0]~3_combout ;
wire \my_regfile|start5[0].trb2|out[0]~2_combout ;
wire \my_regfile|start5[0].trb2|out[0]~4_combout ;
wire \my_regfile|start5[0].trb2|out[0]~17_combout ;
wire \my_regfile|start5[1].trb2|out[0]~0_combout ;
wire \my_regfile|start5[0].trb2|out[0]~15_combout ;
wire \my_regfile|start5[0].trb2|out[0]~18_combout ;
wire \my_regfile|start5[0].trb2|out[0]~16_combout ;
wire \my_regfile|start5[0].trb2|out[0]~19_combout ;
wire \my_processor|mux32_1|start[0].mux0|or_1~0_combout ;
wire \my_processor|mux32_1|start[0].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add0~0_combout ;
wire \my_processor|alu_1|Selector31~12_combout ;
wire \my_processor|alu_1|Add1~0_combout ;
wire \my_processor|alu_1|Selector31~4_combout ;
wire \my_processor|alu_1|Selector31~5_combout ;
wire \my_processor|alu_1|Selector31~8_combout ;
wire \my_processor|alu_1|Selector31~9_combout ;
wire \my_processor|alu_1|Selector31~13_combout ;
wire \my_processor|alu_1|Selector31~15_combout ;
wire \my_processor|mux32_2|start[0].mux0|or_1~0_combout ;
wire \my_regfile|start2[17].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[0]~10_combout ;
wire \my_regfile|start5[0].trb2|out[0]~13_combout ;
wire \my_regfile|start5[0].trb2|out[0]~11_combout ;
wire \my_regfile|start5[0].trb2|out[0]~12_combout ;
wire \my_regfile|start5[0].trb2|out[0]~14_combout ;
wire \my_regfile|start5[0].trb2|out[0]~742_combout ;
wire [31:0] \my_processor|pc_counter1|pc_out ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \data[0]~output (
	.i(\my_regfile|start5[0].trb2|out[0]~742_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \data[1]~output (
	.i(\my_regfile|start5[0].trb2|out[1]~744_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \data[2]~output (
	.i(\my_regfile|start5[0].trb2|out[2]~746_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \data[3]~output (
	.i(\my_regfile|start5[0].trb2|out[3]~748_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \data[4]~output (
	.i(\my_regfile|start5[0].trb2|out[4]~98_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \data[5]~output (
	.i(\my_regfile|start5[0].trb2|out[5]~120_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \data[6]~output (
	.i(\my_regfile|start5[0].trb2|out[6]~142_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \data[7]~output (
	.i(\my_regfile|start5[0].trb2|out[7]~163_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \data[8]~output (
	.i(\my_regfile|start5[0].trb2|out[8]~184_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \data[9]~output (
	.i(\my_regfile|start5[0].trb2|out[9]~206_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \data[10]~output (
	.i(\my_regfile|start5[0].trb2|out[10]~228_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \data[11]~output (
	.i(\my_regfile|start5[0].trb2|out[11]~250_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \data[12]~output (
	.i(\my_regfile|start5[0].trb2|out[12]~303_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \data[13]~output (
	.i(\my_regfile|start5[0].trb2|out[13]~324_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \data[14]~output (
	.i(\my_regfile|start5[0].trb2|out[14]~346_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \data[15]~output (
	.i(\my_regfile|start5[0].trb2|out[15]~368_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \data[16]~output (
	.i(\my_regfile|start5[0].trb2|out[16]~390_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \data[17]~output (
	.i(\my_regfile|start5[0].trb2|out[17]~411_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \data[18]~output (
	.i(\my_regfile|start5[0].trb2|out[18]~432_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \data[19]~output (
	.i(\my_regfile|start5[0].trb2|out[19]~453_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \data[20]~output (
	.i(\my_regfile|start5[0].trb2|out[20]~474_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \data[21]~output (
	.i(\my_regfile|start5[0].trb2|out[21]~495_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \data[22]~output (
	.i(\my_regfile|start5[0].trb2|out[22]~516_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \data[23]~output (
	.i(\my_regfile|start5[0].trb2|out[23]~537_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \data[24]~output (
	.i(\my_regfile|start5[0].trb2|out[24]~559_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \data[25]~output (
	.i(\my_regfile|start5[0].trb2|out[25]~580_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \data[26]~output (
	.i(\my_regfile|start5[0].trb2|out[26]~601_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \data[27]~output (
	.i(\my_regfile|start5[0].trb2|out[27]~623_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \data[28]~output (
	.i(\my_regfile|start5[0].trb2|out[28]~644_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \data[29]~output (
	.i(\my_regfile|start5[0].trb2|out[29]~665_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \data[30]~output (
	.i(\my_regfile|start5[0].trb2|out[30]~687_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \data[31]~output (
	.i(\my_regfile|start5[0].trb2|out[31]~709_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\my_regfile|start4[0].trb1|out[4]~442_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\my_regfile|start4[0].trb1|out[5]~423_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\my_regfile|start4[0].trb1|out[9]~556_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\my_regfile|start4[0].trb1|out[10]~575_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\my_regfile|start4[0].trb1|out[11]~537_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\my_regfile|start4[0].trb1|out[12]~518_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\my_regfile|start4[0].trb1|out[13]~480_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\my_regfile|start4[0].trb1|out[14]~499_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\my_regfile|start4[0].trb1|out[15]~461_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\my_regfile|start4[0].trb1|out[16]~898_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\my_regfile|start4[0].trb1|out[17]~860_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\my_regfile|start4[0].trb1|out[18]~879_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\my_regfile|start4[0].trb1|out[19]~841_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\my_regfile|start4[0].trb1|out[20]~822_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\my_regfile|start4[0].trb1|out[21]~784_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\my_regfile|start4[0].trb1|out[22]~803_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\my_regfile|start4[0].trb1|out[26]~651_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\my_regfile|start5[0].trb2|out[0]~742_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\my_regfile|start5[0].trb2|out[1]~744_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\my_regfile|start5[0].trb2|out[2]~746_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\my_regfile|start5[0].trb2|out[3]~748_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\my_regfile|start5[0].trb2|out[4]~98_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\my_regfile|start5[0].trb2|out[5]~120_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\my_regfile|start5[0].trb2|out[6]~142_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\my_regfile|start5[0].trb2|out[7]~163_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\my_regfile|start5[0].trb2|out[8]~184_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\my_regfile|start5[0].trb2|out[9]~206_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\my_regfile|start5[0].trb2|out[10]~228_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\my_regfile|start5[0].trb2|out[11]~250_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\my_regfile|start5[0].trb2|out[12]~303_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\my_regfile|start5[0].trb2|out[13]~324_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\my_regfile|start5[0].trb2|out[14]~346_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\my_regfile|start5[0].trb2|out[15]~368_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\my_regfile|start5[0].trb2|out[16]~390_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\my_regfile|start5[0].trb2|out[17]~411_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\my_regfile|start5[0].trb2|out[18]~432_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\my_regfile|start5[0].trb2|out[19]~453_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\my_regfile|start5[0].trb2|out[20]~474_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\my_regfile|start5[0].trb2|out[21]~495_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\my_regfile|start5[0].trb2|out[22]~516_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\my_regfile|start5[0].trb2|out[23]~537_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\my_regfile|start5[0].trb2|out[24]~559_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\my_regfile|start5[0].trb2|out[25]~580_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\my_regfile|start5[0].trb2|out[26]~601_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\my_regfile|start5[0].trb2|out[27]~623_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\my_regfile|start5[0].trb2|out[28]~644_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\my_regfile|start5[0].trb2|out[29]~665_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\my_regfile|start5[0].trb2|out[30]~687_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\my_regfile|start5[0].trb2|out[31]~709_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \dmem_clock~output (
	.i(!\frediv_1|out_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \processor_clock~output (
	.i(!\frediv_2|out_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \regfile_clock~output (
	.i(!\frediv_2|out_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|pc_counter1|pc_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|pc_counter1|pc_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|pc_counter1|pc_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|pc_counter1|pc_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|pc_counter1|pc_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|pc_counter1|pc_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|pc_counter1|pc_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|pc_counter1|pc_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|pc_counter1|pc_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|pc_counter1|pc_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|pc_counter1|pc_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|pc_counter1|pc_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[0]~output .bus_hold = "false";
defparam \q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[1]~output .bus_hold = "false";
defparam \q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[2]~output .bus_hold = "false";
defparam \q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[3]~output .bus_hold = "false";
defparam \q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[4]~output .bus_hold = "false";
defparam \q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[5]~output .bus_hold = "false";
defparam \q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[6]~output .bus_hold = "false";
defparam \q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[7]~output .bus_hold = "false";
defparam \q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[8]~output .bus_hold = "false";
defparam \q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[9]~output .bus_hold = "false";
defparam \q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[10]~output .bus_hold = "false";
defparam \q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[11]~output .bus_hold = "false";
defparam \q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[12]~output .bus_hold = "false";
defparam \q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[13]~output .bus_hold = "false";
defparam \q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[14]~output .bus_hold = "false";
defparam \q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[15]~output .bus_hold = "false";
defparam \q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[16]~output .bus_hold = "false";
defparam \q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[17]~output .bus_hold = "false";
defparam \q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[18]~output .bus_hold = "false";
defparam \q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[19]~output .bus_hold = "false";
defparam \q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[20]~output .bus_hold = "false";
defparam \q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[21]~output .bus_hold = "false";
defparam \q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[22]~output .bus_hold = "false";
defparam \q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[23]~output .bus_hold = "false";
defparam \q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[24]~output .bus_hold = "false";
defparam \q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[25]~output .bus_hold = "false";
defparam \q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[26]~output .bus_hold = "false";
defparam \q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[27]~output .bus_hold = "false";
defparam \q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[28]~output .bus_hold = "false";
defparam \q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[29]~output .bus_hold = "false";
defparam \q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[30]~output .bus_hold = "false";
defparam \q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[31]~output .bus_hold = "false";
defparam \q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \address_dmem[0]~output (
	.i(\my_processor|alu_1|Selector31~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \address_dmem[1]~output (
	.i(\my_processor|alu_1|Selector30~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \address_dmem[2]~output (
	.i(\my_processor|alu_1|Selector29~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \address_dmem[3]~output (
	.i(\my_processor|alu_1|Selector28~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \address_dmem[4]~output (
	.i(\my_processor|alu_1|Selector27~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \address_dmem[5]~output (
	.i(\my_processor|alu_1|Selector26~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \address_dmem[6]~output (
	.i(\my_processor|alu_1|Selector25~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \address_dmem[7]~output (
	.i(\my_processor|alu_1|Selector24~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \address_dmem[8]~output (
	.i(\my_processor|alu_1|Selector23~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \address_dmem[9]~output (
	.i(\my_processor|alu_1|Selector22~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \address_dmem[10]~output (
	.i(\my_processor|alu_1|Selector21~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \address_dmem[11]~output (
	.i(\my_processor|alu_1|Selector20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \wren~output (
	.i(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \q_dmem[0]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[0]~output .bus_hold = "false";
defparam \q_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \q_dmem[1]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[1]~output .bus_hold = "false";
defparam \q_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \q_dmem[2]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[2]~output .bus_hold = "false";
defparam \q_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \q_dmem[3]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[3]~output .bus_hold = "false";
defparam \q_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \q_dmem[4]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[4]~output .bus_hold = "false";
defparam \q_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \q_dmem[5]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[5]~output .bus_hold = "false";
defparam \q_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \q_dmem[6]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[6]~output .bus_hold = "false";
defparam \q_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \q_dmem[7]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[7]~output .bus_hold = "false";
defparam \q_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \q_dmem[8]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[8]~output .bus_hold = "false";
defparam \q_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \q_dmem[9]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[9]~output .bus_hold = "false";
defparam \q_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \q_dmem[10]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[10]~output .bus_hold = "false";
defparam \q_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \q_dmem[11]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[11]~output .bus_hold = "false";
defparam \q_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \q_dmem[12]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[12]~output .bus_hold = "false";
defparam \q_dmem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \q_dmem[13]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[13]~output .bus_hold = "false";
defparam \q_dmem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \q_dmem[14]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[14]~output .bus_hold = "false";
defparam \q_dmem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \q_dmem[15]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[15]~output .bus_hold = "false";
defparam \q_dmem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \q_dmem[16]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[16]~output .bus_hold = "false";
defparam \q_dmem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \q_dmem[17]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[17]~output .bus_hold = "false";
defparam \q_dmem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \q_dmem[18]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[18]~output .bus_hold = "false";
defparam \q_dmem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \q_dmem[19]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[19]~output .bus_hold = "false";
defparam \q_dmem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \q_dmem[20]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[20]~output .bus_hold = "false";
defparam \q_dmem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \q_dmem[21]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[21]~output .bus_hold = "false";
defparam \q_dmem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \q_dmem[22]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[22]~output .bus_hold = "false";
defparam \q_dmem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \q_dmem[23]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[23]~output .bus_hold = "false";
defparam \q_dmem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \q_dmem[24]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[24]~output .bus_hold = "false";
defparam \q_dmem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \q_dmem[25]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[25]~output .bus_hold = "false";
defparam \q_dmem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \q_dmem[26]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[26]~output .bus_hold = "false";
defparam \q_dmem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \q_dmem[27]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[27]~output .bus_hold = "false";
defparam \q_dmem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \q_dmem[28]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[28]~output .bus_hold = "false";
defparam \q_dmem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \q_dmem[29]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[29]~output .bus_hold = "false";
defparam \q_dmem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \q_dmem[30]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[30]~output .bus_hold = "false";
defparam \q_dmem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \q_dmem[31]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[31]~output .bus_hold = "false";
defparam \q_dmem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|or_5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \reg1[0]~output (
	.i(\my_regfile|start2[1].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[0]~output .bus_hold = "false";
defparam \reg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \reg1[1]~output (
	.i(\my_regfile|start2[1].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[1]~output .bus_hold = "false";
defparam \reg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \reg1[2]~output (
	.i(\my_regfile|start2[1].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[2]~output .bus_hold = "false";
defparam \reg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \reg1[3]~output (
	.i(\my_regfile|start2[1].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[3]~output .bus_hold = "false";
defparam \reg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \reg1[4]~output (
	.i(\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[4]~output .bus_hold = "false";
defparam \reg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \reg1[5]~output (
	.i(\my_regfile|start2[1].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[5]~output .bus_hold = "false";
defparam \reg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \reg1[6]~output (
	.i(\my_regfile|start2[1].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[6]~output .bus_hold = "false";
defparam \reg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \reg1[7]~output (
	.i(\my_regfile|start2[1].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[7]~output .bus_hold = "false";
defparam \reg1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \reg1[8]~output (
	.i(\my_regfile|start2[1].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[8]~output .bus_hold = "false";
defparam \reg1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \reg1[9]~output (
	.i(\my_regfile|start2[1].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[9]~output .bus_hold = "false";
defparam \reg1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \reg1[10]~output (
	.i(\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[10]~output .bus_hold = "false";
defparam \reg1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \reg1[11]~output (
	.i(\my_regfile|start2[1].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[11]~output .bus_hold = "false";
defparam \reg1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \reg1[12]~output (
	.i(\my_regfile|start2[1].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[12]~output .bus_hold = "false";
defparam \reg1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \reg1[13]~output (
	.i(\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[13]~output .bus_hold = "false";
defparam \reg1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \reg1[14]~output (
	.i(\my_regfile|start2[1].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[14]~output .bus_hold = "false";
defparam \reg1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \reg1[15]~output (
	.i(\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[15]~output .bus_hold = "false";
defparam \reg1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \reg1[16]~output (
	.i(\my_regfile|start2[1].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[16]~output .bus_hold = "false";
defparam \reg1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \reg1[17]~output (
	.i(\my_regfile|start2[1].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[17]~output .bus_hold = "false";
defparam \reg1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \reg1[18]~output (
	.i(\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[18]~output .bus_hold = "false";
defparam \reg1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \reg1[19]~output (
	.i(\my_regfile|start2[1].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[19]~output .bus_hold = "false";
defparam \reg1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \reg1[20]~output (
	.i(\my_regfile|start2[1].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[20]~output .bus_hold = "false";
defparam \reg1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \reg1[21]~output (
	.i(\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[21]~output .bus_hold = "false";
defparam \reg1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \reg1[22]~output (
	.i(\my_regfile|start2[1].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[22]~output .bus_hold = "false";
defparam \reg1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \reg1[23]~output (
	.i(\my_regfile|start2[1].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[23]~output .bus_hold = "false";
defparam \reg1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \reg1[24]~output (
	.i(\my_regfile|start2[1].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[24]~output .bus_hold = "false";
defparam \reg1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \reg1[25]~output (
	.i(\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[25]~output .bus_hold = "false";
defparam \reg1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \reg1[26]~output (
	.i(\my_regfile|start2[1].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[26]~output .bus_hold = "false";
defparam \reg1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \reg1[27]~output (
	.i(\my_regfile|start2[1].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[27]~output .bus_hold = "false";
defparam \reg1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \reg1[28]~output (
	.i(\my_regfile|start2[1].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[28]~output .bus_hold = "false";
defparam \reg1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \reg1[29]~output (
	.i(\my_regfile|start2[1].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[29]~output .bus_hold = "false";
defparam \reg1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \reg1[30]~output (
	.i(\my_regfile|start2[1].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[30]~output .bus_hold = "false";
defparam \reg1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \reg1[31]~output (
	.i(\my_regfile|start2[1].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[31]~output .bus_hold = "false";
defparam \reg1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \reg2[0]~output (
	.i(\my_regfile|start2[2].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[0]~output .bus_hold = "false";
defparam \reg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \reg2[1]~output (
	.i(\my_regfile|start2[2].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[1]~output .bus_hold = "false";
defparam \reg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \reg2[2]~output (
	.i(\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[2]~output .bus_hold = "false";
defparam \reg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \reg2[3]~output (
	.i(\my_regfile|start2[2].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[3]~output .bus_hold = "false";
defparam \reg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \reg2[4]~output (
	.i(\my_regfile|start2[2].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[4]~output .bus_hold = "false";
defparam \reg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \reg2[5]~output (
	.i(\my_regfile|start2[2].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[5]~output .bus_hold = "false";
defparam \reg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \reg2[6]~output (
	.i(\my_regfile|start2[2].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[6]~output .bus_hold = "false";
defparam \reg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \reg2[7]~output (
	.i(\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[7]~output .bus_hold = "false";
defparam \reg2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \reg2[8]~output (
	.i(\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[8]~output .bus_hold = "false";
defparam \reg2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \reg2[9]~output (
	.i(\my_regfile|start2[2].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[9]~output .bus_hold = "false";
defparam \reg2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \reg2[10]~output (
	.i(\my_regfile|start2[2].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[10]~output .bus_hold = "false";
defparam \reg2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \reg2[11]~output (
	.i(\my_regfile|start2[2].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[11]~output .bus_hold = "false";
defparam \reg2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \reg2[12]~output (
	.i(\my_regfile|start2[2].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[12]~output .bus_hold = "false";
defparam \reg2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \reg2[13]~output (
	.i(\my_regfile|start2[2].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[13]~output .bus_hold = "false";
defparam \reg2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \reg2[14]~output (
	.i(\my_regfile|start2[2].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[14]~output .bus_hold = "false";
defparam \reg2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \reg2[15]~output (
	.i(\my_regfile|start2[2].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[15]~output .bus_hold = "false";
defparam \reg2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \reg2[16]~output (
	.i(\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[16]~output .bus_hold = "false";
defparam \reg2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \reg2[17]~output (
	.i(\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[17]~output .bus_hold = "false";
defparam \reg2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \reg2[18]~output (
	.i(\my_regfile|start2[2].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[18]~output .bus_hold = "false";
defparam \reg2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \reg2[19]~output (
	.i(\my_regfile|start2[2].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[19]~output .bus_hold = "false";
defparam \reg2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \reg2[20]~output (
	.i(\my_regfile|start2[2].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[20]~output .bus_hold = "false";
defparam \reg2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \reg2[21]~output (
	.i(\my_regfile|start2[2].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[21]~output .bus_hold = "false";
defparam \reg2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \reg2[22]~output (
	.i(\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[22]~output .bus_hold = "false";
defparam \reg2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \reg2[23]~output (
	.i(\my_regfile|start2[2].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[23]~output .bus_hold = "false";
defparam \reg2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \reg2[24]~output (
	.i(\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[24]~output .bus_hold = "false";
defparam \reg2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \reg2[25]~output (
	.i(\my_regfile|start2[2].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[25]~output .bus_hold = "false";
defparam \reg2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \reg2[26]~output (
	.i(\my_regfile|start2[2].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[26]~output .bus_hold = "false";
defparam \reg2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \reg2[27]~output (
	.i(\my_regfile|start2[2].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[27]~output .bus_hold = "false";
defparam \reg2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \reg2[28]~output (
	.i(\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[28]~output .bus_hold = "false";
defparam \reg2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \reg2[29]~output (
	.i(\my_regfile|start2[2].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[29]~output .bus_hold = "false";
defparam \reg2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \reg2[30]~output (
	.i(\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[30]~output .bus_hold = "false";
defparam \reg2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \reg2[31]~output (
	.i(\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[31]~output .bus_hold = "false";
defparam \reg2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \reg3[0]~output (
	.i(\my_regfile|start2[3].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[0]~output .bus_hold = "false";
defparam \reg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \reg3[1]~output (
	.i(\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[1]~output .bus_hold = "false";
defparam \reg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \reg3[2]~output (
	.i(\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[2]~output .bus_hold = "false";
defparam \reg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \reg3[3]~output (
	.i(\my_regfile|start2[3].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[3]~output .bus_hold = "false";
defparam \reg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \reg3[4]~output (
	.i(\my_regfile|start2[3].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[4]~output .bus_hold = "false";
defparam \reg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \reg3[5]~output (
	.i(\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[5]~output .bus_hold = "false";
defparam \reg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \reg3[6]~output (
	.i(\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[6]~output .bus_hold = "false";
defparam \reg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \reg3[7]~output (
	.i(\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[7]~output .bus_hold = "false";
defparam \reg3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \reg3[8]~output (
	.i(\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[8]~output .bus_hold = "false";
defparam \reg3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \reg3[9]~output (
	.i(\my_regfile|start2[3].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[9]~output .bus_hold = "false";
defparam \reg3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \reg3[10]~output (
	.i(\my_regfile|start2[3].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[10]~output .bus_hold = "false";
defparam \reg3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \reg3[11]~output (
	.i(\my_regfile|start2[3].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[11]~output .bus_hold = "false";
defparam \reg3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \reg3[12]~output (
	.i(\my_regfile|start2[3].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[12]~output .bus_hold = "false";
defparam \reg3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \reg3[13]~output (
	.i(\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[13]~output .bus_hold = "false";
defparam \reg3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \reg3[14]~output (
	.i(\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[14]~output .bus_hold = "false";
defparam \reg3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \reg3[15]~output (
	.i(\my_regfile|start2[3].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[15]~output .bus_hold = "false";
defparam \reg3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \reg3[16]~output (
	.i(\my_regfile|start2[3].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[16]~output .bus_hold = "false";
defparam \reg3[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \reg3[17]~output (
	.i(\my_regfile|start2[3].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[17]~output .bus_hold = "false";
defparam \reg3[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \reg3[18]~output (
	.i(\my_regfile|start2[3].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[18]~output .bus_hold = "false";
defparam \reg3[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \reg3[19]~output (
	.i(\my_regfile|start2[3].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[19]~output .bus_hold = "false";
defparam \reg3[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \reg3[20]~output (
	.i(\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[20]~output .bus_hold = "false";
defparam \reg3[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \reg3[21]~output (
	.i(\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[21]~output .bus_hold = "false";
defparam \reg3[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \reg3[22]~output (
	.i(\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[22]~output .bus_hold = "false";
defparam \reg3[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \reg3[23]~output (
	.i(\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[23]~output .bus_hold = "false";
defparam \reg3[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \reg3[24]~output (
	.i(\my_regfile|start2[3].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[24]~output .bus_hold = "false";
defparam \reg3[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \reg3[25]~output (
	.i(\my_regfile|start2[3].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[25]~output .bus_hold = "false";
defparam \reg3[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \reg3[26]~output (
	.i(\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[26]~output .bus_hold = "false";
defparam \reg3[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \reg3[27]~output (
	.i(\my_regfile|start2[3].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[27]~output .bus_hold = "false";
defparam \reg3[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \reg3[28]~output (
	.i(\my_regfile|start2[3].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[28]~output .bus_hold = "false";
defparam \reg3[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \reg3[29]~output (
	.i(\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[29]~output .bus_hold = "false";
defparam \reg3[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \reg3[30]~output (
	.i(\my_regfile|start2[3].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[30]~output .bus_hold = "false";
defparam \reg3[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \reg3[31]~output (
	.i(\my_regfile|start2[3].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[31]~output .bus_hold = "false";
defparam \reg3[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \reg4[0]~output (
	.i(\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[0]~output .bus_hold = "false";
defparam \reg4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \reg4[1]~output (
	.i(\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[1]~output .bus_hold = "false";
defparam \reg4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \reg4[2]~output (
	.i(\my_regfile|start2[4].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[2]~output .bus_hold = "false";
defparam \reg4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \reg4[3]~output (
	.i(\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[3]~output .bus_hold = "false";
defparam \reg4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \reg4[4]~output (
	.i(\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[4]~output .bus_hold = "false";
defparam \reg4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \reg4[5]~output (
	.i(\my_regfile|start2[4].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[5]~output .bus_hold = "false";
defparam \reg4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \reg4[6]~output (
	.i(\my_regfile|start2[4].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[6]~output .bus_hold = "false";
defparam \reg4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \reg4[7]~output (
	.i(\my_regfile|start2[4].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[7]~output .bus_hold = "false";
defparam \reg4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \reg4[8]~output (
	.i(\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[8]~output .bus_hold = "false";
defparam \reg4[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \reg4[9]~output (
	.i(\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[9]~output .bus_hold = "false";
defparam \reg4[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \reg4[10]~output (
	.i(\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[10]~output .bus_hold = "false";
defparam \reg4[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \reg4[11]~output (
	.i(\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[11]~output .bus_hold = "false";
defparam \reg4[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \reg4[12]~output (
	.i(\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[12]~output .bus_hold = "false";
defparam \reg4[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \reg4[13]~output (
	.i(\my_regfile|start2[4].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[13]~output .bus_hold = "false";
defparam \reg4[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \reg4[14]~output (
	.i(\my_regfile|start2[4].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[14]~output .bus_hold = "false";
defparam \reg4[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \reg4[15]~output (
	.i(\my_regfile|start2[4].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[15]~output .bus_hold = "false";
defparam \reg4[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \reg4[16]~output (
	.i(\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[16]~output .bus_hold = "false";
defparam \reg4[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \reg4[17]~output (
	.i(\my_regfile|start2[4].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[17]~output .bus_hold = "false";
defparam \reg4[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \reg4[18]~output (
	.i(\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[18]~output .bus_hold = "false";
defparam \reg4[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \reg4[19]~output (
	.i(\my_regfile|start2[4].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[19]~output .bus_hold = "false";
defparam \reg4[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \reg4[20]~output (
	.i(\my_regfile|start2[4].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[20]~output .bus_hold = "false";
defparam \reg4[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \reg4[21]~output (
	.i(\my_regfile|start2[4].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[21]~output .bus_hold = "false";
defparam \reg4[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \reg4[22]~output (
	.i(\my_regfile|start2[4].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[22]~output .bus_hold = "false";
defparam \reg4[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \reg4[23]~output (
	.i(\my_regfile|start2[4].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[23]~output .bus_hold = "false";
defparam \reg4[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \reg4[24]~output (
	.i(\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[24]~output .bus_hold = "false";
defparam \reg4[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \reg4[25]~output (
	.i(\my_regfile|start2[4].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[25]~output .bus_hold = "false";
defparam \reg4[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \reg4[26]~output (
	.i(\my_regfile|start2[4].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[26]~output .bus_hold = "false";
defparam \reg4[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \reg4[27]~output (
	.i(\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[27]~output .bus_hold = "false";
defparam \reg4[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \reg4[28]~output (
	.i(\my_regfile|start2[4].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[28]~output .bus_hold = "false";
defparam \reg4[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \reg4[29]~output (
	.i(\my_regfile|start2[4].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[29]~output .bus_hold = "false";
defparam \reg4[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \reg4[30]~output (
	.i(\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[30]~output .bus_hold = "false";
defparam \reg4[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \reg4[31]~output (
	.i(\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[31]~output .bus_hold = "false";
defparam \reg4[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \reg5[0]~output (
	.i(\my_regfile|start2[5].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[0]~output .bus_hold = "false";
defparam \reg5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \reg5[1]~output (
	.i(\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[1]~output .bus_hold = "false";
defparam \reg5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \reg5[2]~output (
	.i(\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[2]~output .bus_hold = "false";
defparam \reg5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \reg5[3]~output (
	.i(\my_regfile|start2[5].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[3]~output .bus_hold = "false";
defparam \reg5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \reg5[4]~output (
	.i(\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[4]~output .bus_hold = "false";
defparam \reg5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \reg5[5]~output (
	.i(\my_regfile|start2[5].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[5]~output .bus_hold = "false";
defparam \reg5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \reg5[6]~output (
	.i(\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[6]~output .bus_hold = "false";
defparam \reg5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \reg5[7]~output (
	.i(\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[7]~output .bus_hold = "false";
defparam \reg5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \reg5[8]~output (
	.i(\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[8]~output .bus_hold = "false";
defparam \reg5[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \reg5[9]~output (
	.i(\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[9]~output .bus_hold = "false";
defparam \reg5[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \reg5[10]~output (
	.i(\my_regfile|start2[5].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[10]~output .bus_hold = "false";
defparam \reg5[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \reg5[11]~output (
	.i(\my_regfile|start2[5].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[11]~output .bus_hold = "false";
defparam \reg5[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \reg5[12]~output (
	.i(\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[12]~output .bus_hold = "false";
defparam \reg5[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \reg5[13]~output (
	.i(\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[13]~output .bus_hold = "false";
defparam \reg5[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \reg5[14]~output (
	.i(\my_regfile|start2[5].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[14]~output .bus_hold = "false";
defparam \reg5[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \reg5[15]~output (
	.i(\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[15]~output .bus_hold = "false";
defparam \reg5[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \reg5[16]~output (
	.i(\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[16]~output .bus_hold = "false";
defparam \reg5[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \reg5[17]~output (
	.i(\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[17]~output .bus_hold = "false";
defparam \reg5[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \reg5[18]~output (
	.i(\my_regfile|start2[5].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[18]~output .bus_hold = "false";
defparam \reg5[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \reg5[19]~output (
	.i(\my_regfile|start2[5].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[19]~output .bus_hold = "false";
defparam \reg5[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \reg5[20]~output (
	.i(\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[20]~output .bus_hold = "false";
defparam \reg5[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \reg5[21]~output (
	.i(\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[21]~output .bus_hold = "false";
defparam \reg5[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \reg5[22]~output (
	.i(\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[22]~output .bus_hold = "false";
defparam \reg5[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \reg5[23]~output (
	.i(\my_regfile|start2[5].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[23]~output .bus_hold = "false";
defparam \reg5[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \reg5[24]~output (
	.i(\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[24]~output .bus_hold = "false";
defparam \reg5[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \reg5[25]~output (
	.i(\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[25]~output .bus_hold = "false";
defparam \reg5[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \reg5[26]~output (
	.i(\my_regfile|start2[5].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[26]~output .bus_hold = "false";
defparam \reg5[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \reg5[27]~output (
	.i(\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[27]~output .bus_hold = "false";
defparam \reg5[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \reg5[28]~output (
	.i(\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[28]~output .bus_hold = "false";
defparam \reg5[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \reg5[29]~output (
	.i(\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[29]~output .bus_hold = "false";
defparam \reg5[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \reg5[30]~output (
	.i(\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[30]~output .bus_hold = "false";
defparam \reg5[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \reg5[31]~output (
	.i(\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[31]~output .bus_hold = "false";
defparam \reg5[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \reg6[0]~output (
	.i(\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[0]~output .bus_hold = "false";
defparam \reg6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \reg6[1]~output (
	.i(\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[1]~output .bus_hold = "false";
defparam \reg6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \reg6[2]~output (
	.i(\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[2]~output .bus_hold = "false";
defparam \reg6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \reg6[3]~output (
	.i(\my_regfile|start2[6].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[3]~output .bus_hold = "false";
defparam \reg6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \reg6[4]~output (
	.i(\my_regfile|start2[6].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[4]~output .bus_hold = "false";
defparam \reg6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \reg6[5]~output (
	.i(\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[5]~output .bus_hold = "false";
defparam \reg6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \reg6[6]~output (
	.i(\my_regfile|start2[6].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[6]~output .bus_hold = "false";
defparam \reg6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \reg6[7]~output (
	.i(\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[7]~output .bus_hold = "false";
defparam \reg6[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \reg6[8]~output (
	.i(\my_regfile|start2[6].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[8]~output .bus_hold = "false";
defparam \reg6[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \reg6[9]~output (
	.i(\my_regfile|start2[6].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[9]~output .bus_hold = "false";
defparam \reg6[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \reg6[10]~output (
	.i(\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[10]~output .bus_hold = "false";
defparam \reg6[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \reg6[11]~output (
	.i(\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[11]~output .bus_hold = "false";
defparam \reg6[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \reg6[12]~output (
	.i(\my_regfile|start2[6].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[12]~output .bus_hold = "false";
defparam \reg6[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \reg6[13]~output (
	.i(\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[13]~output .bus_hold = "false";
defparam \reg6[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \reg6[14]~output (
	.i(\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[14]~output .bus_hold = "false";
defparam \reg6[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \reg6[15]~output (
	.i(\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[15]~output .bus_hold = "false";
defparam \reg6[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \reg6[16]~output (
	.i(\my_regfile|start2[6].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[16]~output .bus_hold = "false";
defparam \reg6[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \reg6[17]~output (
	.i(\my_regfile|start2[6].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[17]~output .bus_hold = "false";
defparam \reg6[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \reg6[18]~output (
	.i(\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[18]~output .bus_hold = "false";
defparam \reg6[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \reg6[19]~output (
	.i(\my_regfile|start2[6].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[19]~output .bus_hold = "false";
defparam \reg6[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \reg6[20]~output (
	.i(\my_regfile|start2[6].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[20]~output .bus_hold = "false";
defparam \reg6[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \reg6[21]~output (
	.i(\my_regfile|start2[6].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[21]~output .bus_hold = "false";
defparam \reg6[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \reg6[22]~output (
	.i(\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[22]~output .bus_hold = "false";
defparam \reg6[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \reg6[23]~output (
	.i(\my_regfile|start2[6].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[23]~output .bus_hold = "false";
defparam \reg6[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \reg6[24]~output (
	.i(\my_regfile|start2[6].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[24]~output .bus_hold = "false";
defparam \reg6[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \reg6[25]~output (
	.i(\my_regfile|start2[6].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[25]~output .bus_hold = "false";
defparam \reg6[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \reg6[26]~output (
	.i(\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[26]~output .bus_hold = "false";
defparam \reg6[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \reg6[27]~output (
	.i(\my_regfile|start2[6].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[27]~output .bus_hold = "false";
defparam \reg6[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \reg6[28]~output (
	.i(\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[28]~output .bus_hold = "false";
defparam \reg6[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \reg6[29]~output (
	.i(\my_regfile|start2[6].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[29]~output .bus_hold = "false";
defparam \reg6[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \reg6[30]~output (
	.i(\my_regfile|start2[6].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[30]~output .bus_hold = "false";
defparam \reg6[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \reg6[31]~output (
	.i(\my_regfile|start2[6].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[31]~output .bus_hold = "false";
defparam \reg6[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \reg7[0]~output (
	.i(\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[0]~output .bus_hold = "false";
defparam \reg7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \reg7[1]~output (
	.i(\my_regfile|start2[7].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[1]~output .bus_hold = "false";
defparam \reg7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \reg7[2]~output (
	.i(\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[2]~output .bus_hold = "false";
defparam \reg7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \reg7[3]~output (
	.i(\my_regfile|start2[7].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[3]~output .bus_hold = "false";
defparam \reg7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \reg7[4]~output (
	.i(\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[4]~output .bus_hold = "false";
defparam \reg7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \reg7[5]~output (
	.i(\my_regfile|start2[7].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[5]~output .bus_hold = "false";
defparam \reg7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \reg7[6]~output (
	.i(\my_regfile|start2[7].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[6]~output .bus_hold = "false";
defparam \reg7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \reg7[7]~output (
	.i(\my_regfile|start2[7].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[7]~output .bus_hold = "false";
defparam \reg7[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \reg7[8]~output (
	.i(\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[8]~output .bus_hold = "false";
defparam \reg7[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \reg7[9]~output (
	.i(\my_regfile|start2[7].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[9]~output .bus_hold = "false";
defparam \reg7[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \reg7[10]~output (
	.i(\my_regfile|start2[7].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[10]~output .bus_hold = "false";
defparam \reg7[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \reg7[11]~output (
	.i(\my_regfile|start2[7].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[11]~output .bus_hold = "false";
defparam \reg7[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \reg7[12]~output (
	.i(\my_regfile|start2[7].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[12]~output .bus_hold = "false";
defparam \reg7[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \reg7[13]~output (
	.i(\my_regfile|start2[7].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[13]~output .bus_hold = "false";
defparam \reg7[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \reg7[14]~output (
	.i(\my_regfile|start2[7].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[14]~output .bus_hold = "false";
defparam \reg7[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \reg7[15]~output (
	.i(\my_regfile|start2[7].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[15]~output .bus_hold = "false";
defparam \reg7[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \reg7[16]~output (
	.i(\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[16]~output .bus_hold = "false";
defparam \reg7[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \reg7[17]~output (
	.i(\my_regfile|start2[7].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[17]~output .bus_hold = "false";
defparam \reg7[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \reg7[18]~output (
	.i(\my_regfile|start2[7].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[18]~output .bus_hold = "false";
defparam \reg7[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \reg7[19]~output (
	.i(\my_regfile|start2[7].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[19]~output .bus_hold = "false";
defparam \reg7[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \reg7[20]~output (
	.i(\my_regfile|start2[7].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[20]~output .bus_hold = "false";
defparam \reg7[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \reg7[21]~output (
	.i(\my_regfile|start2[7].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[21]~output .bus_hold = "false";
defparam \reg7[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \reg7[22]~output (
	.i(\my_regfile|start2[7].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[22]~output .bus_hold = "false";
defparam \reg7[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \reg7[23]~output (
	.i(\my_regfile|start2[7].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[23]~output .bus_hold = "false";
defparam \reg7[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \reg7[24]~output (
	.i(\my_regfile|start2[7].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[24]~output .bus_hold = "false";
defparam \reg7[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \reg7[25]~output (
	.i(\my_regfile|start2[7].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[25]~output .bus_hold = "false";
defparam \reg7[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \reg7[26]~output (
	.i(\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[26]~output .bus_hold = "false";
defparam \reg7[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \reg7[27]~output (
	.i(\my_regfile|start2[7].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[27]~output .bus_hold = "false";
defparam \reg7[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \reg7[28]~output (
	.i(\my_regfile|start2[7].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[28]~output .bus_hold = "false";
defparam \reg7[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \reg7[29]~output (
	.i(\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[29]~output .bus_hold = "false";
defparam \reg7[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \reg7[30]~output (
	.i(\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[30]~output .bus_hold = "false";
defparam \reg7[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \reg7[31]~output (
	.i(\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[31]~output .bus_hold = "false";
defparam \reg7[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \reg8[0]~output (
	.i(\my_regfile|start2[8].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[0]~output .bus_hold = "false";
defparam \reg8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \reg8[1]~output (
	.i(\my_regfile|start2[8].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[1]~output .bus_hold = "false";
defparam \reg8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \reg8[2]~output (
	.i(\my_regfile|start2[8].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[2]~output .bus_hold = "false";
defparam \reg8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \reg8[3]~output (
	.i(\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[3]~output .bus_hold = "false";
defparam \reg8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \reg8[4]~output (
	.i(\my_regfile|start2[8].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[4]~output .bus_hold = "false";
defparam \reg8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \reg8[5]~output (
	.i(\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[5]~output .bus_hold = "false";
defparam \reg8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \reg8[6]~output (
	.i(\my_regfile|start2[8].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[6]~output .bus_hold = "false";
defparam \reg8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \reg8[7]~output (
	.i(\my_regfile|start2[8].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[7]~output .bus_hold = "false";
defparam \reg8[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \reg8[8]~output (
	.i(\my_regfile|start2[8].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[8]~output .bus_hold = "false";
defparam \reg8[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \reg8[9]~output (
	.i(\my_regfile|start2[8].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[9]~output .bus_hold = "false";
defparam \reg8[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \reg8[10]~output (
	.i(\my_regfile|start2[8].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[10]~output .bus_hold = "false";
defparam \reg8[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \reg8[11]~output (
	.i(\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[11]~output .bus_hold = "false";
defparam \reg8[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \reg8[12]~output (
	.i(\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[12]~output .bus_hold = "false";
defparam \reg8[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \reg8[13]~output (
	.i(\my_regfile|start2[8].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[13]~output .bus_hold = "false";
defparam \reg8[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \reg8[14]~output (
	.i(\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[14]~output .bus_hold = "false";
defparam \reg8[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \reg8[15]~output (
	.i(\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[15]~output .bus_hold = "false";
defparam \reg8[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \reg8[16]~output (
	.i(\my_regfile|start2[8].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[16]~output .bus_hold = "false";
defparam \reg8[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \reg8[17]~output (
	.i(\my_regfile|start2[8].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[17]~output .bus_hold = "false";
defparam \reg8[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \reg8[18]~output (
	.i(\my_regfile|start2[8].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[18]~output .bus_hold = "false";
defparam \reg8[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \reg8[19]~output (
	.i(\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[19]~output .bus_hold = "false";
defparam \reg8[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \reg8[20]~output (
	.i(\my_regfile|start2[8].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[20]~output .bus_hold = "false";
defparam \reg8[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \reg8[21]~output (
	.i(\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[21]~output .bus_hold = "false";
defparam \reg8[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \reg8[22]~output (
	.i(\my_regfile|start2[8].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[22]~output .bus_hold = "false";
defparam \reg8[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \reg8[23]~output (
	.i(\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[23]~output .bus_hold = "false";
defparam \reg8[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \reg8[24]~output (
	.i(\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[24]~output .bus_hold = "false";
defparam \reg8[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \reg8[25]~output (
	.i(\my_regfile|start2[8].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[25]~output .bus_hold = "false";
defparam \reg8[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \reg8[26]~output (
	.i(\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[26]~output .bus_hold = "false";
defparam \reg8[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \reg8[27]~output (
	.i(\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[27]~output .bus_hold = "false";
defparam \reg8[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \reg8[28]~output (
	.i(\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[28]~output .bus_hold = "false";
defparam \reg8[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \reg8[29]~output (
	.i(\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[29]~output .bus_hold = "false";
defparam \reg8[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \reg8[30]~output (
	.i(\my_regfile|start2[8].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[30]~output .bus_hold = "false";
defparam \reg8[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \reg8[31]~output (
	.i(\my_regfile|start2[8].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[31]~output .bus_hold = "false";
defparam \reg8[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \frediv_1|out_clk~0 (
// Equation(s):
// \frediv_1|out_clk~0_combout  = (!\frediv_1|out_clk~q  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frediv_1|out_clk~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\frediv_1|out_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_1|out_clk~0 .lut_mask = 16'h000F;
defparam \frediv_1|out_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \frediv_1|out_clk~feeder (
// Equation(s):
// \frediv_1|out_clk~feeder_combout  = \frediv_1|out_clk~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\frediv_1|out_clk~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\frediv_1|out_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_1|out_clk~feeder .lut_mask = 16'hF0F0;
defparam \frediv_1|out_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \frediv_1|out_clk (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\frediv_1|out_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frediv_1|out_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frediv_1|out_clk .is_wysiwyg = "true";
defparam \frediv_1|out_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \frediv_1|out_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\frediv_1|out_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\frediv_1|out_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \frediv_1|out_clk~clkctrl .clock_type = "global clock";
defparam \frediv_1|out_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \frediv_2|out_clk~0 (
// Equation(s):
// \frediv_2|out_clk~0_combout  = (!\reset~input_o  & !\frediv_2|out_clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\frediv_2|out_clk~q ),
	.cin(gnd),
	.combout(\frediv_2|out_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_2|out_clk~0 .lut_mask = 16'h000F;
defparam \frediv_2|out_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \frediv_2|out_clk~feeder (
// Equation(s):
// \frediv_2|out_clk~feeder_combout  = \frediv_2|out_clk~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\frediv_2|out_clk~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\frediv_2|out_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_2|out_clk~feeder .lut_mask = 16'hF0F0;
defparam \frediv_2|out_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N15
dffeas \frediv_2|out_clk (
	.clk(\frediv_1|out_clk~clkctrl_outclk ),
	.d(\frediv_2|out_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frediv_2|out_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frediv_2|out_clk .is_wysiwyg = "true";
defparam \frediv_2|out_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \frediv_2|out_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\frediv_2|out_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\frediv_2|out_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \frediv_2|out_clk~clkctrl .clock_type = "global clock";
defparam \frediv_2|out_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \my_processor|alu_2|Add0~0 (
// Equation(s):
// \my_processor|alu_2|Add0~0_combout  = \my_processor|pc_counter1|pc_out [0] $ (VCC)
// \my_processor|alu_2|Add0~1  = CARRY(\my_processor|pc_counter1|pc_out [0])

	.dataa(\my_processor|pc_counter1|pc_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|alu_2|Add0~0_combout ),
	.cout(\my_processor|alu_2|Add0~1 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~0 .lut_mask = 16'h55AA;
defparam \my_processor|alu_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \my_processor|alu_2|Add0~2 (
// Equation(s):
// \my_processor|alu_2|Add0~2_combout  = (\my_processor|pc_counter1|pc_out [1] & (!\my_processor|alu_2|Add0~1 )) # (!\my_processor|pc_counter1|pc_out [1] & ((\my_processor|alu_2|Add0~1 ) # (GND)))
// \my_processor|alu_2|Add0~3  = CARRY((!\my_processor|alu_2|Add0~1 ) # (!\my_processor|pc_counter1|pc_out [1]))

	.dataa(\my_processor|pc_counter1|pc_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~1 ),
	.combout(\my_processor|alu_2|Add0~2_combout ),
	.cout(\my_processor|alu_2|Add0~3 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~2 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \my_processor|alu_2|Add0~4 (
// Equation(s):
// \my_processor|alu_2|Add0~4_combout  = (\my_processor|pc_counter1|pc_out [2] & (\my_processor|alu_2|Add0~3  $ (GND))) # (!\my_processor|pc_counter1|pc_out [2] & (!\my_processor|alu_2|Add0~3  & VCC))
// \my_processor|alu_2|Add0~5  = CARRY((\my_processor|pc_counter1|pc_out [2] & !\my_processor|alu_2|Add0~3 ))

	.dataa(\my_processor|pc_counter1|pc_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~3 ),
	.combout(\my_processor|alu_2|Add0~4_combout ),
	.cout(\my_processor|alu_2|Add0~5 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~4 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \my_processor|alu_2|Add0~6 (
// Equation(s):
// \my_processor|alu_2|Add0~6_combout  = (\my_processor|pc_counter1|pc_out [3] & (!\my_processor|alu_2|Add0~5 )) # (!\my_processor|pc_counter1|pc_out [3] & ((\my_processor|alu_2|Add0~5 ) # (GND)))
// \my_processor|alu_2|Add0~7  = CARRY((!\my_processor|alu_2|Add0~5 ) # (!\my_processor|pc_counter1|pc_out [3]))

	.dataa(\my_processor|pc_counter1|pc_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~5 ),
	.combout(\my_processor|alu_2|Add0~6_combout ),
	.cout(\my_processor|alu_2|Add0~7 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~6 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \my_processor|alu_2|Add0~8 (
// Equation(s):
// \my_processor|alu_2|Add0~8_combout  = (\my_processor|pc_counter1|pc_out [4] & (\my_processor|alu_2|Add0~7  $ (GND))) # (!\my_processor|pc_counter1|pc_out [4] & (!\my_processor|alu_2|Add0~7  & VCC))
// \my_processor|alu_2|Add0~9  = CARRY((\my_processor|pc_counter1|pc_out [4] & !\my_processor|alu_2|Add0~7 ))

	.dataa(\my_processor|pc_counter1|pc_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~7 ),
	.combout(\my_processor|alu_2|Add0~8_combout ),
	.cout(\my_processor|alu_2|Add0~9 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~8 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \my_processor|alu_2|Add0~10 (
// Equation(s):
// \my_processor|alu_2|Add0~10_combout  = (\my_processor|pc_counter1|pc_out [5] & (!\my_processor|alu_2|Add0~9 )) # (!\my_processor|pc_counter1|pc_out [5] & ((\my_processor|alu_2|Add0~9 ) # (GND)))
// \my_processor|alu_2|Add0~11  = CARRY((!\my_processor|alu_2|Add0~9 ) # (!\my_processor|pc_counter1|pc_out [5]))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~9 ),
	.combout(\my_processor|alu_2|Add0~10_combout ),
	.cout(\my_processor|alu_2|Add0~11 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~10 .lut_mask = 16'h3C3F;
defparam \my_processor|alu_2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \my_processor|alu_2|Add0~12 (
// Equation(s):
// \my_processor|alu_2|Add0~12_combout  = (\my_processor|pc_counter1|pc_out [6] & (\my_processor|alu_2|Add0~11  $ (GND))) # (!\my_processor|pc_counter1|pc_out [6] & (!\my_processor|alu_2|Add0~11  & VCC))
// \my_processor|alu_2|Add0~13  = CARRY((\my_processor|pc_counter1|pc_out [6] & !\my_processor|alu_2|Add0~11 ))

	.dataa(\my_processor|pc_counter1|pc_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~11 ),
	.combout(\my_processor|alu_2|Add0~12_combout ),
	.cout(\my_processor|alu_2|Add0~13 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~12 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \my_processor|alu_2|Add0~14 (
// Equation(s):
// \my_processor|alu_2|Add0~14_combout  = (\my_processor|pc_counter1|pc_out [7] & (!\my_processor|alu_2|Add0~13 )) # (!\my_processor|pc_counter1|pc_out [7] & ((\my_processor|alu_2|Add0~13 ) # (GND)))
// \my_processor|alu_2|Add0~15  = CARRY((!\my_processor|alu_2|Add0~13 ) # (!\my_processor|pc_counter1|pc_out [7]))

	.dataa(\my_processor|pc_counter1|pc_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~13 ),
	.combout(\my_processor|alu_2|Add0~14_combout ),
	.cout(\my_processor|alu_2|Add0~15 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~14 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \my_processor|alu_2|Add0~16 (
// Equation(s):
// \my_processor|alu_2|Add0~16_combout  = (\my_processor|pc_counter1|pc_out [8] & (\my_processor|alu_2|Add0~15  $ (GND))) # (!\my_processor|pc_counter1|pc_out [8] & (!\my_processor|alu_2|Add0~15  & VCC))
// \my_processor|alu_2|Add0~17  = CARRY((\my_processor|pc_counter1|pc_out [8] & !\my_processor|alu_2|Add0~15 ))

	.dataa(\my_processor|pc_counter1|pc_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~15 ),
	.combout(\my_processor|alu_2|Add0~16_combout ),
	.cout(\my_processor|alu_2|Add0~17 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~16 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \my_processor|alu_2|Add0~18 (
// Equation(s):
// \my_processor|alu_2|Add0~18_combout  = (\my_processor|pc_counter1|pc_out [9] & (!\my_processor|alu_2|Add0~17 )) # (!\my_processor|pc_counter1|pc_out [9] & ((\my_processor|alu_2|Add0~17 ) # (GND)))
// \my_processor|alu_2|Add0~19  = CARRY((!\my_processor|alu_2|Add0~17 ) # (!\my_processor|pc_counter1|pc_out [9]))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~17 ),
	.combout(\my_processor|alu_2|Add0~18_combout ),
	.cout(\my_processor|alu_2|Add0~19 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~18 .lut_mask = 16'h3C3F;
defparam \my_processor|alu_2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \my_processor|alu_2|Add0~20 (
// Equation(s):
// \my_processor|alu_2|Add0~20_combout  = (\my_processor|pc_counter1|pc_out [10] & (\my_processor|alu_2|Add0~19  $ (GND))) # (!\my_processor|pc_counter1|pc_out [10] & (!\my_processor|alu_2|Add0~19  & VCC))
// \my_processor|alu_2|Add0~21  = CARRY((\my_processor|pc_counter1|pc_out [10] & !\my_processor|alu_2|Add0~19 ))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~19 ),
	.combout(\my_processor|alu_2|Add0~20_combout ),
	.cout(\my_processor|alu_2|Add0~21 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~20 .lut_mask = 16'hC30C;
defparam \my_processor|alu_2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \my_processor|alu_2|Add0~22 (
// Equation(s):
// \my_processor|alu_2|Add0~22_combout  = \my_processor|alu_2|Add0~21  $ (\my_processor|pc_counter1|pc_out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|pc_counter1|pc_out [11]),
	.cin(\my_processor|alu_2|Add0~21 ),
	.combout(\my_processor|alu_2|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_2|Add0~22 .lut_mask = 16'h0FF0;
defparam \my_processor|alu_2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004005001;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038020004E4A;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B9A0400003;
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \my_processor|alu_3|Add0~0 (
// Equation(s):
// \my_processor|alu_3|Add0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [0] & (\my_processor|alu_2|Add0~0_combout  $ (VCC))) # (!\my_imem|altsyncram_component|auto_generated|q_a [0] & (\my_processor|alu_2|Add0~0_combout  & VCC))
// \my_processor|alu_3|Add0~1  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [0] & \my_processor|alu_2|Add0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|alu_2|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|alu_3|Add0~0_combout ),
	.cout(\my_processor|alu_3|Add0~1 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|alu_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \my_processor|alu_3|Add0~2 (
// Equation(s):
// \my_processor|alu_3|Add0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [1] & ((\my_processor|alu_2|Add0~2_combout  & (\my_processor|alu_3|Add0~1  & VCC)) # (!\my_processor|alu_2|Add0~2_combout  & (!\my_processor|alu_3|Add0~1 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [1] & ((\my_processor|alu_2|Add0~2_combout  & (!\my_processor|alu_3|Add0~1 )) # (!\my_processor|alu_2|Add0~2_combout  & ((\my_processor|alu_3|Add0~1 ) # (GND)))))
// \my_processor|alu_3|Add0~3  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [1] & (!\my_processor|alu_2|Add0~2_combout  & !\my_processor|alu_3|Add0~1 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [1] & ((!\my_processor|alu_3|Add0~1 ) # 
// (!\my_processor|alu_2|Add0~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_processor|alu_2|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~1 ),
	.combout(\my_processor|alu_3|Add0~2_combout ),
	.cout(\my_processor|alu_3|Add0~3 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \my_processor|alu_3|Add0~4 (
// Equation(s):
// \my_processor|alu_3|Add0~4_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [2] $ (\my_processor|alu_2|Add0~4_combout  $ (!\my_processor|alu_3|Add0~3 )))) # (GND)
// \my_processor|alu_3|Add0~5  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_processor|alu_2|Add0~4_combout ) # (!\my_processor|alu_3|Add0~3 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [2] & 
// (\my_processor|alu_2|Add0~4_combout  & !\my_processor|alu_3|Add0~3 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|alu_2|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~3 ),
	.combout(\my_processor|alu_3|Add0~4_combout ),
	.cout(\my_processor|alu_3|Add0~5 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \my_processor|alu_3|Add0~6 (
// Equation(s):
// \my_processor|alu_3|Add0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_processor|alu_2|Add0~6_combout  & (\my_processor|alu_3|Add0~5  & VCC)) # (!\my_processor|alu_2|Add0~6_combout  & (!\my_processor|alu_3|Add0~5 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_processor|alu_2|Add0~6_combout  & (!\my_processor|alu_3|Add0~5 )) # (!\my_processor|alu_2|Add0~6_combout  & ((\my_processor|alu_3|Add0~5 ) # (GND)))))
// \my_processor|alu_3|Add0~7  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_processor|alu_2|Add0~6_combout  & !\my_processor|alu_3|Add0~5 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & ((!\my_processor|alu_3|Add0~5 ) # 
// (!\my_processor|alu_2|Add0~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|alu_2|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~5 ),
	.combout(\my_processor|alu_3|Add0~6_combout ),
	.cout(\my_processor|alu_3|Add0~7 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \my_processor|alu_3|Add0~8 (
// Equation(s):
// \my_processor|alu_3|Add0~8_combout  = ((\my_processor|alu_2|Add0~8_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [4] $ (!\my_processor|alu_3|Add0~7 )))) # (GND)
// \my_processor|alu_3|Add0~9  = CARRY((\my_processor|alu_2|Add0~8_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # (!\my_processor|alu_3|Add0~7 ))) # (!\my_processor|alu_2|Add0~8_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_processor|alu_3|Add0~7 )))

	.dataa(\my_processor|alu_2|Add0~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~7 ),
	.combout(\my_processor|alu_3|Add0~8_combout ),
	.cout(\my_processor|alu_3|Add0~9 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \my_processor|alu_3|Add0~10 (
// Equation(s):
// \my_processor|alu_3|Add0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [5] & ((\my_processor|alu_2|Add0~10_combout  & (\my_processor|alu_3|Add0~9  & VCC)) # (!\my_processor|alu_2|Add0~10_combout  & (!\my_processor|alu_3|Add0~9 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [5] & ((\my_processor|alu_2|Add0~10_combout  & (!\my_processor|alu_3|Add0~9 )) # (!\my_processor|alu_2|Add0~10_combout  & ((\my_processor|alu_3|Add0~9 ) # (GND)))))
// \my_processor|alu_3|Add0~11  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [5] & (!\my_processor|alu_2|Add0~10_combout  & !\my_processor|alu_3|Add0~9 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [5] & ((!\my_processor|alu_3|Add0~9 ) 
// # (!\my_processor|alu_2|Add0~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_processor|alu_2|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~9 ),
	.combout(\my_processor|alu_3|Add0~10_combout ),
	.cout(\my_processor|alu_3|Add0~11 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \my_processor|alu_3|Add0~12 (
// Equation(s):
// \my_processor|alu_3|Add0~12_combout  = ((\my_processor|alu_2|Add0~12_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [6] $ (!\my_processor|alu_3|Add0~11 )))) # (GND)
// \my_processor|alu_3|Add0~13  = CARRY((\my_processor|alu_2|Add0~12_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [6]) # (!\my_processor|alu_3|Add0~11 ))) # (!\my_processor|alu_2|Add0~12_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [6] & !\my_processor|alu_3|Add0~11 )))

	.dataa(\my_processor|alu_2|Add0~12_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~11 ),
	.combout(\my_processor|alu_3|Add0~12_combout ),
	.cout(\my_processor|alu_3|Add0~13 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \my_processor|alu_3|Add0~14 (
// Equation(s):
// \my_processor|alu_3|Add0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_2|Add0~14_combout  & (\my_processor|alu_3|Add0~13  & VCC)) # (!\my_processor|alu_2|Add0~14_combout  & (!\my_processor|alu_3|Add0~13 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_2|Add0~14_combout  & (!\my_processor|alu_3|Add0~13 )) # (!\my_processor|alu_2|Add0~14_combout  & ((\my_processor|alu_3|Add0~13 ) # (GND)))))
// \my_processor|alu_3|Add0~15  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_processor|alu_2|Add0~14_combout  & !\my_processor|alu_3|Add0~13 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((!\my_processor|alu_3|Add0~13 
// ) # (!\my_processor|alu_2|Add0~14_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|alu_2|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~13 ),
	.combout(\my_processor|alu_3|Add0~14_combout ),
	.cout(\my_processor|alu_3|Add0~15 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \my_processor|alu_3|Add0~16 (
// Equation(s):
// \my_processor|alu_3|Add0~16_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] $ (\my_processor|alu_2|Add0~16_combout  $ (!\my_processor|alu_3|Add0~15 )))) # (GND)
// \my_processor|alu_3|Add0~17  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|alu_2|Add0~16_combout ) # (!\my_processor|alu_3|Add0~15 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_processor|alu_2|Add0~16_combout  & !\my_processor|alu_3|Add0~15 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|alu_2|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~15 ),
	.combout(\my_processor|alu_3|Add0~16_combout ),
	.cout(\my_processor|alu_3|Add0~17 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \my_processor|alu_3|Add0~18 (
// Equation(s):
// \my_processor|alu_3|Add0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_2|Add0~18_combout  & (\my_processor|alu_3|Add0~17  & VCC)) # (!\my_processor|alu_2|Add0~18_combout  & (!\my_processor|alu_3|Add0~17 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_2|Add0~18_combout  & (!\my_processor|alu_3|Add0~17 )) # (!\my_processor|alu_2|Add0~18_combout  & ((\my_processor|alu_3|Add0~17 ) # (GND)))))
// \my_processor|alu_3|Add0~19  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_processor|alu_2|Add0~18_combout  & !\my_processor|alu_3|Add0~17 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((!\my_processor|alu_3|Add0~17 
// ) # (!\my_processor|alu_2|Add0~18_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_2|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~17 ),
	.combout(\my_processor|alu_3|Add0~18_combout ),
	.cout(\my_processor|alu_3|Add0~19 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \my_processor|alu_3|Add0~20 (
// Equation(s):
// \my_processor|alu_3|Add0~20_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [10] $ (\my_processor|alu_2|Add0~20_combout  $ (!\my_processor|alu_3|Add0~19 )))) # (GND)
// \my_processor|alu_3|Add0~21  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_2|Add0~20_combout ) # (!\my_processor|alu_3|Add0~19 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|alu_2|Add0~20_combout  & !\my_processor|alu_3|Add0~19 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_2|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~19 ),
	.combout(\my_processor|alu_3|Add0~20_combout ),
	.cout(\my_processor|alu_3|Add0~21 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \my_processor|alu_3|Add0~22 (
// Equation(s):
// \my_processor|alu_3|Add0~22_combout  = \my_processor|alu_2|Add0~22_combout  $ (\my_processor|alu_3|Add0~21  $ (\my_imem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\my_processor|alu_2|Add0~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(\my_processor|alu_3|Add0~21 ),
	.combout(\my_processor|alu_3|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_3|Add0~22 .lut_mask = 16'hA55A;
defparam \my_processor|alu_3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000;
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \my_processor|dec_1|d4|d2|and2~0 (
// Equation(s):
// \my_processor|dec_1|d4|d2|and2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & !\my_imem|altsyncram_component|auto_generated|q_a [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|dec_1|d4|d2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d4|d2|and2~0 .lut_mask = 16'h000F;
defparam \my_processor|dec_1|d4|d2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \my_processor|or_1 (
// Equation(s):
// \my_processor|or_1~combout  = (\my_processor|dec_1|d4|d2|and2~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_imem|altsyncram_component|auto_generated|q_a [29]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & !\my_imem|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|dec_1|d4|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|or_1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or_1 .lut_mask = 16'h8E00;
defparam \my_processor|or_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016149540;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \my_processor|mux5_1|start[3].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_1|start[3].mux0|or_1~0_combout  = (\my_processor|or_1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|or_1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_processor|or_1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_1|start[3].mux0|or_1~0 .lut_mask = 16'hAAF0;
defparam \my_processor|mux5_1|start[3].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \my_regfile|decoder3|d4|d1|and1~5 (
// Equation(s):
// \my_regfile|decoder3|d4|d1|and1~5_combout  = (!\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & ((\my_processor|or_1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [24]))) # (!\my_processor|or_1~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|or_1~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d1|and1~5 .lut_mask = 16'h00E2;
defparam \my_regfile|decoder3|d4|d1|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneive_lcell_comb \my_regfile|decoder3|d4|d1|and3~2 (
// Equation(s):
// \my_regfile|decoder3|d4|d1|and3~2_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d1|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d1|and3~2 .lut_mask = 16'h0400;
defparam \my_regfile|decoder3|d4|d1|and3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneive_lcell_comb \my_processor|or_1~2 (
// Equation(s):
// \my_processor|or_1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [31]) # ((\my_imem|altsyncram_component|auto_generated|q_a [27]) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or_1~2 .lut_mask = 16'hFFEF;
defparam \my_processor|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneive_lcell_comb \my_processor|dec_1|d4|d1|and1~0 (
// Equation(s):
// \my_processor|dec_1|d4|d1|and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & !\my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|dec_1|d4|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d4|d1|and1~0 .lut_mask = 16'h0030;
defparam \my_processor|dec_1|d4|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneive_lcell_comb \my_processor|or_3 (
// Equation(s):
// \my_processor|or_3~combout  = (\my_processor|dec_1|d5|d2|and4~combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [27] & \my_processor|dec_1|d4|d1|and1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|dec_1|d4|d1|and1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|or_3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or_3 .lut_mask = 16'hECEC;
defparam \my_processor|or_3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
cycloneive_lcell_comb \my_processor|mux5_01|start[1].m3|and_1~0 (
// Equation(s):
// \my_processor|mux5_01|start[1].m3|and_1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (\my_processor|or_1~2_combout  & !\my_processor|or_3~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|or_1~2_combout ),
	.datad(\my_processor|or_3~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_01|start[1].m3|and_1~0 .lut_mask = 16'h00C0;
defparam \my_processor|mux5_01|start[1].m3|and_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
cycloneive_lcell_comb \my_processor|mux5_01|start[0].m3|or_1~0 (
// Equation(s):
// \my_processor|mux5_01|start[0].m3|or_1~0_combout  = (!\my_processor|or_3~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [2]) # (!\my_processor|or_1~2_combout )))

	.dataa(\my_processor|or_1~2_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|or_3~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_01|start[0].m3|or_1~0 .lut_mask = 16'h00F5;
defparam \my_processor|mux5_01|start[0].m3|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N16
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~0_combout  = (\my_processor|or_3~combout ) # (((!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_imem|altsyncram_component|auto_generated|q_a [6])) # (!\my_processor|or_1~2_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_processor|or_3~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_processor|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~0 .lut_mask = 16'hCDFF;
defparam \my_processor|mux32_2|start[30].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
cycloneive_lcell_comb \my_processor|mux5_01|start[2].m3|and_1~0 (
// Equation(s):
// \my_processor|mux5_01|start[2].m3|and_1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_processor|or_1~2_combout  & !\my_processor|or_3~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|or_1~2_combout ),
	.datad(\my_processor|or_3~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_01|start[2].m3|and_1~0 .lut_mask = 16'h00C0;
defparam \my_processor|mux5_01|start[2].m3|and_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N4
cycloneive_lcell_comb \my_processor|alu_1|Selector31~14 (
// Equation(s):
// \my_processor|alu_1|Selector31~14_combout  = ((\my_processor|mux5_01|start[1].m3|and_1~0_combout  & ((\my_processor|mux5_01|start[2].m3|and_1~0_combout ))) # (!\my_processor|mux5_01|start[1].m3|and_1~0_combout  & 
// (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & !\my_processor|mux5_01|start[2].m3|and_1~0_combout ))) # (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout )

	.dataa(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~14 .lut_mask = 16'hAF1F;
defparam \my_processor|alu_1|Selector31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \my_processor|mux5_1|start[2].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_1|start[2].mux0|or_1~0_combout  = (\my_processor|or_1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|or_1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [14])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\my_processor|or_1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_1|start[2].mux0|or_1~0 .lut_mask = 16'hCCF0;
defparam \my_processor|mux5_1|start[2].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \my_regfile|decoder3|d5|d2|and1~5 (
// Equation(s):
// \my_regfile|decoder3|d5|d2|and1~5_combout  = (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & ((\my_processor|or_1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|or_1~combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|or_1~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d2|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d2|and1~5 .lut_mask = 16'h00B8;
defparam \my_regfile|decoder3|d5|d2|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \my_regfile|decoder3|d7|d2|and1~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d2|and1~0_combout  = (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_regfile|decoder3|d5|d2|and1~5_combout  & \my_processor|mux5_1|start[4].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_regfile|decoder3|d5|d2|and1~5_combout ),
	.datad(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d2|and1~0 .lut_mask = 16'h8000;
defparam \my_regfile|decoder3|d7|d2|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_2|start[11].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[27].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneive_lcell_comb \my_processor|or_5~0 (
// Equation(s):
// \my_processor|or_5~0_combout  = (\my_processor|dec_1|d5|d2|and4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_imem|altsyncram_component|auto_generated|q_a [27])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [29] & ((!\my_imem|altsyncram_component|auto_generated|q_a [27])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_processor|dec_1|d5|d2|and4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|or_5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or_5~0 .lut_mask = 16'h4030;
defparam \my_processor|or_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N6
cycloneive_lcell_comb \my_regfile|start1[3].and1~0 (
// Equation(s):
// \my_regfile|start1[3].and1~0_combout  = (\my_processor|or_5~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\my_processor|or_5~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start1[3].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[3].and1~0 .lut_mask = 16'h8080;
defparam \my_regfile|start1[3].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N8
cycloneive_lcell_comb \my_regfile|start1[27].and1~0 (
// Equation(s):
// \my_regfile|start1[27].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[3].and1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[3].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[27].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[27].and1~0 .lut_mask = 16'h2000;
defparam \my_regfile|start1[27].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N11
dffeas \my_regfile|start2[27].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_2|start[11].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneive_lcell_comb \my_regfile|start1[24].and1~0 (
// Equation(s):
// \my_regfile|start1[24].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_processor|or_5~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|or_5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[24].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[24].and1~0 .lut_mask = 16'h0500;
defparam \my_regfile|start1[24].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneive_lcell_comb \my_regfile|start1[28].and1~0 (
// Equation(s):
// \my_regfile|start1[28].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|start1[24].and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|start1[24].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[28].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[28].and1~0 .lut_mask = 16'h8000;
defparam \my_regfile|start1[28].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N23
dffeas \my_regfile|start2[28].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \my_regfile|decoder3|d7|d1|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d1|and4~0_combout  = (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d1|and1~0_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d1|and4~0 .lut_mask = 16'h1000;
defparam \my_regfile|decoder3|d7|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~246 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~246_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and1~0_combout  & (((\my_regfile|start2[28].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~246 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[11]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \my_regfile|decoder3|d7|d1|and3~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d1|and3~0_combout  = (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d1|and1~0_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d1|and3~0 .lut_mask = 16'h4000;
defparam \my_regfile|decoder3|d7|d1|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \my_regfile|decoder3|d7|d1|and1~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d1|and1~0_combout  = (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d1|and1~0_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d1|and1~0 .lut_mask = 16'h8000;
defparam \my_regfile|decoder3|d7|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cycloneive_lcell_comb \my_regfile|start1[31].and1~0 (
// Equation(s):
// \my_regfile|start1[31].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[3].and1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[3].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[31].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[31].and1~0 .lut_mask = 16'h8000;
defparam \my_regfile|start1[31].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N5
dffeas \my_regfile|start2[31].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N16
cycloneive_lcell_comb \my_regfile|start1[2].and1~0 (
// Equation(s):
// \my_regfile|start1[2].and1~0_combout  = (\my_processor|or_5~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23] & !\my_imem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\my_processor|or_5~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start1[2].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[2].and1~0 .lut_mask = 16'h0808;
defparam \my_regfile|start1[2].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneive_lcell_comb \my_regfile|start1[30].and1~0 (
// Equation(s):
// \my_regfile|start1[30].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[2].and1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[2].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|start1[30].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[30].and1~0 .lut_mask = 16'h8000;
defparam \my_regfile|start1[30].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N19
dffeas \my_regfile|start2[30].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \my_regfile|decoder3|d7|d1|and2~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d1|and2~0_combout  = (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d1|and1~0_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d1|and2~0 .lut_mask = 16'h0800;
defparam \my_regfile|decoder3|d7|d1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~247 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~247_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and1~0_combout  & (((\my_regfile|start2[30].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[30].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~247 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[11]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N14
cycloneive_lcell_comb \my_regfile|start1[1].and1~0 (
// Equation(s):
// \my_regfile|start1[1].and1~0_combout  = (\my_processor|or_5~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\my_processor|or_5~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start1[1].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[1].and1~0 .lut_mask = 16'h2020;
defparam \my_regfile|start1[1].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneive_lcell_comb \my_regfile|start1[29].and1~0 (
// Equation(s):
// \my_regfile|start1[29].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|start1[1].and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|start1[1].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[29].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[29].and1~0 .lut_mask = 16'h8000;
defparam \my_regfile|start1[29].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N17
dffeas \my_regfile|start2[29].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~248 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~248_combout  = (\my_regfile|start5[0].trb2|out[11]~247_combout  & ((\my_regfile|start2[29].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[11]~247_combout ),
	.datad(\my_regfile|start2[29].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~248 .lut_mask = 16'hF050;
defparam \my_regfile|start5[0].trb2|out[11]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneive_lcell_comb \my_regfile|start1[25].and1~0 (
// Equation(s):
// \my_regfile|start1[25].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|start1[1].and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|start1[1].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[25].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[25].and1~0 .lut_mask = 16'h0800;
defparam \my_regfile|start1[25].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N23
dffeas \my_regfile|start2[25].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \my_regfile|decoder3|d7|d2|and3~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d2|and3~0_combout  = (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_regfile|decoder3|d5|d2|and1~5_combout  & !\my_processor|mux5_1|start[1].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|decoder3|d5|d2|and1~5_combout ),
	.datad(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d2|and3~0 .lut_mask = 16'h0080;
defparam \my_regfile|decoder3|d7|d2|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneive_lcell_comb \my_regfile|start1[26].and1~0 (
// Equation(s):
// \my_regfile|start1[26].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[2].and1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[2].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|start1[26].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[26].and1~0 .lut_mask = 16'h2000;
defparam \my_regfile|start1[26].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N29
dffeas \my_regfile|start2[26].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~245 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~245_combout  = (\my_regfile|start2[25].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~245 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[11]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \my_regfile|start2[23].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[23].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_2|start[11].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[23].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[23].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cycloneive_lcell_comb \my_regfile|start1[23].and1~0 (
// Equation(s):
// \my_regfile|start1[23].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[3].and1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[3].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[23].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[23].and1~0 .lut_mask = 16'h4000;
defparam \my_regfile|start1[23].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \my_regfile|start2[23].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[23].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_2|start[11].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[24].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cycloneive_lcell_comb \my_regfile|start1[24].and1~1 (
// Equation(s):
// \my_regfile|start1[24].and1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[24].and1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[24].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[24].and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[24].and1~1 .lut_mask = 16'h2000;
defparam \my_regfile|start1[24].and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \my_regfile|start2[24].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \my_regfile|decoder3|d6|d1|and1~0 (
// Equation(s):
// \my_regfile|decoder3|d6|d1|and1~0_combout  = (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d1|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d1|and1~0 .lut_mask = 16'h8000;
defparam \my_regfile|decoder3|d6|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \my_regfile|decoder3|d7|d2|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d2|and4~0_combout  = (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d2|and4~0 .lut_mask = 16'h0400;
defparam \my_regfile|decoder3|d7|d2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~243 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~243_combout  = (\my_regfile|start2[23].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~243 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[11]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cycloneive_lcell_comb \my_regfile|start1[19].and1~0 (
// Equation(s):
// \my_regfile|start1[19].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[3].and1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[3].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[19].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[19].and1~0 .lut_mask = 16'h1000;
defparam \my_regfile|start1[19].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \my_regfile|start2[19].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \my_regfile|decoder3|d6|d1|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d6|d1|and4~0_combout  = (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d1|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d1|and4~0 .lut_mask = 16'h0200;
defparam \my_regfile|decoder3|d6|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
cycloneive_lcell_comb \my_regfile|start1[20].and1~0 (
// Equation(s):
// \my_regfile|start1[20].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[24].and1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[24].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[20].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[20].and1~0 .lut_mask = 16'h4000;
defparam \my_regfile|start1[20].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \my_regfile|start2[20].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \my_regfile|decoder3|d6|d2|and1~0 (
// Equation(s):
// \my_regfile|decoder3|d6|d2|and1~0_combout  = (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d2|and1~0 .lut_mask = 16'h8000;
defparam \my_regfile|decoder3|d6|d2|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~241 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~241_combout  = (\my_regfile|start2[19].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~241 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[11]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \my_regfile|decoder3|d6|d1|and2~0 (
// Equation(s):
// \my_regfile|decoder3|d6|d1|and2~0_combout  = (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_regfile|decoder3|d4|d1|and1~5_combout  & \my_processor|mux5_1|start[1].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.datad(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d1|and2~0 .lut_mask = 16'h4000;
defparam \my_regfile|decoder3|d6|d1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \my_regfile|decoder3|d6|d1|and3~0 (
// Equation(s):
// \my_regfile|decoder3|d6|d1|and3~0_combout  = (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_regfile|decoder3|d4|d1|and1~5_combout  & !\my_processor|mux5_1|start[1].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.datad(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d1|and3~0 .lut_mask = 16'h0080;
defparam \my_regfile|decoder3|d6|d1|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneive_lcell_comb \my_regfile|start1[22].and1~0 (
// Equation(s):
// \my_regfile|start1[22].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[2].and1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[2].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|start1[22].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[22].and1~0 .lut_mask = 16'h0080;
defparam \my_regfile|start1[22].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N7
dffeas \my_regfile|start2[22].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N14
cycloneive_lcell_comb \my_regfile|start1[21].and1~0 (
// Equation(s):
// \my_regfile|start1[21].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|start1[1].and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|start1[1].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[21].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[21].and1~0 .lut_mask = 16'h2000;
defparam \my_regfile|start1[21].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N21
dffeas \my_regfile|start2[21].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~242 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~242_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and2~0_combout  & (((\my_regfile|start2[21].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~242 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[11]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N8
cycloneive_lcell_comb \my_regfile|start1[17].and1~0 (
// Equation(s):
// \my_regfile|start1[17].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|start1[1].and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|start1[1].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[17].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[17].and1~0 .lut_mask = 16'h0200;
defparam \my_regfile|start1[17].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N17
dffeas \my_regfile|start2[17].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
cycloneive_lcell_comb \my_regfile|start1[18].and1~0 (
// Equation(s):
// \my_regfile|start1[18].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[2].and1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[2].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[18].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[18].and1~0 .lut_mask = 16'h1000;
defparam \my_regfile|start1[18].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N31
dffeas \my_regfile|start2[18].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneive_lcell_comb \my_regfile|decoder3|d6|d2|and2~0 (
// Equation(s):
// \my_regfile|decoder3|d6|d2|and2~0_combout  = (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d2|and2~0 .lut_mask = 16'h0800;
defparam \my_regfile|decoder3|d6|d2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~240 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~240_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and3~0_combout  & (((\my_regfile|start2[18].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~240 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[11]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~244 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~244_combout  = (\my_regfile|start5[0].trb2|out[11]~243_combout  & (\my_regfile|start5[0].trb2|out[11]~241_combout  & (\my_regfile|start5[0].trb2|out[11]~242_combout  & \my_regfile|start5[0].trb2|out[11]~240_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[11]~243_combout ),
	.datab(\my_regfile|start5[0].trb2|out[11]~241_combout ),
	.datac(\my_regfile|start5[0].trb2|out[11]~242_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~244 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[11]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~249 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~249_combout  = (\my_regfile|start5[0].trb2|out[11]~246_combout  & (\my_regfile|start5[0].trb2|out[11]~248_combout  & (\my_regfile|start5[0].trb2|out[11]~245_combout  & \my_regfile|start5[0].trb2|out[11]~244_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[11]~246_combout ),
	.datab(\my_regfile|start5[0].trb2|out[11]~248_combout ),
	.datac(\my_regfile|start5[0].trb2|out[11]~245_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~244_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~249 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[11]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~250 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~250_combout  = (\my_regfile|start5[0].trb2|out[11]~239_combout  & \my_regfile|start5[0].trb2|out[11]~249_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[11]~239_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~249_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~250 .lut_mask = 16'hF000;
defparam \my_regfile|start5[0].trb2|out[11]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \my_processor|mux32_1|start[11].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[11].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[11]~250_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~250_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[11].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[11].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAA0;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081540000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \my_regfile|decoder2|d5|d1|and1~4 (
// Equation(s):
// \my_regfile|decoder2|d5|d1|and1~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & \my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d1|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d1|and1~4 .lut_mask = 16'hF000;
defparam \my_regfile|decoder2|d5|d1|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \my_regfile|decoder2|d7|d1|and2~4 (
// Equation(s):
// \my_regfile|decoder2|d7|d1|and2~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d5|d1|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d1|and2~4 .lut_mask = 16'h4000;
defparam \my_regfile|decoder2|d7|d1|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \my_regfile|decoder2|d7|d1|and1~4 (
// Equation(s):
// \my_regfile|decoder2|d7|d1|and1~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d5|d1|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d1|and1~4 .lut_mask = 16'h8000;
defparam \my_regfile|decoder2|d7|d1|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~535 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~535_combout  = (\my_regfile|start2[30].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~535 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[11]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \my_regfile|decoder2|d7|d1|and3~4 (
// Equation(s):
// \my_regfile|decoder2|d7|d1|and3~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d5|d1|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d1|and3~4 .lut_mask = 16'h2000;
defparam \my_regfile|decoder2|d7|d1|and3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \my_regfile|decoder2|d7|d1|and4~4 (
// Equation(s):
// \my_regfile|decoder2|d7|d1|and4~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d5|d1|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d1|and4~4 .lut_mask = 16'h1000;
defparam \my_regfile|decoder2|d7|d1|and4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \my_regfile|decoder2|d5|d2|and1~4 (
// Equation(s):
// \my_regfile|decoder2|d5|d2|and1~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & !\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d2|and1~4 .lut_mask = 16'h00F0;
defparam \my_regfile|decoder2|d5|d2|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \my_regfile|decoder2|d7|d2|and2~0 (
// Equation(s):
// \my_regfile|decoder2|d7|d2|and2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// \my_regfile|decoder2|d5|d2|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d2|and2~0 .lut_mask = 16'h4000;
defparam \my_regfile|decoder2|d7|d2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \my_regfile|decoder2|d7|d2|and3~0 (
// Equation(s):
// \my_regfile|decoder2|d7|d2|and3~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [21] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// \my_regfile|decoder2|d5|d2|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d2|and3~0 .lut_mask = 16'h0800;
defparam \my_regfile|decoder2|d7|d2|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~533 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~533_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~533 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[11]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \my_regfile|decoder2|d4|d2|and1~4 (
// Equation(s):
// \my_regfile|decoder2|d4|d2|and1~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_imem|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d2|and1~4 .lut_mask = 16'hF000;
defparam \my_regfile|decoder2|d4|d2|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[11]~9 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[11]~9_combout  = (((\my_regfile|start2[27].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d5|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[11]~9 .lut_mask = 16'hFF7F;
defparam \my_regfile|start4[27].trb1|out[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~534 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~534_combout  = (\my_regfile|start4[0].trb1|out[11]~533_combout  & (\my_regfile|start4[27].trb1|out[11]~9_combout  & ((\my_regfile|start2[28].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~533_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start4[27].trb1|out[11]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~534 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[11]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~536 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~536_combout  = (\my_regfile|start4[0].trb1|out[11]~535_combout  & (\my_regfile|start4[0].trb1|out[11]~534_combout  & ((\my_regfile|start2[29].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[11]~535_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[11]~534_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~536 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[11]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \my_regfile|decoder2|d5|d2|and3~4 (
// Equation(s):
// \my_regfile|decoder2|d5|d2|and3~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// \my_regfile|decoder2|d5|d2|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d2|and3~4 .lut_mask = 16'h1000;
defparam \my_regfile|decoder2|d5|d2|and3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N30
cycloneive_lcell_comb \my_regfile|start1[9].and1~0 (
// Equation(s):
// \my_regfile|start1[9].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|start1[1].and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|start1[1].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[9].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[9].and1~0 .lut_mask = 16'h0400;
defparam \my_regfile|start1[9].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N27
dffeas \my_regfile|start2[9].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneive_lcell_comb \my_regfile|start1[10].and1~0 (
// Equation(s):
// \my_regfile|start1[10].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[2].and1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[2].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|start1[10].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[10].and1~0 .lut_mask = 16'h1000;
defparam \my_regfile|start1[10].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N29
dffeas \my_regfile|start2[10].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \my_regfile|decoder2|d5|d2|and2~4 (
// Equation(s):
// \my_regfile|decoder2|d5|d2|and2~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|decoder2|d5|d2|and1~4_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [21])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d2|and2~4 .lut_mask = 16'h0040;
defparam \my_regfile|decoder2|d5|d2|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~523 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~523_combout  = (\my_regfile|decoder2|d5|d2|and3~4_combout  & (\my_regfile|start2[9].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~4_combout  & (((\my_regfile|start2[10].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~523 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[11]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cycloneive_lcell_comb \my_regfile|start1[15].and1~0 (
// Equation(s):
// \my_regfile|start1[15].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[3].and1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[3].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[15].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[15].and1~0 .lut_mask = 16'h0080;
defparam \my_regfile|start1[15].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N11
dffeas \my_regfile|start2[15].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \my_regfile|decoder2|d5|d1|and1~5 (
// Equation(s):
// \my_regfile|decoder2|d5|d1|and1~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d5|d1|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d1|and1~5 .lut_mask = 16'h0800;
defparam \my_regfile|decoder2|d5|d1|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneive_lcell_comb \my_regfile|start1[16].and1~0 (
// Equation(s):
// \my_regfile|start1[16].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|start1[24].and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|start1[24].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[16].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[16].and1~0 .lut_mask = 16'h0200;
defparam \my_regfile|start1[16].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N29
dffeas \my_regfile|start2[16].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \my_regfile|decoder2|d4|d2|and4~4 (
// Equation(s):
// \my_regfile|decoder2|d4|d2|and4~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_imem|altsyncram_component|auto_generated|q_a [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d2|and4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d2|and4~4 .lut_mask = 16'h000F;
defparam \my_regfile|decoder2|d4|d2|and4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \my_regfile|decoder2|d6|d2|and4~4 (
// Equation(s):
// \my_regfile|decoder2|d6|d2|and4~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// \my_regfile|decoder2|d4|d2|and4~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|decoder2|d4|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d2|and4~4 .lut_mask = 16'h0200;
defparam \my_regfile|decoder2|d6|d2|and4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~526 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~526_combout  = (\my_regfile|start2[15].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~5_combout  & ((\my_regfile|start2[16].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~526 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[11]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cycloneive_lcell_comb \my_regfile|start1[11].and1~0 (
// Equation(s):
// \my_regfile|start1[11].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[3].and1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[3].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[11].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[11].and1~0 .lut_mask = 16'h0020;
defparam \my_regfile|start1[11].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N31
dffeas \my_regfile|start2[11].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \my_regfile|decoder2|d5|d1|and4~4 (
// Equation(s):
// \my_regfile|decoder2|d5|d1|and4~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d5|d1|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d1|and4~4 .lut_mask = 16'h0100;
defparam \my_regfile|decoder2|d5|d1|and4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneive_lcell_comb \my_regfile|start1[12].and1~0 (
// Equation(s):
// \my_regfile|start1[12].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|start1[24].and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|start1[24].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[12].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[12].and1~0 .lut_mask = 16'h4000;
defparam \my_regfile|start1[12].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N13
dffeas \my_regfile|start2[12].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \my_regfile|decoder2|d5|d2|and1~5 (
// Equation(s):
// \my_regfile|decoder2|d5|d2|and1~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// \my_regfile|decoder2|d5|d2|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d2|and1~5 .lut_mask = 16'h4000;
defparam \my_regfile|decoder2|d5|d2|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~524 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~524_combout  = (\my_regfile|start2[11].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))) # 
// (!\my_regfile|start2[11].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~5_combout  & ((\my_regfile|start2[12].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~524 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[11]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \my_regfile|decoder2|d5|d1|and3~4 (
// Equation(s):
// \my_regfile|decoder2|d5|d1|and3~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d5|d1|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d1|and3~4 .lut_mask = 16'h0200;
defparam \my_regfile|decoder2|d5|d1|and3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N4
cycloneive_lcell_comb \my_regfile|start1[13].and1~0 (
// Equation(s):
// \my_regfile|start1[13].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|start1[1].and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|start1[1].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[13].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[13].and1~0 .lut_mask = 16'h4000;
defparam \my_regfile|start1[13].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N17
dffeas \my_regfile|start2[13].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cycloneive_lcell_comb \my_regfile|start1[14].and1~0 (
// Equation(s):
// \my_regfile|start1[14].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[2].and1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[2].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[14].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[14].and1~0 .lut_mask = 16'h0080;
defparam \my_regfile|start1[14].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N27
dffeas \my_regfile|start2[14].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \my_regfile|decoder2|d5|d1|and2~4 (
// Equation(s):
// \my_regfile|decoder2|d5|d1|and2~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d5|d1|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d1|and2~4 .lut_mask = 16'h0400;
defparam \my_regfile|decoder2|d5|d1|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~525 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~525_combout  = (\my_regfile|decoder2|d5|d1|and3~4_combout  & (\my_regfile|start2[13].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and3~4_combout  & (((\my_regfile|start2[14].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~525 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[11]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~527 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~527_combout  = (\my_regfile|start4[0].trb1|out[11]~523_combout  & (\my_regfile|start4[0].trb1|out[11]~526_combout  & (\my_regfile|start4[0].trb1|out[11]~524_combout  & \my_regfile|start4[0].trb1|out[11]~525_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[11]~523_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~526_combout ),
	.datac(\my_regfile|start4[0].trb1|out[11]~524_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~525_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~527 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[11]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneive_lcell_comb \my_regfile|decoder2|d4|d2|and2~0 (
// Equation(s):
// \my_regfile|decoder2|d4|d2|and2~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_imem|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d2|and2~0 .lut_mask = 16'h00F0;
defparam \my_regfile|decoder2|d4|d2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
cycloneive_lcell_comb \my_regfile|decoder2|d6|d2|and2~4 (
// Equation(s):
// \my_regfile|decoder2|d6|d2|and2~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d4|d2|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d4|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d2|and2~4 .lut_mask = 16'h1000;
defparam \my_regfile|decoder2|d6|d2|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
cycloneive_lcell_comb \my_regfile|decoder2|d4|d2|and3~4 (
// Equation(s):
// \my_regfile|decoder2|d4|d2|and3~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_imem|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d2|and3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d2|and3~4 .lut_mask = 16'h0F00;
defparam \my_regfile|decoder2|d4|d2|and3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneive_lcell_comb \my_regfile|decoder2|d6|d2|and3~4 (
// Equation(s):
// \my_regfile|decoder2|d6|d2|and3~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d4|d2|and3~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d4|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d2|and3~4 .lut_mask = 16'h1000;
defparam \my_regfile|decoder2|d6|d2|and3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~528 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~528_combout  = (\my_regfile|decoder2|d6|d2|and2~4_combout  & (\my_regfile|start2[18].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and2~4_combout  & (((\my_regfile|start2[17].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~528 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[11]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \my_regfile|decoder2|d4|d1|and1~4 (
// Equation(s):
// \my_regfile|decoder2|d4|d1|and1~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & !\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d1|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d1|and1~4 .lut_mask = 16'h00CC;
defparam \my_regfile|decoder2|d4|d1|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \my_regfile|decoder2|d6|d1|and3~4 (
// Equation(s):
// \my_regfile|decoder2|d6|d1|and3~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|decoder2|d4|d1|and1~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|decoder2|d4|d1|and1~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d1|and3~4 .lut_mask = 16'h2000;
defparam \my_regfile|decoder2|d6|d1|and3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \my_regfile|decoder2|d6|d1|and2~4 (
// Equation(s):
// \my_regfile|decoder2|d6|d1|and2~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|decoder2|d4|d1|and1~4_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|decoder2|d4|d1|and1~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d1|and2~4 .lut_mask = 16'h0080;
defparam \my_regfile|decoder2|d6|d1|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~530 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~530_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~4_combout  & (((\my_regfile|start2[22].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start2[22].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~530 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[11]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \my_regfile|decoder2|d6|d1|and4~4 (
// Equation(s):
// \my_regfile|decoder2|d6|d1|and4~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|decoder2|d4|d1|and1~4_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|decoder2|d4|d1|and1~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d1|and4~4 .lut_mask = 16'h0020;
defparam \my_regfile|decoder2|d6|d1|and4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \my_regfile|decoder2|d6|d2|and1~4 (
// Equation(s):
// \my_regfile|decoder2|d6|d2|and1~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d4|d2|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d2|and1~4 .lut_mask = 16'h1000;
defparam \my_regfile|decoder2|d6|d2|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~529 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~529_combout  = (\my_regfile|decoder2|d6|d1|and4~4_combout  & (\my_regfile|start2[20].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and4~4_combout  & (((\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~529 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[11]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \my_regfile|decoder2|d6|d1|and1~4 (
// Equation(s):
// \my_regfile|decoder2|d6|d1|and1~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|decoder2|d4|d1|and1~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|decoder2|d4|d1|and1~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d1|and1~4 .lut_mask = 16'h8000;
defparam \my_regfile|decoder2|d6|d1|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \my_regfile|decoder2|d7|d2|and4~4 (
// Equation(s):
// \my_regfile|decoder2|d7|d2|and4~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// \my_regfile|decoder2|d5|d2|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d2|and4~4 .lut_mask = 16'h0200;
defparam \my_regfile|decoder2|d7|d2|and4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~531 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~531_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & (((\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.datad(\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~531 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[11]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~532 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~532_combout  = (\my_regfile|start4[0].trb1|out[11]~528_combout  & (\my_regfile|start4[0].trb1|out[11]~530_combout  & (\my_regfile|start4[0].trb1|out[11]~529_combout  & \my_regfile|start4[0].trb1|out[11]~531_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[11]~528_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~530_combout ),
	.datac(\my_regfile|start4[0].trb1|out[11]~529_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~531_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~532 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[11]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \my_regfile|decoder2|d4|d1|and3~4 (
// Equation(s):
// \my_regfile|decoder2|d4|d1|and3~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|decoder2|d4|d1|and1~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|decoder2|d4|d1|and1~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d1|and3~4 .lut_mask = 16'h1000;
defparam \my_regfile|decoder2|d4|d1|and3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
cycloneive_lcell_comb \my_regfile|start1[6].and1~0 (
// Equation(s):
// \my_regfile|start1[6].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[2].and1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[2].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[6].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[6].and1~0 .lut_mask = 16'h0040;
defparam \my_regfile|start1[6].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N9
dffeas \my_regfile|start2[6].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \my_regfile|decoder2|d4|d1|and2~4 (
// Equation(s):
// \my_regfile|decoder2|d4|d1|and2~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|decoder2|d4|d1|and1~4_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|decoder2|d4|d1|and1~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d1|and2~4 .lut_mask = 16'h0040;
defparam \my_regfile|decoder2|d4|d1|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~520 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~520_combout  = (\my_regfile|decoder2|d4|d1|and3~4_combout  & (\my_regfile|start2[5].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~4_combout  & ((\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~520 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[11]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N4
cycloneive_lcell_comb \my_regfile|start1[2].and1~1 (
// Equation(s):
// \my_regfile|start1[2].and1~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[2].and1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[2].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[2].and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[2].and1~1 .lut_mask = 16'h0010;
defparam \my_regfile|start1[2].and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \my_regfile|start2[2].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneive_lcell_comb \my_regfile|start1[1].and1~1 (
// Equation(s):
// \my_regfile|start1[1].and1~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|start1[1].and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|start1[1].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[1].and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[1].and1~1 .lut_mask = 16'h0100;
defparam \my_regfile|start1[1].and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \my_regfile|start2[1].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~112 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~112_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18]) # (\my_regfile|start2[1].reg32_2|start[11].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|start2[2].reg32_2|start[11].dff1|q~q  & (\my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|start2[2].reg32_2|start[11].dff1|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|start2[1].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~112 .lut_mask = 16'hEAE0;
defparam \my_regfile|start4[0].trb1|out[11]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~943 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~943_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # 
// (\my_regfile|start4[0].trb1|out[11]~112_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|start4[0].trb1|out[11]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~943_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~943 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[11]~943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \my_regfile|decoder2|d4|d1|and1~5 (
// Equation(s):
// \my_regfile|decoder2|d4|d1|and1~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|decoder2|d4|d1|and1~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|decoder2|d4|d1|and1~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d1|and1~5 .lut_mask = 16'h4000;
defparam \my_regfile|decoder2|d4|d1|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \my_regfile|decoder2|d5|d2|and4~4 (
// Equation(s):
// \my_regfile|decoder2|d5|d2|and4~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// \my_regfile|decoder2|d5|d2|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d2|and4~4 .lut_mask = 16'h0100;
defparam \my_regfile|decoder2|d5|d2|and4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cycloneive_lcell_comb \my_regfile|start1[7].and1~0 (
// Equation(s):
// \my_regfile|start1[7].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[3].and1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[3].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[7].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[7].and1~0 .lut_mask = 16'h0040;
defparam \my_regfile|start1[7].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N11
dffeas \my_regfile|start2[7].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N30
cycloneive_lcell_comb \my_regfile|start1[8].and1~0 (
// Equation(s):
// \my_regfile|start1[8].and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[24].and1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[24].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[8].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[8].and1~0 .lut_mask = 16'h0020;
defparam \my_regfile|start1[8].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N1
dffeas \my_regfile|start2[8].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~521 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~521_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~521 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[11]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cycloneive_lcell_comb \my_regfile|start1[3].and1~1 (
// Equation(s):
// \my_regfile|start1[3].and1~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[3].and1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[3].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[3].and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[3].and1~1 .lut_mask = 16'h0010;
defparam \my_regfile|start1[3].and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N7
dffeas \my_regfile|start2[3].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \my_regfile|decoder2|d4|d2|and1~5 (
// Equation(s):
// \my_regfile|decoder2|d4|d2|and1~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (!\my_imem|altsyncram_component|auto_generated|q_a [21] & 
// \my_regfile|decoder2|d4|d2|and1~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d2|and1~5 .lut_mask = 16'h0100;
defparam \my_regfile|decoder2|d4|d2|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N20
cycloneive_lcell_comb \my_regfile|start1[4].and1~0 (
// Equation(s):
// \my_regfile|start1[4].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|start1[24].and1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|start1[24].and1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[4].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[4].and1~0 .lut_mask = 16'h0040;
defparam \my_regfile|start1[4].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N17
dffeas \my_regfile|start2[4].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \my_regfile|decoder2|d4|d1|and4~4 (
// Equation(s):
// \my_regfile|decoder2|d4|d1|and4~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|decoder2|d4|d1|and1~4_combout  & 
// !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|decoder2|d4|d1|and1~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d1|and4~4 .lut_mask = 16'h0010;
defparam \my_regfile|decoder2|d4|d1|and4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~519 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~519_combout  = (\my_regfile|start2[3].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and1~5_combout  & ((\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~519 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[11]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~522 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~522_combout  = (\my_regfile|start4[0].trb1|out[11]~520_combout  & (\my_regfile|start4[0].trb1|out[11]~943_combout  & (\my_regfile|start4[0].trb1|out[11]~521_combout  & \my_regfile|start4[0].trb1|out[11]~519_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[11]~520_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~943_combout ),
	.datac(\my_regfile|start4[0].trb1|out[11]~521_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~519_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~522 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[11]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~537 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~537_combout  = (\my_regfile|start4[0].trb1|out[11]~536_combout  & (\my_regfile|start4[0].trb1|out[11]~527_combout  & (\my_regfile|start4[0].trb1|out[11]~532_combout  & \my_regfile|start4[0].trb1|out[11]~522_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[11]~536_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~527_combout ),
	.datac(\my_regfile|start4[0].trb1|out[11]~532_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~522_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~537 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[11]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N11
dffeas \my_regfile|start2[25].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \my_regfile|start2[26].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~223 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~223_combout  = (\my_regfile|decoder3|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and3~0_combout  & (((\my_regfile|start2[26].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~223 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[10]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \my_regfile|start2[28].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N13
dffeas \my_regfile|start2[27].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~224 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~224_combout  = (\my_regfile|start2[28].reg32_2|start[10].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[28].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datac(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~224 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[10]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N13
dffeas \my_regfile|start2[29].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \my_regfile|start2[31].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \my_regfile|start2[30].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~225 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~225_combout  = (\my_regfile|decoder3|d7|d1|and2~0_combout  & (\my_regfile|start2[30].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~0_combout  & (((\my_regfile|start2[31].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[30].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~225 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[10]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~226 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~226_combout  = (\my_regfile|start5[0].trb2|out[10]~225_combout  & ((\my_regfile|start2[29].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start2[29].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[10]~225_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~226 .lut_mask = 16'hF500;
defparam \my_regfile|start5[0].trb2|out[10]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~227 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~227_combout  = (\my_regfile|start5[0].trb2|out[10]~223_combout  & (\my_regfile|start5[0].trb2|out[10]~224_combout  & \my_regfile|start5[0].trb2|out[10]~226_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[10]~223_combout ),
	.datac(\my_regfile|start5[0].trb2|out[10]~224_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~226_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~227 .lut_mask = 16'hC000;
defparam \my_regfile|start5[0].trb2|out[10]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N7
dffeas \my_regfile|start2[7].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N17
dffeas \my_regfile|start2[8].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \my_regfile|decoder3|d4|d1|and1~4 (
// Equation(s):
// \my_regfile|decoder3|d4|d1|and1~4_combout  = (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d1|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d1|and1~4 .lut_mask = 16'h2000;
defparam \my_regfile|decoder3|d4|d1|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~211 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~211_combout  = (\my_regfile|start2[7].reg32_2|start[10].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[7].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~211 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[10]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and3~2 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and3~2_combout  = (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & !\my_processor|mux5_1|start[4].mux0|or_1~0_combout ))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and3~2 .lut_mask = 16'h0044;
defparam \my_regfile|decoder3|d4|d2|and3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N31
dffeas \my_regfile|start2[1].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and4~0_combout  = (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_regfile|decoder3|d4|d2|and1~5_combout  & !\my_processor|mux5_1|start[4].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datad(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and4~0 .lut_mask = 16'h0010;
defparam \my_regfile|decoder3|d4|d2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~207 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~207_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~207 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[10]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \my_regfile|start2[2].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and1~4 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and1~4_combout  = (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and1~4 .lut_mask = 16'h0800;
defparam \my_regfile|decoder3|d4|d2|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N9
dffeas \my_regfile|start2[4].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N9
dffeas \my_regfile|start2[3].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \my_regfile|decoder3|d4|d1|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d4|d1|and4~0_combout  = (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d1|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d1|and4~0 .lut_mask = 16'h0100;
defparam \my_regfile|decoder3|d4|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~208 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~208_combout  = (\my_regfile|decoder3|d4|d2|and1~4_combout  & (\my_regfile|start2[3].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~208 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[10]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and2~0 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and2~0_combout  = (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and2~0 .lut_mask = 16'h0200;
defparam \my_regfile|decoder3|d4|d2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~209 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~209_combout  = (\my_regfile|start5[0].trb2|out[10]~207_combout  & (\my_regfile|start5[0].trb2|out[10]~208_combout  & ((\my_regfile|start2[2].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[10]~207_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[10]~208_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~209 .lut_mask = 16'h80A0;
defparam \my_regfile|start5[0].trb2|out[10]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
cycloneive_lcell_comb \my_regfile|decoder3|d5|d1|and3~2 (
// Equation(s):
// \my_regfile|decoder3|d5|d1|and3~2_combout  = (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d1|and1~0_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d1|and3~2 .lut_mask = 16'h0200;
defparam \my_regfile|decoder3|d5|d1|and3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N3
dffeas \my_regfile|start2[13].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N9
dffeas \my_regfile|start2[14].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneive_lcell_comb \my_regfile|decoder3|d5|d1|and2~0 (
// Equation(s):
// \my_regfile|decoder3|d5|d1|and2~0_combout  = (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d1|and1~0_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d1|and2~0 .lut_mask = 16'h0400;
defparam \my_regfile|decoder3|d5|d1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~214 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~214_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & (((\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~214 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[10]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \my_regfile|start2[12].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \my_regfile|start2[11].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \my_regfile|decoder3|d5|d1|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d5|d1|and4~0_combout  = (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d1|and1~0_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d1|and4~0 .lut_mask = 16'h0100;
defparam \my_regfile|decoder3|d5|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~213 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~213_combout  = (\my_regfile|start2[12].reg32_2|start[10].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[11].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~213 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[10]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \my_regfile|decoder3|d5|d1|and1~1 (
// Equation(s):
// \my_regfile|decoder3|d5|d1|and1~1_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_regfile|decoder3|d5|d1|and1~0_combout  & \my_processor|mux5_1|start[0].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_regfile|decoder3|d5|d1|and1~0_combout ),
	.datad(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d1|and1~1 .lut_mask = 16'h4000;
defparam \my_regfile|decoder3|d5|d1|and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \my_regfile|decoder3|d6|d2|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d6|d2|and4~0_combout  = (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d2|and4~0 .lut_mask = 16'h1000;
defparam \my_regfile|decoder3|d6|d2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \my_regfile|start2[16].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \my_regfile|start2[15].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~215 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~215_combout  = (\my_regfile|decoder3|d5|d1|and1~1_combout  & (\my_regfile|start2[15].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~1_combout  & (((\my_regfile|start2[16].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~215 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[10]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \my_regfile|decoder3|d5|d2|and3~2 (
// Equation(s):
// \my_regfile|decoder3|d5|d2|and3~2_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d2|and3~2 .lut_mask = 16'h1000;
defparam \my_regfile|decoder3|d5|d2|and3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N5
dffeas \my_regfile|start2[10].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N19
dffeas \my_regfile|start2[9].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \my_regfile|decoder3|d5|d2|and2~0 (
// Equation(s):
// \my_regfile|decoder3|d5|d2|and2~0_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d2|and2~0 .lut_mask = 16'h0400;
defparam \my_regfile|decoder3|d5|d2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~212 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~212_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~212 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[10]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~216 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~216_combout  = (\my_regfile|start5[0].trb2|out[10]~214_combout  & (\my_regfile|start5[0].trb2|out[10]~213_combout  & (\my_regfile|start5[0].trb2|out[10]~215_combout  & \my_regfile|start5[0].trb2|out[10]~212_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[10]~214_combout ),
	.datab(\my_regfile|start5[0].trb2|out[10]~213_combout ),
	.datac(\my_regfile|start5[0].trb2|out[10]~215_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~216 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[10]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N6
cycloneive_lcell_comb \my_regfile|start2[5].reg32_2|start[10].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[5].reg32_2|start[10].dff1|q~feeder_combout  = \my_processor|mux32_2|start[10].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[5].reg32_2|start[10].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[10].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[5].reg32_2|start[10].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneive_lcell_comb \my_regfile|start1[5].and1~0 (
// Equation(s):
// \my_regfile|start1[5].and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|start1[1].and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|start1[1].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[5].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[5].and1~0 .lut_mask = 16'h1000;
defparam \my_regfile|start1[5].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N7
dffeas \my_regfile|start2[5].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[5].reg32_2|start[10].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[10].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[10].dff1|q~feeder_combout  = \my_processor|mux32_2|start[10].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[10].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[10].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[6].reg32_2|start[10].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N5
dffeas \my_regfile|start2[6].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[10].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneive_lcell_comb \my_regfile|decoder3|d4|d1|and2~0 (
// Equation(s):
// \my_regfile|decoder3|d4|d1|and2~0_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d1|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d1|and2~0 .lut_mask = 16'h1000;
defparam \my_regfile|decoder3|d4|d1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~210 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~210_combout  = (\my_regfile|start2[5].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~210 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[10]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~217 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~217_combout  = (\my_regfile|start5[0].trb2|out[10]~211_combout  & (\my_regfile|start5[0].trb2|out[10]~209_combout  & (\my_regfile|start5[0].trb2|out[10]~216_combout  & \my_regfile|start5[0].trb2|out[10]~210_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[10]~211_combout ),
	.datab(\my_regfile|start5[0].trb2|out[10]~209_combout ),
	.datac(\my_regfile|start5[0].trb2|out[10]~216_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~210_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~217 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[10]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~228 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~228_combout  = (\my_regfile|start5[0].trb2|out[10]~227_combout  & (\my_regfile|start5[0].trb2|out[10]~222_combout  & \my_regfile|start5[0].trb2|out[10]~217_combout ))

	.dataa(\my_regfile|start5[0].trb2|out[10]~227_combout ),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[10]~222_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~228 .lut_mask = 16'hA000;
defparam \my_regfile|start5[0].trb2|out[10]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \my_processor|mux32_1|start[10].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[10].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [10])))) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[10]~228_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~228_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[10].mux0|or_1~0 .lut_mask = 16'hCFC5;
defparam \my_processor|mux32_1|start[10].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N11
dffeas \my_regfile|start2[5].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N21
dffeas \my_regfile|start2[6].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~188 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~188_combout  = (\my_regfile|start2[5].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~188 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[9]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N27
dffeas \my_regfile|start2[7].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N5
dffeas \my_regfile|start2[8].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~189 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~189_combout  = (\my_regfile|start2[7].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[7].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~189 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[9]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N13
dffeas \my_regfile|start2[2].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N17
dffeas \my_regfile|start2[4].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N19
dffeas \my_regfile|start2[3].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~186 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~186_combout  = (\my_regfile|decoder3|d4|d2|and1~4_combout  & (\my_regfile|start2[3].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~186 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[9]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~185 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~185_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[1].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~5_combout ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~185 .lut_mask = 16'h00BF;
defparam \my_regfile|start5[0].trb2|out[9]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~187 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~187_combout  = (\my_regfile|start5[0].trb2|out[9]~186_combout  & (\my_regfile|start5[0].trb2|out[9]~185_combout  & ((\my_regfile|start2[2].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|start5[0].trb2|out[9]~186_combout ),
	.datac(\my_regfile|start5[0].trb2|out[9]~185_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~187 .lut_mask = 16'h80C0;
defparam \my_regfile|start5[0].trb2|out[9]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N29
dffeas \my_regfile|start2[9].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N31
dffeas \my_regfile|start2[10].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~190 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~190_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~190 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[9]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \my_regfile|start2[12].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \my_regfile|start2[11].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~191 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~191_combout  = (\my_regfile|start2[12].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[11].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~191 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[9]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N1
dffeas \my_regfile|start2[14].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N15
dffeas \my_regfile|start2[13].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~192 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~192_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and3~2_combout  & ((\my_regfile|start2[14].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~192 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[9]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \my_regfile|start2[16].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \my_regfile|start2[15].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~193 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~193_combout  = (\my_regfile|decoder3|d5|d1|and1~1_combout  & (\my_regfile|start2[15].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and1~1_combout  & ((\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~193 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[9]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~194 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~194_combout  = (\my_regfile|start5[0].trb2|out[9]~190_combout  & (\my_regfile|start5[0].trb2|out[9]~191_combout  & (\my_regfile|start5[0].trb2|out[9]~192_combout  & \my_regfile|start5[0].trb2|out[9]~193_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[9]~190_combout ),
	.datab(\my_regfile|start5[0].trb2|out[9]~191_combout ),
	.datac(\my_regfile|start5[0].trb2|out[9]~192_combout ),
	.datad(\my_regfile|start5[0].trb2|out[9]~193_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~194 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[9]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~195 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~195_combout  = (\my_regfile|start5[0].trb2|out[9]~188_combout  & (\my_regfile|start5[0].trb2|out[9]~189_combout  & (\my_regfile|start5[0].trb2|out[9]~187_combout  & \my_regfile|start5[0].trb2|out[9]~194_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[9]~188_combout ),
	.datab(\my_regfile|start5[0].trb2|out[9]~189_combout ),
	.datac(\my_regfile|start5[0].trb2|out[9]~187_combout ),
	.datad(\my_regfile|start5[0].trb2|out[9]~194_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~195 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[9]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N3
dffeas \my_regfile|start2[28].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N3
dffeas \my_regfile|start2[27].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~202 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~202_combout  = (\my_regfile|start2[28].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datac(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~202 .lut_mask = 16'hBB0B;
defparam \my_regfile|start5[0].trb2|out[9]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N17
dffeas \my_regfile|start2[25].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N31
dffeas \my_regfile|start2[26].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~201 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~201_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~201 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[9]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N5
dffeas \my_regfile|start2[24].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N15
dffeas \my_regfile|start2[23].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~199 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~199_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~199 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[9]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N19
dffeas \my_regfile|start2[22].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N1
dffeas \my_regfile|start2[21].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~198 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~198_combout  = (\my_regfile|start2[22].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[21].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~198 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[9]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N31
dffeas \my_regfile|start2[20].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \my_regfile|start2[19].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~197 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~197_combout  = (\my_regfile|start2[20].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[19].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~197 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[9]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N25
dffeas \my_regfile|start2[18].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N3
dffeas \my_regfile|start2[17].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~196 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~196_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~196 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[9]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~200 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~200_combout  = (\my_regfile|start5[0].trb2|out[9]~199_combout  & (\my_regfile|start5[0].trb2|out[9]~198_combout  & (\my_regfile|start5[0].trb2|out[9]~197_combout  & \my_regfile|start5[0].trb2|out[9]~196_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[9]~199_combout ),
	.datab(\my_regfile|start5[0].trb2|out[9]~198_combout ),
	.datac(\my_regfile|start5[0].trb2|out[9]~197_combout ),
	.datad(\my_regfile|start5[0].trb2|out[9]~196_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~200 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[9]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N1
dffeas \my_regfile|start2[29].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N13
dffeas \my_regfile|start2[31].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N31
dffeas \my_regfile|start2[30].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~203 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~203_combout  = (\my_regfile|start2[31].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[31].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~203 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[9]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~204 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~204_combout  = (\my_regfile|start5[0].trb2|out[9]~203_combout  & ((\my_regfile|start2[29].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|start2[29].reg32_2|start[9].dff1|q~q ),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[9]~203_combout ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~204 .lut_mask = 16'hA0F0;
defparam \my_regfile|start5[0].trb2|out[9]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~205 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~205_combout  = (\my_regfile|start5[0].trb2|out[9]~202_combout  & (\my_regfile|start5[0].trb2|out[9]~201_combout  & (\my_regfile|start5[0].trb2|out[9]~200_combout  & \my_regfile|start5[0].trb2|out[9]~204_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[9]~202_combout ),
	.datab(\my_regfile|start5[0].trb2|out[9]~201_combout ),
	.datac(\my_regfile|start5[0].trb2|out[9]~200_combout ),
	.datad(\my_regfile|start5[0].trb2|out[9]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~205 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[9]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~206 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~206_combout  = (\my_regfile|start5[0].trb2|out[9]~195_combout  & \my_regfile|start5[0].trb2|out[9]~205_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[9]~195_combout ),
	.datad(\my_regfile|start5[0].trb2|out[9]~205_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~206 .lut_mask = 16'hF000;
defparam \my_regfile|start5[0].trb2|out[9]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \my_processor|mux32_1|start[9].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[9].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[9]~206_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[9]~206_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[9].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[9].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \my_processor|mux32_1|start[8].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[8].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[8]~184_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~184_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[8].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[8].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \my_processor|mux32_1|start[7].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[7].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[7]~163_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~163_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[7].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[7].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N21
dffeas \my_regfile|start2[29].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N3
dffeas \my_regfile|start2[30].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N13
dffeas \my_regfile|start2[31].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~383 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~383_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and2~4_combout  & (((\my_regfile|start2[31].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~383 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[7]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N13
dffeas \my_regfile|start2[27].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[7]~1 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[7]~1_combout  = (((\my_regfile|start2[27].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[7]~1 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N19
dffeas \my_regfile|start2[28].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N27
dffeas \my_regfile|start2[25].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \my_regfile|start2[26].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~381 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~381_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~381 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[7]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~382 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~382_combout  = (\my_regfile|start4[27].trb1|out[7]~1_combout  & (\my_regfile|start4[0].trb1|out[7]~381_combout  & ((\my_regfile|start2[28].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|start4[27].trb1|out[7]~1_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[7]~381_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~382 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[7]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~384 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~384_combout  = (\my_regfile|start4[0].trb1|out[7]~383_combout  & (\my_regfile|start4[0].trb1|out[7]~382_combout  & ((\my_regfile|start2[29].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~383_combout ),
	.datad(\my_regfile|start4[0].trb1|out[7]~382_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~384 .lut_mask = 16'hB000;
defparam \my_regfile|start4[0].trb1|out[7]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N1
dffeas \my_regfile|start2[22].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N29
dffeas \my_regfile|start2[21].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~378 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~378_combout  = (\my_regfile|decoder2|d6|d1|and2~4_combout  & (\my_regfile|start2[22].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and2~4_combout  & (((\my_regfile|start2[21].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~378 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[7]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \my_regfile|start2[20].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \my_regfile|start2[19].reg32_2|start[7].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[19].reg32_2|start[7].dff1|q~feeder_combout  = \my_processor|mux32_2|start[7].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[19].reg32_2|start[7].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[7].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[19].reg32_2|start[7].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \my_regfile|start2[19].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[19].reg32_2|start[7].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~377 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~377_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~4_combout  & ((\my_regfile|start2[20].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~377 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[7]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N31
dffeas \my_regfile|start2[17].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N5
dffeas \my_regfile|start2[18].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~376 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~376_combout  = (\my_regfile|start2[17].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[17].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~376 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[7]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N3
dffeas \my_regfile|start2[23].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N21
dffeas \my_regfile|start2[24].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~379 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~379_combout  = (\my_regfile|start2[23].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~379 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[7]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~380 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~380_combout  = (\my_regfile|start4[0].trb1|out[7]~378_combout  & (\my_regfile|start4[0].trb1|out[7]~377_combout  & (\my_regfile|start4[0].trb1|out[7]~376_combout  & \my_regfile|start4[0].trb1|out[7]~379_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[7]~378_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~377_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~376_combout ),
	.datad(\my_regfile|start4[0].trb1|out[7]~379_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~380 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[7]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \my_regfile|start2[2].reg32_2|start[7].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[2].reg32_2|start[7].dff1|q~feeder_combout  = \my_processor|mux32_2|start[7].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[2].reg32_2|start[7].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[7].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[2].reg32_2|start[7].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \my_regfile|start2[2].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[2].reg32_2|start[7].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N31
dffeas \my_regfile|start2[1].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~40 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[7].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[7].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~40 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~935 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~935_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[7]~40_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[7]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~935_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~935 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[7]~935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N11
dffeas \my_regfile|start2[3].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \my_regfile|start2[4].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~367 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~367_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & (((\my_regfile|start2[3].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start2[4].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~367 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[7]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N3
dffeas \my_regfile|start2[5].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N19
dffeas \my_regfile|start2[6].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~368 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~368_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~368 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[7]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N1
dffeas \my_regfile|start2[8].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N19
dffeas \my_regfile|start2[7].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~369 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~369_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & ((\my_regfile|start2[8].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~369 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[7]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~370 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~370_combout  = (\my_regfile|start4[0].trb1|out[7]~935_combout  & (\my_regfile|start4[0].trb1|out[7]~367_combout  & (\my_regfile|start4[0].trb1|out[7]~368_combout  & \my_regfile|start4[0].trb1|out[7]~369_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[7]~935_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~367_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~368_combout ),
	.datad(\my_regfile|start4[0].trb1|out[7]~369_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~370 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[7]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N11
dffeas \my_regfile|start2[14].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~373 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~373_combout  = (\my_regfile|start2[13].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~4_combout ))) # 
// (!\my_regfile|start2[13].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~4_combout  & ((\my_regfile|start2[14].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datac(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datad(\my_regfile|start2[14].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~373 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[7]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \my_regfile|start2[15].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N1
dffeas \my_regfile|start2[16].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~374 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~374_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and1~5_combout  & (((\my_regfile|start2[16].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start2[16].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~374 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[7]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N31
dffeas \my_regfile|start2[12].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N25
dffeas \my_regfile|start2[11].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~372 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~372_combout  = (\my_regfile|start2[12].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~372 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[7]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N1
dffeas \my_regfile|start2[9].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N23
dffeas \my_regfile|start2[10].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~371 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~371_combout  = (\my_regfile|decoder2|d5|d2|and3~4_combout  & (\my_regfile|start2[9].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~4_combout  & (((\my_regfile|start2[10].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~371 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[7]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~375 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~375_combout  = (\my_regfile|start4[0].trb1|out[7]~373_combout  & (\my_regfile|start4[0].trb1|out[7]~374_combout  & (\my_regfile|start4[0].trb1|out[7]~372_combout  & \my_regfile|start4[0].trb1|out[7]~371_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[7]~373_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~374_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~372_combout ),
	.datad(\my_regfile|start4[0].trb1|out[7]~371_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~375 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[7]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~385 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~385_combout  = (\my_regfile|start4[0].trb1|out[7]~384_combout  & (\my_regfile|start4[0].trb1|out[7]~380_combout  & (\my_regfile|start4[0].trb1|out[7]~370_combout  & \my_regfile|start4[0].trb1|out[7]~375_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[7]~384_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~380_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~370_combout ),
	.datad(\my_regfile|start4[0].trb1|out[7]~375_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~385 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[7]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N29
dffeas \my_regfile|start2[31].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N3
dffeas \my_regfile|start2[30].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~402 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~402_combout  = (\my_regfile|decoder2|d7|d1|and1~4_combout  & (\my_regfile|start2[31].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~4_combout  & (((\my_regfile|start2[30].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[30].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~402 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[6]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N5
dffeas \my_regfile|start2[29].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N1
dffeas \my_regfile|start2[27].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[6]~2 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[6]~2_combout  = (((\my_regfile|start2[27].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[6]~2 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N7
dffeas \my_regfile|start2[28].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N15
dffeas \my_regfile|start2[25].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N21
dffeas \my_regfile|start2[26].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~400 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~400_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and3~0_combout  & (((\my_regfile|start2[26].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~400 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[6]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~401 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~401_combout  = (\my_regfile|start4[27].trb1|out[6]~2_combout  & (\my_regfile|start4[0].trb1|out[6]~400_combout  & ((\my_regfile|start2[28].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[6]~2_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[6]~400_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~401 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[6]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~403 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~403_combout  = (\my_regfile|start4[0].trb1|out[6]~402_combout  & (\my_regfile|start4[0].trb1|out[6]~401_combout  & ((\my_regfile|start2[29].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[6]~402_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~401_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~403 .lut_mask = 16'h8A00;
defparam \my_regfile|start4[0].trb1|out[6]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N9
dffeas \my_regfile|start2[6].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~387 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~387_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~387 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[6]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \my_regfile|start2[8].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N21
dffeas \my_regfile|start2[7].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~388 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~388_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & ((\my_regfile|start2[8].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~388 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[6]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N3
dffeas \my_regfile|start2[3].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N29
dffeas \my_regfile|start2[4].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~386 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~386_combout  = (\my_regfile|decoder2|d4|d2|and1~5_combout  & (\my_regfile|start2[3].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~5_combout  & (((\my_regfile|start2[4].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~386 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[6]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N27
dffeas \my_regfile|start2[1].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N1
dffeas \my_regfile|start2[2].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~49 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[6].dff1|q~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|start2[2].reg32_2|start[6].dff1|q~q  & \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|start2[1].reg32_2|start[6].dff1|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[6].dff1|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~49 .lut_mask = 16'hFC88;
defparam \my_regfile|start4[0].trb1|out[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~936 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~936_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_regfile|start4[0].trb1|out[6]~49_combout ) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start4[0].trb1|out[6]~49_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~936_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~936 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[6]~936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~389 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~389_combout  = (\my_regfile|start4[0].trb1|out[6]~387_combout  & (\my_regfile|start4[0].trb1|out[6]~388_combout  & (\my_regfile|start4[0].trb1|out[6]~386_combout  & \my_regfile|start4[0].trb1|out[6]~936_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~387_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~388_combout ),
	.datac(\my_regfile|start4[0].trb1|out[6]~386_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~936_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~389 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[6]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N13
dffeas \my_regfile|start2[13].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N7
dffeas \my_regfile|start2[14].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~392 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~392_combout  = (\my_regfile|decoder2|d5|d1|and2~4_combout  & (\my_regfile|start2[14].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and2~4_combout  & (((\my_regfile|start2[13].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[14].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~392 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[6]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \my_regfile|start2[16].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \my_regfile|start2[15].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~393 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~393_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and1~5_combout  & (((\my_regfile|start2[16].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~393 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[6]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N9
dffeas \my_regfile|start2[10].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N3
dffeas \my_regfile|start2[9].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~390 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~390_combout  = (\my_regfile|decoder2|d5|d2|and3~4_combout  & (\my_regfile|start2[9].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~4_combout  & (((\my_regfile|start2[10].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~390 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[6]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N11
dffeas \my_regfile|start2[11].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \my_regfile|start2[12].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~391 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~391_combout  = (\my_regfile|start2[11].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))) # 
// (!\my_regfile|start2[11].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~5_combout  & ((\my_regfile|start2[12].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~391 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[6]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~394 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~394_combout  = (\my_regfile|start4[0].trb1|out[6]~392_combout  & (\my_regfile|start4[0].trb1|out[6]~393_combout  & (\my_regfile|start4[0].trb1|out[6]~390_combout  & \my_regfile|start4[0].trb1|out[6]~391_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~392_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~393_combout ),
	.datac(\my_regfile|start4[0].trb1|out[6]~390_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~391_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~394 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[6]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N27
dffeas \my_regfile|start2[21].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N19
dffeas \my_regfile|start2[22].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~397 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~397_combout  = (\my_regfile|decoder2|d6|d1|and2~4_combout  & (\my_regfile|start2[22].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and2~4_combout  & ((\my_regfile|start2[21].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~397 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[6]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N3
dffeas \my_regfile|start2[23].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N1
dffeas \my_regfile|start2[24].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~398 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~398_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and1~4_combout  & (((\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~398 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[6]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N11
dffeas \my_regfile|start2[17].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N29
dffeas \my_regfile|start2[18].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~395 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~395_combout  = (\my_regfile|start2[17].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[17].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~395 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[6]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[6].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[6].dff1|q~feeder_combout  = \my_processor|mux32_2|start[6].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[6].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[6].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[20].reg32_2|start[6].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \my_regfile|start2[20].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[6].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \my_regfile|start2[19].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~396 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~396_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~4_combout  & (((\my_regfile|start2[20].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[19].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~396 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[6]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~399 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~399_combout  = (\my_regfile|start4[0].trb1|out[6]~397_combout  & (\my_regfile|start4[0].trb1|out[6]~398_combout  & (\my_regfile|start4[0].trb1|out[6]~395_combout  & \my_regfile|start4[0].trb1|out[6]~396_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~397_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~398_combout ),
	.datac(\my_regfile|start4[0].trb1|out[6]~395_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~396_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~399 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[6]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~404 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~404_combout  = (\my_regfile|start4[0].trb1|out[6]~403_combout  & (\my_regfile|start4[0].trb1|out[6]~389_combout  & (\my_regfile|start4[0].trb1|out[6]~394_combout  & \my_regfile|start4[0].trb1|out[6]~399_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~403_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~389_combout ),
	.datac(\my_regfile|start4[0].trb1|out[6]~394_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~399_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~404 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[6]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N23
dffeas \my_regfile|start2[5].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N1
dffeas \my_regfile|start2[6].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~102 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~102_combout  = (\my_regfile|start2[5].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~102 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N23
dffeas \my_regfile|start2[7].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N9
dffeas \my_regfile|start2[8].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~103 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~103_combout  = (\my_regfile|start2[7].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[7].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~103 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \my_regfile|start2[2].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N15
dffeas \my_regfile|start2[1].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~99 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~99_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~99 .lut_mask = 16'h5155;
defparam \my_regfile|start5[0].trb2|out[5]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \my_regfile|start2[4].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N19
dffeas \my_regfile|start2[3].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~100 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~100_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & (((\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~100 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~101 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~101_combout  = (\my_regfile|start5[0].trb2|out[5]~99_combout  & (\my_regfile|start5[0].trb2|out[5]~100_combout  & ((\my_regfile|start2[2].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[5]~99_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~101 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~104 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~104_combout  = (\my_regfile|start5[0].trb2|out[5]~102_combout  & (\my_regfile|start5[0].trb2|out[5]~103_combout  & \my_regfile|start5[0].trb2|out[5]~101_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[5]~102_combout ),
	.datac(\my_regfile|start5[0].trb2|out[5]~103_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~104 .lut_mask = 16'hC000;
defparam \my_regfile|start5[0].trb2|out[5]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N9
dffeas \my_regfile|start2[28].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~116 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~116_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and1~0_combout  & (((\my_regfile|start2[28].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~116 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N21
dffeas \my_regfile|start2[29].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N11
dffeas \my_regfile|start2[30].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N21
dffeas \my_regfile|start2[31].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~117 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~117_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and1~0_combout  & (((\my_regfile|start2[30].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~117 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~118 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~118_combout  = (\my_regfile|start5[0].trb2|out[5]~117_combout  & ((\my_regfile|start2[29].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[5].dff1|q~q ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[5]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~118 .lut_mask = 16'hDD00;
defparam \my_regfile|start5[0].trb2|out[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N31
dffeas \my_regfile|start2[25].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \my_regfile|start2[26].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~115 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~115_combout  = (\my_regfile|decoder3|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and3~0_combout  & (((\my_regfile|start2[26].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~115 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N25
dffeas \my_regfile|start2[19].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \my_regfile|start2[20].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~111 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~111_combout  = (\my_regfile|decoder3|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and1~0_combout  & (((\my_regfile|start2[20].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~111 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N19
dffeas \my_regfile|start2[17].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N17
dffeas \my_regfile|start2[18].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~110 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~110_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and3~0_combout  & (((\my_regfile|start2[18].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[18].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~110 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N17
dffeas \my_regfile|start2[22].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N25
dffeas \my_regfile|start2[21].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~112 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~112_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~112 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N25
dffeas \my_regfile|start2[24].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N15
dffeas \my_regfile|start2[23].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~113 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~113_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~113 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~114 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~114_combout  = (\my_regfile|start5[0].trb2|out[5]~111_combout  & (\my_regfile|start5[0].trb2|out[5]~110_combout  & (\my_regfile|start5[0].trb2|out[5]~112_combout  & \my_regfile|start5[0].trb2|out[5]~113_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[5]~111_combout ),
	.datab(\my_regfile|start5[0].trb2|out[5]~110_combout ),
	.datac(\my_regfile|start5[0].trb2|out[5]~112_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~114 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~119 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~119_combout  = (\my_regfile|start5[0].trb2|out[5]~116_combout  & (\my_regfile|start5[0].trb2|out[5]~118_combout  & (\my_regfile|start5[0].trb2|out[5]~115_combout  & \my_regfile|start5[0].trb2|out[5]~114_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[5]~116_combout ),
	.datab(\my_regfile|start5[0].trb2|out[5]~118_combout ),
	.datac(\my_regfile|start5[0].trb2|out[5]~115_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~114_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~119 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \my_regfile|start2[11].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N5
dffeas \my_regfile|start2[12].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~106 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~106_combout  = (\my_regfile|start2[11].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[11].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~106 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N21
dffeas \my_regfile|start2[15].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N27
dffeas \my_regfile|start2[16].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~108 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~108_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~108 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N21
dffeas \my_regfile|start2[10].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N11
dffeas \my_regfile|start2[9].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~105 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~105_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~105 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N31
dffeas \my_regfile|start2[13].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N8
cycloneive_lcell_comb \my_regfile|start2[14].reg32_2|start[5].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[14].reg32_2|start[5].dff1|q~feeder_combout  = \my_processor|mux32_2|start[5].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[14].reg32_2|start[5].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[5].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[14].reg32_2|start[5].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N9
dffeas \my_regfile|start2[14].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[14].reg32_2|start[5].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~107 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~107_combout  = (\my_regfile|start2[13].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and3~2_combout  & ((\my_regfile|start2[14].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|start2[14].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~107 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~109 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~109_combout  = (\my_regfile|start5[0].trb2|out[5]~106_combout  & (\my_regfile|start5[0].trb2|out[5]~108_combout  & (\my_regfile|start5[0].trb2|out[5]~105_combout  & \my_regfile|start5[0].trb2|out[5]~107_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[5]~106_combout ),
	.datab(\my_regfile|start5[0].trb2|out[5]~108_combout ),
	.datac(\my_regfile|start5[0].trb2|out[5]~105_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~107_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~109 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~120 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~120_combout  = (\my_regfile|start5[0].trb2|out[5]~104_combout  & (\my_regfile|start5[0].trb2|out[5]~119_combout  & \my_regfile|start5[0].trb2|out[5]~109_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[5]~104_combout ),
	.datac(\my_regfile|start5[0].trb2|out[5]~119_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~120 .lut_mask = 16'hC000;
defparam \my_regfile|start5[0].trb2|out[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \my_processor|mux32_1|start[5].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[5].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[5]~120_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~120_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[5].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[5].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneive_lcell_comb \my_processor|mux32_1|start[4].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[4].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[4]~98_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|or_3~combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~98_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[4].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[4].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N11
dffeas \my_regfile|start2[10].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N9
dffeas \my_regfile|start2[9].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~332 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~332_combout  = (\my_regfile|start2[10].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and2~4_combout  & ((\my_regfile|start2[9].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~332 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[3]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N17
dffeas \my_regfile|start2[12].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N3
dffeas \my_regfile|start2[11].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~333 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~333_combout  = (\my_regfile|start2[12].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~333 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[3]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N9
dffeas \my_regfile|start2[16].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~335 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~335_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and1~5_combout  & ((\my_regfile|start2[16].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~335 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[3]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N3
dffeas \my_regfile|start2[14].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N1
dffeas \my_regfile|start2[13].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~334 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~334_combout  = (\my_regfile|decoder2|d5|d1|and3~4_combout  & (\my_regfile|start2[13].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and3~4_combout  & ((\my_regfile|start2[14].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~334 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[3]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~336 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~336_combout  = (\my_regfile|start4[0].trb1|out[3]~332_combout  & (\my_regfile|start4[0].trb1|out[3]~333_combout  & (\my_regfile|start4[0].trb1|out[3]~335_combout  & \my_regfile|start4[0].trb1|out[3]~334_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[3]~332_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~333_combout ),
	.datac(\my_regfile|start4[0].trb1|out[3]~335_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~334_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~336 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[3]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N21
dffeas \my_regfile|start2[31].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N27
dffeas \my_regfile|start2[30].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~342 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~342_combout  = (\my_regfile|decoder2|d7|d1|and1~4_combout  & (\my_regfile|start2[31].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~4_combout  & (((\my_regfile|start2[30].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[30].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~342 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[3]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \my_regfile|start2[27].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~343 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~343_combout  = (((\my_regfile|start2[27].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~343 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[0].trb1|out[3]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N17
dffeas \my_regfile|start2[28].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_2|start[3].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[29].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N19
dffeas \my_regfile|start2[29].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~344 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~344_combout  = (\my_regfile|decoder2|d7|d1|and4~4_combout  & (\my_regfile|start2[28].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and4~4_combout  & (((\my_regfile|start2[29].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start2[29].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~344 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[3]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N7
dffeas \my_regfile|start2[25].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N25
dffeas \my_regfile|start2[26].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~345 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~345_combout  = (\my_regfile|start2[25].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|start2[26].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datad(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~345 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[3]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~346 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~346_combout  = (\my_regfile|start4[0].trb1|out[3]~342_combout  & (\my_regfile|start4[0].trb1|out[3]~343_combout  & (\my_regfile|start4[0].trb1|out[3]~344_combout  & \my_regfile|start4[0].trb1|out[3]~345_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[3]~342_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~343_combout ),
	.datac(\my_regfile|start4[0].trb1|out[3]~344_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~345_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~346 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[3]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \my_regfile|start2[20].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N11
dffeas \my_regfile|start2[19].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~338 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~338_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~4_combout  & ((\my_regfile|start2[20].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~338 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[3]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N23
dffeas \my_regfile|start2[22].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N1
dffeas \my_regfile|start2[21].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~339 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~339_combout  = (\my_regfile|start2[22].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~4_combout  & ((\my_regfile|start2[21].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~339 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[3]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \my_regfile|start2[23].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[23].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_2|start[3].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[23].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[23].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \my_regfile|start2[23].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[23].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_2|start[3].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N31
dffeas \my_regfile|start2[24].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~340 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~340_combout  = (\my_regfile|decoder2|d7|d2|and4~4_combout  & (\my_regfile|start2[24].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and4~4_combout  & ((\my_regfile|start2[23].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~340 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[3]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N1
dffeas \my_regfile|start2[18].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N15
dffeas \my_regfile|start2[17].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~337 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~337_combout  = (\my_regfile|start2[18].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[17].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~4_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~4_combout  & ((\my_regfile|start2[17].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~337 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[3]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~341 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~341_combout  = (\my_regfile|start4[0].trb1|out[3]~338_combout  & (\my_regfile|start4[0].trb1|out[3]~339_combout  & (\my_regfile|start4[0].trb1|out[3]~340_combout  & \my_regfile|start4[0].trb1|out[3]~337_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[3]~338_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~339_combout ),
	.datac(\my_regfile|start4[0].trb1|out[3]~340_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~337_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~341 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[3]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N1
dffeas \my_regfile|start2[5].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N3
dffeas \my_regfile|start2[6].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~329 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~329_combout  = (\my_regfile|decoder2|d4|d1|and3~4_combout  & (\my_regfile|start2[5].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~4_combout  & (((\my_regfile|start2[6].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~329 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[3]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \my_regfile|start2[2].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_2|start[3].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N5
dffeas \my_regfile|start2[1].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~22 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[3].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[3].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~22 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~933 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~933_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|start4[0].trb1|out[3]~22_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|start4[0].trb1|out[3]~22_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~933_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~933 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[3]~933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N15
dffeas \my_regfile|start2[3].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N29
dffeas \my_regfile|start2[4].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~328 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~328_combout  = (\my_regfile|decoder2|d4|d2|and1~5_combout  & (\my_regfile|start2[3].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~5_combout  & (((\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~328 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[3]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \my_regfile|start2[7].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N7
dffeas \my_regfile|start2[8].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~330 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~330_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~330 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[3]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~331 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~331_combout  = (\my_regfile|start4[0].trb1|out[3]~329_combout  & (\my_regfile|start4[0].trb1|out[3]~933_combout  & (\my_regfile|start4[0].trb1|out[3]~328_combout  & \my_regfile|start4[0].trb1|out[3]~330_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[3]~329_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~933_combout ),
	.datac(\my_regfile|start4[0].trb1|out[3]~328_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~330_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~331 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[3]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~347 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~347_combout  = (\my_regfile|start4[0].trb1|out[3]~336_combout  & (\my_regfile|start4[0].trb1|out[3]~346_combout  & (\my_regfile|start4[0].trb1|out[3]~341_combout  & \my_regfile|start4[0].trb1|out[3]~331_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[3]~336_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~346_combout ),
	.datac(\my_regfile|start4[0].trb1|out[3]~341_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~331_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~347 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[3]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector29~9 (
// Equation(s):
// \my_processor|alu_1|Selector29~9_combout  = (!\my_processor|mux5_01|start[2].m3|and_1~0_combout  & (\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & \my_processor|mux5_01|start[1].m3|and_1~0_combout ))

	.dataa(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~9 .lut_mask = 16'h4400;
defparam \my_processor|alu_1|Selector29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector29~10 (
// Equation(s):
// \my_processor|alu_1|Selector29~10_combout  = (\my_processor|mux5_01|start[1].m3|and_1~0_combout  $ (((!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & !\my_processor|mux5_01|start[2].m3|and_1~0_combout )))) # 
// (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout )

	.dataa(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~10 .lut_mask = 16'hAF9F;
defparam \my_processor|alu_1|Selector29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \my_regfile|start2[28].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[28].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_2|start[2].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[28].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[28].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N9
dffeas \my_regfile|start2[28].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[28].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \my_regfile|start2[25].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~363 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~363_combout  = (\my_regfile|decoder2|d7|d1|and4~4_combout  & (\my_regfile|start2[28].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and4~4_combout  & (((\my_regfile|start2[25].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~363 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[2]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_2|start[2].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[29].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N15
dffeas \my_regfile|start2[29].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \my_regfile|start2[26].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~364 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~364_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[29].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~364 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[2]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N31
dffeas \my_regfile|start2[30].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~362 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~362_combout  = (\my_regfile|start2[30].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[30].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~362 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[2]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N23
dffeas \my_regfile|start2[27].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[2]~0 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[2]~0_combout  = (((\my_regfile|start2[27].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datac(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[2]~0 .lut_mask = 16'hFF7F;
defparam \my_regfile|start4[27].trb1|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~365 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~365_combout  = (\my_regfile|start4[0].trb1|out[2]~363_combout  & (\my_regfile|start4[0].trb1|out[2]~364_combout  & (\my_regfile|start4[0].trb1|out[2]~362_combout  & \my_regfile|start4[27].trb1|out[2]~0_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[2]~363_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~364_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~362_combout ),
	.datad(\my_regfile|start4[27].trb1|out[2]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~365 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[2]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \my_regfile|start2[16].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N19
dffeas \my_regfile|start2[15].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~355 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~355_combout  = (\my_regfile|decoder2|d6|d2|and4~4_combout  & (\my_regfile|start2[16].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and4~4_combout  & (((\my_regfile|start2[15].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and1~5_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~355 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[2]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N27
dffeas \my_regfile|start2[11].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N1
dffeas \my_regfile|start2[12].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~353 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~353_combout  = (\my_regfile|start2[11].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~4_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~5_combout  & ((\my_regfile|start2[12].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~353 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[2]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N15
dffeas \my_regfile|start2[10].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N1
dffeas \my_regfile|start2[9].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~352 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~352_combout  = (\my_regfile|decoder2|d5|d2|and3~4_combout  & (\my_regfile|start2[9].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~4_combout  & (((\my_regfile|start2[10].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~352 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[2]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N5
dffeas \my_regfile|start2[13].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N7
dffeas \my_regfile|start2[14].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~354 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~354_combout  = (\my_regfile|decoder2|d5|d1|and3~4_combout  & (\my_regfile|start2[13].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and3~4_combout  & (((\my_regfile|start2[14].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~354 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[2]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~356 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~356_combout  = (\my_regfile|start4[0].trb1|out[2]~355_combout  & (\my_regfile|start4[0].trb1|out[2]~353_combout  & (\my_regfile|start4[0].trb1|out[2]~352_combout  & \my_regfile|start4[0].trb1|out[2]~354_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[2]~355_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~353_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~352_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~354_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~356 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[2]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneive_lcell_comb \my_regfile|start2[4].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[4].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_2|start[2].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[4].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[4].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N31
dffeas \my_regfile|start2[4].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[4].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N5
dffeas \my_regfile|start2[3].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~348 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~348_combout  = (\my_regfile|start2[4].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and4~4_combout  & ((\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datad(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~348 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[2]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N11
dffeas \my_regfile|start2[2].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N7
dffeas \my_regfile|start2[1].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~31 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[2].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[2].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~31 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~934 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~934_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[2]~31_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[2]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~934_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~934 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[2]~934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N15
dffeas \my_regfile|start2[7].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N9
dffeas \my_regfile|start2[8].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~350 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~350_combout  = (\my_regfile|decoder2|d5|d2|and4~4_combout  & (\my_regfile|start2[8].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~4_combout  & ((\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~350 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[2]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_2|start[2].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N27
dffeas \my_regfile|start2[6].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneive_lcell_comb \my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_2|start[2].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N9
dffeas \my_regfile|start2[5].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~349 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~349_combout  = (\my_regfile|start2[6].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~4_combout  & ((\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~349 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[2]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~351 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~351_combout  = (\my_regfile|start4[0].trb1|out[2]~348_combout  & (\my_regfile|start4[0].trb1|out[2]~934_combout  & (\my_regfile|start4[0].trb1|out[2]~350_combout  & \my_regfile|start4[0].trb1|out[2]~349_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[2]~348_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~934_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~350_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~349_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~351 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[2]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \my_regfile|start2[23].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[23].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_2|start[2].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[23].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[23].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N7
dffeas \my_regfile|start2[23].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[23].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_2|start[2].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N5
dffeas \my_regfile|start2[24].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~360 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~360_combout  = (\my_regfile|start2[23].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|start2[24].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.datad(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~360 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[2]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \my_regfile|start2[19].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N5
dffeas \my_regfile|start2[20].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~358 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~358_combout  = (\my_regfile|start2[19].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and1~4_combout  & ((\my_regfile|start2[20].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~358 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[2]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \my_regfile|start2[17].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[17].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_2|start[2].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[17].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[17].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N3
dffeas \my_regfile|start2[17].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[17].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N25
dffeas \my_regfile|start2[18].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~357 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~357_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and3~4_combout  & (((\my_regfile|start2[18].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~357 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[2]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneive_lcell_comb \my_regfile|start2[21].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[21].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_2|start[2].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[21].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[21].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N25
dffeas \my_regfile|start2[21].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[21].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N3
dffeas \my_regfile|start2[22].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~359 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~359_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and3~4_combout  & (((\my_regfile|start2[22].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~359 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[2]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~361 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~361_combout  = (\my_regfile|start4[0].trb1|out[2]~360_combout  & (\my_regfile|start4[0].trb1|out[2]~358_combout  & (\my_regfile|start4[0].trb1|out[2]~357_combout  & \my_regfile|start4[0].trb1|out[2]~359_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[2]~360_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~358_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~357_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~359_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~361 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[2]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~366 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~366_combout  = (\my_regfile|start4[0].trb1|out[2]~365_combout  & (\my_regfile|start4[0].trb1|out[2]~356_combout  & (\my_regfile|start4[0].trb1|out[2]~351_combout  & \my_regfile|start4[0].trb1|out[2]~361_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[2]~365_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~356_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~351_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~361_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~366 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[2]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector29~11 (
// Equation(s):
// \my_processor|alu_1|Selector29~11_combout  = (\my_processor|mux32_1|start[2].mux0|or_1~1_combout  & ((\my_processor|alu_1|Selector29~10_combout ) # ((\my_processor|alu_1|Selector29~9_combout  & \my_regfile|start4[0].trb1|out[2]~366_combout )))) # 
// (!\my_processor|mux32_1|start[2].mux0|or_1~1_combout  & (\my_processor|alu_1|Selector29~10_combout  & ((\my_regfile|start4[0].trb1|out[2]~366_combout ) # (!\my_processor|alu_1|Selector29~9_combout ))))

	.dataa(\my_processor|mux32_1|start[2].mux0|or_1~1_combout ),
	.datab(\my_processor|alu_1|Selector29~10_combout ),
	.datac(\my_processor|alu_1|Selector29~9_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~11 .lut_mask = 16'hEC8C;
defparam \my_processor|alu_1|Selector29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N17
dffeas \my_regfile|start2[27].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~323 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~323_combout  = (((\my_regfile|start2[27].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[1].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~323 .lut_mask = 16'hFF7F;
defparam \my_regfile|start4[0].trb1|out[1]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N1
dffeas \my_regfile|start2[28].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~325 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~325_combout  = (\my_regfile|decoder2|d7|d1|and3~4_combout  & (\my_regfile|start2[29].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and3~4_combout  & (((\my_regfile|start2[28].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datad(\my_regfile|start2[28].reg32_2|start[1].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~325 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[1]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N25
dffeas \my_regfile|start2[26].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \my_regfile|start2[25].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~322 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~322_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~322 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[1]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \my_regfile|start2[31].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \my_regfile|start2[30].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~324 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~324_combout  = (\my_regfile|start2[31].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and2~4_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~4_combout  & ((\my_regfile|start2[30].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~324 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[1]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~326 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~326_combout  = (\my_regfile|start4[0].trb1|out[1]~323_combout  & (\my_regfile|start4[0].trb1|out[1]~325_combout  & (\my_regfile|start4[0].trb1|out[1]~322_combout  & \my_regfile|start4[0].trb1|out[1]~324_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~323_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~325_combout ),
	.datac(\my_regfile|start4[0].trb1|out[1]~322_combout ),
	.datad(\my_regfile|start4[0].trb1|out[1]~324_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~326 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[1]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N17
dffeas \my_regfile|start2[21].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N29
dffeas \my_regfile|start2[22].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~319 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~319_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and3~4_combout  & (((\my_regfile|start2[22].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~319 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[1]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N9
dffeas \my_regfile|start2[24].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \my_regfile|start2[23].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~320 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~320_combout  = (\my_regfile|start2[24].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~4_combout  & ((\my_regfile|start2[23].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~320 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[1]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N1
dffeas \my_regfile|start2[20].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N23
dffeas \my_regfile|start2[19].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~318 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~318_combout  = (\my_regfile|start2[20].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~4_combout  & ((\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~318 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[1]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N11
dffeas \my_regfile|start2[17].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N21
dffeas \my_regfile|start2[18].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~317 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~317_combout  = (\my_regfile|start2[17].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~317 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[1]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~321 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~321_combout  = (\my_regfile|start4[0].trb1|out[1]~319_combout  & (\my_regfile|start4[0].trb1|out[1]~320_combout  & (\my_regfile|start4[0].trb1|out[1]~318_combout  & \my_regfile|start4[0].trb1|out[1]~317_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~319_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~320_combout ),
	.datac(\my_regfile|start4[0].trb1|out[1]~318_combout ),
	.datad(\my_regfile|start4[0].trb1|out[1]~317_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~321 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[1]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N13
dffeas \my_regfile|start2[12].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N15
dffeas \my_regfile|start2[11].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~313 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~313_combout  = (\my_regfile|start2[12].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~313 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[1]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N31
dffeas \my_regfile|start2[14].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N29
dffeas \my_regfile|start2[13].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~314 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~314_combout  = (\my_regfile|start2[14].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~314 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[1]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N13
dffeas \my_regfile|start2[9].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N3
dffeas \my_regfile|start2[10].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~312 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~312_combout  = (\my_regfile|start2[9].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[9].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~4_combout  & ((\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~312 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[1]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N31
dffeas \my_regfile|start2[15].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N13
dffeas \my_regfile|start2[16].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~315 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~315_combout  = (\my_regfile|start2[15].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~5_combout  & ((\my_regfile|start2[16].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~315 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[1]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~316 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~316_combout  = (\my_regfile|start4[0].trb1|out[1]~313_combout  & (\my_regfile|start4[0].trb1|out[1]~314_combout  & (\my_regfile|start4[0].trb1|out[1]~312_combout  & \my_regfile|start4[0].trb1|out[1]~315_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~313_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~314_combout ),
	.datac(\my_regfile|start4[0].trb1|out[1]~312_combout ),
	.datad(\my_regfile|start4[0].trb1|out[1]~315_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~316 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[1]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \my_regfile|start2[3].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N21
dffeas \my_regfile|start2[4].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~308 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~308_combout  = (\my_regfile|decoder2|d4|d2|and1~5_combout  & (\my_regfile|start2[3].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~5_combout  & (((\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~308 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[1]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneive_lcell_comb \my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_2|start[1].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N17
dffeas \my_regfile|start2[2].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
cycloneive_lcell_comb \my_regfile|start2[1].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[1].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_2|start[1].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[1].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[1].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N3
dffeas \my_regfile|start2[1].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[1].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~13 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\my_regfile|start2[1].reg32_2|start[1].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|start2[2].reg32_2|start[1].dff1|q~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|start2[2].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[1].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~13 .lut_mask = 16'hEAC8;
defparam \my_regfile|start4[0].trb1|out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~932 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~932_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[1]~13_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~932_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~932 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[1]~932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \my_regfile|start2[5].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N25
dffeas \my_regfile|start2[6].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~309 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~309_combout  = (\my_regfile|start2[5].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and3~4_combout  & ((\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~309 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[1]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \my_regfile|start2[7].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N19
dffeas \my_regfile|start2[8].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~310 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~310_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~310 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[1]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~311 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~311_combout  = (\my_regfile|start4[0].trb1|out[1]~308_combout  & (\my_regfile|start4[0].trb1|out[1]~932_combout  & (\my_regfile|start4[0].trb1|out[1]~309_combout  & \my_regfile|start4[0].trb1|out[1]~310_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~308_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~932_combout ),
	.datac(\my_regfile|start4[0].trb1|out[1]~309_combout ),
	.datad(\my_regfile|start4[0].trb1|out[1]~310_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~311 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[1]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~327 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~327_combout  = (\my_regfile|start4[0].trb1|out[1]~326_combout  & (\my_regfile|start4[0].trb1|out[1]~321_combout  & (\my_regfile|start4[0].trb1|out[1]~316_combout  & \my_regfile|start4[0].trb1|out[1]~311_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~326_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~321_combout ),
	.datac(\my_regfile|start4[0].trb1|out[1]~316_combout ),
	.datad(\my_regfile|start4[0].trb1|out[1]~311_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~327 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[1]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N27
dffeas \my_regfile|start2[4].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N17
dffeas \my_regfile|start2[3].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~288 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~288_combout  = (\my_regfile|start2[4].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))) # 
// (!\my_regfile|start2[4].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and4~4_combout  & ((\my_regfile|start2[3].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~288 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[0]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
cycloneive_lcell_comb \my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_2|start[0].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N3
dffeas \my_regfile|start2[8].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N5
dffeas \my_regfile|start2[7].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~290 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~290_combout  = (\my_regfile|decoder2|d5|d2|and4~4_combout  & (\my_regfile|start2[8].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~4_combout  & (((\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~290 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[0]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N13
dffeas \my_regfile|start2[2].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N13
dffeas \my_regfile|start2[1].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~4 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|start2[2].reg32_2|start[0].dff1|q~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|start2[1].reg32_2|start[0].dff1|q~q  & \my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|start2[2].reg32_2|start[0].dff1|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|start2[1].reg32_2|start[0].dff1|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~4 .lut_mask = 16'hFC88;
defparam \my_regfile|start4[0].trb1|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~931 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~931_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # 
// (\my_regfile|start4[0].trb1|out[0]~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|start4[0].trb1|out[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~931_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~931 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[0]~931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N1
dffeas \my_regfile|start2[5].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N11
dffeas \my_regfile|start2[6].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~289 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~289_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~289 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[0]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~291 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~291_combout  = (\my_regfile|start4[0].trb1|out[0]~288_combout  & (\my_regfile|start4[0].trb1|out[0]~290_combout  & (\my_regfile|start4[0].trb1|out[0]~931_combout  & \my_regfile|start4[0].trb1|out[0]~289_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[0]~288_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~290_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~931_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~289_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~291 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[0]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N11
dffeas \my_regfile|start2[28].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N13
dffeas \my_regfile|start2[29].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~305 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~305_combout  = (\my_regfile|start2[28].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and3~4_combout ))) # 
// (!\my_regfile|start2[28].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and4~4_combout  & ((\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datad(\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~305 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[0]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \my_regfile|start2[25].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N27
dffeas \my_regfile|start2[26].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~302 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~302_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and3~0_combout  & (((\my_regfile|start2[26].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[0].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~302 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[0]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \my_regfile|start2[31].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \my_regfile|start2[30].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~304 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~304_combout  = (\my_regfile|start2[31].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and2~4_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~4_combout  & ((\my_regfile|start2[30].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~304 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[0]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N25
dffeas \my_regfile|start2[27].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~303 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~303_combout  = (((\my_regfile|start2[27].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~303 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[0].trb1|out[0]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~306 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~306_combout  = (\my_regfile|start4[0].trb1|out[0]~305_combout  & (\my_regfile|start4[0].trb1|out[0]~302_combout  & (\my_regfile|start4[0].trb1|out[0]~304_combout  & \my_regfile|start4[0].trb1|out[0]~303_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[0]~305_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~302_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~304_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~303_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~306 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[0]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \my_regfile|start2[19].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \my_regfile|start2[20].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~298 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~298_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~4_combout  & (((\my_regfile|start2[20].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|start2[20].reg32_2|start[0].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~298 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[0]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N7
dffeas \my_regfile|start2[22].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N21
dffeas \my_regfile|start2[21].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~299 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~299_combout  = (\my_regfile|start2[22].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~4_combout  & ((\my_regfile|start2[21].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~299 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[0]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N7
dffeas \my_regfile|start2[18].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~297 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~297_combout  = (\my_regfile|start2[18].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[17].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and3~4_combout ))) # 
// (!\my_regfile|start2[18].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~4_combout  & ((\my_regfile|start2[17].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~297 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[0]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_2|start[0].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N7
dffeas \my_regfile|start2[24].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N29
dffeas \my_regfile|start2[23].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~300 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~300_combout  = (\my_regfile|start2[24].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~4_combout  & ((\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~300 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[0]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~301 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~301_combout  = (\my_regfile|start4[0].trb1|out[0]~298_combout  & (\my_regfile|start4[0].trb1|out[0]~299_combout  & (\my_regfile|start4[0].trb1|out[0]~297_combout  & \my_regfile|start4[0].trb1|out[0]~300_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[0]~298_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~299_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~297_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~300_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~301 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[0]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N23
dffeas \my_regfile|start2[14].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N9
dffeas \my_regfile|start2[13].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~294 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~294_combout  = (\my_regfile|start2[14].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~294 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[0]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N31
dffeas \my_regfile|start2[16].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N29
dffeas \my_regfile|start2[15].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~295 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~295_combout  = (\my_regfile|start2[16].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[16].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and4~4_combout  & ((\my_regfile|start2[15].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~295 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[0]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N7
dffeas \my_regfile|start2[10].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N5
dffeas \my_regfile|start2[9].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~292 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~292_combout  = (\my_regfile|start2[10].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and2~4_combout  & ((\my_regfile|start2[9].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~292 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[0]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N31
dffeas \my_regfile|start2[12].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N9
dffeas \my_regfile|start2[11].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~293 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~293_combout  = (\my_regfile|start2[12].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~293 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[0]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~296 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~296_combout  = (\my_regfile|start4[0].trb1|out[0]~294_combout  & (\my_regfile|start4[0].trb1|out[0]~295_combout  & (\my_regfile|start4[0].trb1|out[0]~292_combout  & \my_regfile|start4[0].trb1|out[0]~293_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[0]~294_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~295_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~292_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~296 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[0]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~307 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~307_combout  = (\my_regfile|start4[0].trb1|out[0]~291_combout  & (\my_regfile|start4[0].trb1|out[0]~306_combout  & (\my_regfile|start4[0].trb1|out[0]~301_combout  & \my_regfile|start4[0].trb1|out[0]~296_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[0]~291_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~306_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~301_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~296_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~307 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[0]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \my_processor|alu_1|Add0~0 (
// Equation(s):
// \my_processor|alu_1|Add0~0_combout  = (\my_processor|mux32_1|start[0].mux0|or_1~1_combout  & (\my_regfile|start4[0].trb1|out[0]~307_combout  $ (VCC))) # (!\my_processor|mux32_1|start[0].mux0|or_1~1_combout  & (\my_regfile|start4[0].trb1|out[0]~307_combout 
//  & VCC))
// \my_processor|alu_1|Add0~1  = CARRY((\my_processor|mux32_1|start[0].mux0|or_1~1_combout  & \my_regfile|start4[0].trb1|out[0]~307_combout ))

	.dataa(\my_processor|mux32_1|start[0].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|alu_1|Add0~0_combout ),
	.cout(\my_processor|alu_1|Add0~1 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|alu_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \my_processor|alu_1|Add0~2 (
// Equation(s):
// \my_processor|alu_1|Add0~2_combout  = (\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & ((\my_regfile|start4[0].trb1|out[1]~327_combout  & (\my_processor|alu_1|Add0~1  & VCC)) # (!\my_regfile|start4[0].trb1|out[1]~327_combout  & 
// (!\my_processor|alu_1|Add0~1 )))) # (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & ((\my_regfile|start4[0].trb1|out[1]~327_combout  & (!\my_processor|alu_1|Add0~1 )) # (!\my_regfile|start4[0].trb1|out[1]~327_combout  & 
// ((\my_processor|alu_1|Add0~1 ) # (GND)))))
// \my_processor|alu_1|Add0~3  = CARRY((\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & (!\my_regfile|start4[0].trb1|out[1]~327_combout  & !\my_processor|alu_1|Add0~1 )) # (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & 
// ((!\my_processor|alu_1|Add0~1 ) # (!\my_regfile|start4[0].trb1|out[1]~327_combout ))))

	.dataa(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~1 ),
	.combout(\my_processor|alu_1|Add0~2_combout ),
	.cout(\my_processor|alu_1|Add0~3 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector31~10 (
// Equation(s):
// \my_processor|alu_1|Selector31~10_combout  = (\my_processor|or_1~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|or_3~combout  & \my_imem|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\my_processor|or_1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~10 .lut_mask = 16'h0200;
defparam \my_processor|alu_1|Selector31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector31~11 (
// Equation(s):
// \my_processor|alu_1|Selector31~11_combout  = (\my_processor|mux5_01|start[2].m3|and_1~0_combout ) # ((\my_processor|mux5_01|start[1].m3|and_1~0_combout  & \my_processor|mux5_01|start[0].m3|or_1~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.datac(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.datad(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~11 .lut_mask = 16'hFCCC;
defparam \my_processor|alu_1|Selector31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \my_processor|alu_1|Add1~0 (
// Equation(s):
// \my_processor|alu_1|Add1~0_combout  = (\my_regfile|start4[0].trb1|out[0]~307_combout  & ((GND) # (!\my_processor|mux32_1|start[0].mux0|or_1~1_combout ))) # (!\my_regfile|start4[0].trb1|out[0]~307_combout  & 
// (\my_processor|mux32_1|start[0].mux0|or_1~1_combout  $ (GND)))
// \my_processor|alu_1|Add1~1  = CARRY((\my_regfile|start4[0].trb1|out[0]~307_combout ) # (!\my_processor|mux32_1|start[0].mux0|or_1~1_combout ))

	.dataa(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.datab(\my_processor|mux32_1|start[0].mux0|or_1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|alu_1|Add1~0_combout ),
	.cout(\my_processor|alu_1|Add1~1 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~0 .lut_mask = 16'h66BB;
defparam \my_processor|alu_1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \my_processor|alu_1|Add1~2 (
// Equation(s):
// \my_processor|alu_1|Add1~2_combout  = (\my_regfile|start4[0].trb1|out[1]~327_combout  & ((\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & (!\my_processor|alu_1|Add1~1 )) # (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & 
// (\my_processor|alu_1|Add1~1  & VCC)))) # (!\my_regfile|start4[0].trb1|out[1]~327_combout  & ((\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & ((\my_processor|alu_1|Add1~1 ) # (GND))) # (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & 
// (!\my_processor|alu_1|Add1~1 ))))
// \my_processor|alu_1|Add1~3  = CARRY((\my_regfile|start4[0].trb1|out[1]~327_combout  & (\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & !\my_processor|alu_1|Add1~1 )) # (!\my_regfile|start4[0].trb1|out[1]~327_combout  & 
// ((\my_processor|mux32_1|start[1].mux0|or_1~1_combout ) # (!\my_processor|alu_1|Add1~1 ))))

	.dataa(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.datab(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~1 ),
	.combout(\my_processor|alu_1|Add1~2_combout ),
	.cout(\my_processor|alu_1|Add1~3 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~2 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N20
cycloneive_lcell_comb \my_processor|alu_1|Selector31~6 (
// Equation(s):
// \my_processor|alu_1|Selector31~6_combout  = (\my_processor|or_3~combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [2] & \my_processor|or_1~2_combout )))

	.dataa(\my_processor|or_3~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|or_1~2_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~6 .lut_mask = 16'hFFBA;
defparam \my_processor|alu_1|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~28 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[8]~594_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[7]~385_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~28 .lut_mask = 16'hC808;
defparam \my_processor|alu_1|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~29 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[6]~404_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|start4[0].trb1|out[5]~423_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|start4[0].trb1|out[5]~423_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~29 .lut_mask = 16'hAFA0;
defparam \my_processor|alu_1|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~30 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~30_combout  = (\my_processor|alu_1|ShiftRight0~28_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftRight0~29_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu_1|ShiftRight0~28_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~30 .lut_mask = 16'hF3F0;
defparam \my_processor|alu_1|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneive_lcell_comb \my_processor|alu_1|Selector31~2 (
// Equation(s):
// \my_processor|alu_1|Selector31~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~2 .lut_mask = 16'hFF44;
defparam \my_processor|alu_1|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N4
cycloneive_lcell_comb \my_processor|alu_1|Selector31~3 (
// Equation(s):
// \my_processor|alu_1|Selector31~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8]) # (\my_imem|altsyncram_component|auto_generated|q_a [9])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~3 .lut_mask = 16'hEEEE;
defparam \my_processor|alu_1|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~27 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[4]~442_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|start4[0].trb1|out[3]~347_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[4]~442_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~27 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector30~0 (
// Equation(s):
// \my_processor|alu_1|Selector30~0_combout  = (\my_processor|alu_1|Selector31~3_combout  & ((\my_processor|alu_1|Selector31~2_combout ) # ((\my_processor|alu_1|ShiftRight0~27_combout )))) # (!\my_processor|alu_1|Selector31~3_combout  & 
// (!\my_processor|alu_1|Selector31~2_combout  & (\my_regfile|start4[0].trb1|out[1]~327_combout )))

	.dataa(\my_processor|alu_1|Selector31~3_combout ),
	.datab(\my_processor|alu_1|Selector31~2_combout ),
	.datac(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~0 .lut_mask = 16'hBA98;
defparam \my_processor|alu_1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector30~1 (
// Equation(s):
// \my_processor|alu_1|Selector30~1_combout  = (\my_processor|alu_1|Selector31~2_combout  & ((\my_processor|alu_1|Selector30~0_combout  & (\my_processor|alu_1|ShiftRight0~30_combout )) # (!\my_processor|alu_1|Selector30~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[2]~366_combout ))))) # (!\my_processor|alu_1|Selector31~2_combout  & (((\my_processor|alu_1|Selector30~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~30_combout ),
	.datab(\my_processor|alu_1|Selector31~2_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.datad(\my_processor|alu_1|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~1 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_1|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N1
dffeas \my_regfile|start2[25].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N31
dffeas \my_regfile|start2[26].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~341 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~341_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[14].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~341 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[14]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N1
dffeas \my_regfile|start2[29].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \my_regfile|start2[31].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~343 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~343_combout  = (\my_regfile|decoder3|d7|d1|and2~0_combout  & (\my_regfile|start2[30].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~0_combout  & (((\my_regfile|start2[31].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[14].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~343 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[14]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~344 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~344_combout  = (\my_regfile|start5[0].trb2|out[14]~343_combout  & ((\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[14]~343_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~344 .lut_mask = 16'hF500;
defparam \my_regfile|start5[0].trb2|out[14]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \my_regfile|start2[27].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \my_regfile|start2[28].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~342 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~342_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & (((\my_regfile|start2[27].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[14].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~342 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[14]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \my_regfile|start2[18].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N31
dffeas \my_regfile|start2[17].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~336 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~336_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~336 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[14]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N31
dffeas \my_regfile|start2[22].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \my_regfile|start2[21].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~338 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~338_combout  = (\my_regfile|start2[22].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[21].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~338 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[14]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N13
dffeas \my_regfile|start2[20].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N31
dffeas \my_regfile|start2[19].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~337 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~337_combout  = (\my_regfile|start2[20].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[19].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~337 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[14]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N1
dffeas \my_regfile|start2[24].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \my_regfile|start2[23].reg32_2|start[14].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[23].reg32_2|start[14].dff1|q~feeder_combout  = \my_processor|mux32_2|start[14].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[23].reg32_2|start[14].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[14].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[23].reg32_2|start[14].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N23
dffeas \my_regfile|start2[23].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[23].reg32_2|start[14].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~339 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~339_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~339 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[14]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~340 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~340_combout  = (\my_regfile|start5[0].trb2|out[14]~336_combout  & (\my_regfile|start5[0].trb2|out[14]~338_combout  & (\my_regfile|start5[0].trb2|out[14]~337_combout  & \my_regfile|start5[0].trb2|out[14]~339_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[14]~336_combout ),
	.datab(\my_regfile|start5[0].trb2|out[14]~338_combout ),
	.datac(\my_regfile|start5[0].trb2|out[14]~337_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~339_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~340 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[14]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~345 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~345_combout  = (\my_regfile|start5[0].trb2|out[14]~341_combout  & (\my_regfile|start5[0].trb2|out[14]~344_combout  & (\my_regfile|start5[0].trb2|out[14]~342_combout  & \my_regfile|start5[0].trb2|out[14]~340_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[14]~341_combout ),
	.datab(\my_regfile|start5[0].trb2|out[14]~344_combout ),
	.datac(\my_regfile|start5[0].trb2|out[14]~342_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~340_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~345 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[14]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N19
dffeas \my_regfile|start2[5].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N17
dffeas \my_regfile|start2[6].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~328 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~328_combout  = (\my_regfile|decoder3|d4|d1|and3~2_combout  & (\my_regfile|start2[5].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~2_combout  & (((\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~328 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[14]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N3
dffeas \my_regfile|start2[7].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N29
dffeas \my_regfile|start2[8].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~329 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~329_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~329 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[14]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \my_regfile|start2[1].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~325 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~325_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[1].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~2_combout ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~325 .lut_mask = 16'h00BF;
defparam \my_regfile|start5[0].trb2|out[14]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N13
dffeas \my_regfile|start2[2].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N23
dffeas \my_regfile|start2[3].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N13
dffeas \my_regfile|start2[4].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~326 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~326_combout  = (\my_regfile|start2[3].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~326 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[14]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~327 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~327_combout  = (\my_regfile|start5[0].trb2|out[14]~325_combout  & (\my_regfile|start5[0].trb2|out[14]~326_combout  & ((\my_regfile|start2[2].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[14]~325_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[14]~326_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~327 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[14]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N17
dffeas \my_regfile|start2[10].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \my_regfile|start2[9].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~330 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~330_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~330 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[14]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \my_regfile|start2[11].reg32_2|start[14].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[11].reg32_2|start[14].dff1|q~feeder_combout  = \my_processor|mux32_2|start[14].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[11].reg32_2|start[14].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[14].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[11].reg32_2|start[14].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \my_regfile|start2[11].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[11].reg32_2|start[14].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[14].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[14].dff1|q~feeder_combout  = \my_processor|mux32_2|start[14].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[14].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[14].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[14].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N5
dffeas \my_regfile|start2[12].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[14].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~331 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~331_combout  = (\my_regfile|start2[11].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|start2[12].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~331 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[14]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneive_lcell_comb \my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder_combout  = \my_processor|mux32_2|start[14].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N21
dffeas \my_regfile|start2[13].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N23
dffeas \my_regfile|start2[14].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~332 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~332_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & (((\my_regfile|start2[14].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~332 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[14]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \my_regfile|start2[16].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \my_regfile|start2[15].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~333 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~333_combout  = (\my_regfile|decoder3|d5|d1|and1~1_combout  & (\my_regfile|start2[15].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~1_combout  & ((\my_regfile|start2[16].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~333 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[14]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~334 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~334_combout  = (\my_regfile|start5[0].trb2|out[14]~330_combout  & (\my_regfile|start5[0].trb2|out[14]~331_combout  & (\my_regfile|start5[0].trb2|out[14]~332_combout  & \my_regfile|start5[0].trb2|out[14]~333_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[14]~330_combout ),
	.datab(\my_regfile|start5[0].trb2|out[14]~331_combout ),
	.datac(\my_regfile|start5[0].trb2|out[14]~332_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~333_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~334 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[14]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~335 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~335_combout  = (\my_regfile|start5[0].trb2|out[14]~328_combout  & (\my_regfile|start5[0].trb2|out[14]~329_combout  & (\my_regfile|start5[0].trb2|out[14]~327_combout  & \my_regfile|start5[0].trb2|out[14]~334_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[14]~328_combout ),
	.datab(\my_regfile|start5[0].trb2|out[14]~329_combout ),
	.datac(\my_regfile|start5[0].trb2|out[14]~327_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~334_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~335 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[14]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~346 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~346_combout  = (\my_regfile|start5[0].trb2|out[14]~345_combout  & \my_regfile|start5[0].trb2|out[14]~335_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[14]~345_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~335_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~346 .lut_mask = 16'hF000;
defparam \my_regfile|start5[0].trb2|out[14]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \my_processor|mux32_1|start[14].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[14].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [14])))) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[14]~346_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~346_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[14].mux0|or_1~0 .lut_mask = 16'hCFC5;
defparam \my_processor|mux32_1|start[14].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA0;
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \my_regfile|start2[31].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \my_regfile|start2[30].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~304 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~304_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and1~0_combout  & (((\my_regfile|start2[30].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start2[30].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~304 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[13]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N5
dffeas \my_regfile|start2[21].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \my_regfile|start2[22].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~318 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~318_combout  = (\my_regfile|start2[21].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~318 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[13]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N31
dffeas \my_regfile|start2[19].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \my_regfile|start2[20].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~317 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~317_combout  = (\my_regfile|start2[19].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~317 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[13]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \my_regfile|start2[23].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N5
dffeas \my_regfile|start2[24].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~319 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~319_combout  = (\my_regfile|start2[23].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[23].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~319 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[13]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N11
dffeas \my_regfile|start2[17].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N25
dffeas \my_regfile|start2[18].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~316 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~316_combout  = (\my_regfile|start2[17].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[17].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~316 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[13]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~320 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~320_combout  = (\my_regfile|start5[0].trb2|out[13]~318_combout  & (\my_regfile|start5[0].trb2|out[13]~317_combout  & (\my_regfile|start5[0].trb2|out[13]~319_combout  & \my_regfile|start5[0].trb2|out[13]~316_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[13]~318_combout ),
	.datab(\my_regfile|start5[0].trb2|out[13]~317_combout ),
	.datac(\my_regfile|start5[0].trb2|out[13]~319_combout ),
	.datad(\my_regfile|start5[0].trb2|out[13]~316_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~320 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[13]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N15
dffeas \my_regfile|start2[29].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N29
dffeas \my_regfile|start2[27].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N11
dffeas \my_regfile|start2[28].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~322 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~322_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and1~0_combout  & (((\my_regfile|start2[28].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datad(\my_regfile|start2[28].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~322 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[13]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \my_regfile|start2[25].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N25
dffeas \my_regfile|start2[26].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~321 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~321_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~321 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[13]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~323 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~323_combout  = (\my_regfile|start5[0].trb2|out[13]~322_combout  & (\my_regfile|start5[0].trb2|out[13]~321_combout  & ((\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout 
// ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start5[0].trb2|out[13]~322_combout ),
	.datad(\my_regfile|start5[0].trb2|out[13]~321_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~323 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[13]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N11
dffeas \my_regfile|start2[5].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \my_regfile|start2[6].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~308 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~308_combout  = (\my_regfile|decoder3|d4|d1|and3~2_combout  & (\my_regfile|start2[5].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~2_combout  & (((\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~308 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[13]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N21
dffeas \my_regfile|start2[7].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneive_lcell_comb \my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder_combout  = \my_processor|mux32_2|start[13].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N27
dffeas \my_regfile|start2[8].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~309 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~309_combout  = (\my_regfile|start2[7].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[7].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~309 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[13]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \my_regfile|start2[2].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \my_regfile|start2[4].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N19
dffeas \my_regfile|start2[3].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~306 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~306_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & (((\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~306 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[13]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N13
dffeas \my_regfile|start2[1].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~305 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~305_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~305 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[13]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~307 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~307_combout  = (\my_regfile|start5[0].trb2|out[13]~306_combout  & (\my_regfile|start5[0].trb2|out[13]~305_combout  & ((\my_regfile|start2[2].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[13]~306_combout ),
	.datad(\my_regfile|start5[0].trb2|out[13]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~307 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[13]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N27
dffeas \my_regfile|start2[14].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N17
dffeas \my_regfile|start2[13].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~312 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~312_combout  = (\my_regfile|decoder3|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and2~0_combout  & (((\my_regfile|start2[13].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~312 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[13]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \my_regfile|start2[12].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~311 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~311_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~311 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[13]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N19
dffeas \my_regfile|start2[9].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N1
dffeas \my_regfile|start2[10].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~310 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~310_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~310 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[13]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N9
dffeas \my_regfile|start2[16].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N11
dffeas \my_regfile|start2[15].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~313 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~313_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & (((\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~313 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[13]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~314 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~314_combout  = (\my_regfile|start5[0].trb2|out[13]~312_combout  & (\my_regfile|start5[0].trb2|out[13]~311_combout  & (\my_regfile|start5[0].trb2|out[13]~310_combout  & \my_regfile|start5[0].trb2|out[13]~313_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[13]~312_combout ),
	.datab(\my_regfile|start5[0].trb2|out[13]~311_combout ),
	.datac(\my_regfile|start5[0].trb2|out[13]~310_combout ),
	.datad(\my_regfile|start5[0].trb2|out[13]~313_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~314 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[13]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~315 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~315_combout  = (\my_regfile|start5[0].trb2|out[13]~308_combout  & (\my_regfile|start5[0].trb2|out[13]~309_combout  & (\my_regfile|start5[0].trb2|out[13]~307_combout  & \my_regfile|start5[0].trb2|out[13]~314_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[13]~308_combout ),
	.datab(\my_regfile|start5[0].trb2|out[13]~309_combout ),
	.datac(\my_regfile|start5[0].trb2|out[13]~307_combout ),
	.datad(\my_regfile|start5[0].trb2|out[13]~314_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~315 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[13]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~324 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~324_combout  = (\my_regfile|start5[0].trb2|out[13]~304_combout  & (\my_regfile|start5[0].trb2|out[13]~320_combout  & (\my_regfile|start5[0].trb2|out[13]~323_combout  & \my_regfile|start5[0].trb2|out[13]~315_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[13]~304_combout ),
	.datab(\my_regfile|start5[0].trb2|out[13]~320_combout ),
	.datac(\my_regfile|start5[0].trb2|out[13]~323_combout ),
	.datad(\my_regfile|start5[0].trb2|out[13]~315_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~324 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[13]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \my_processor|mux32_1|start[13].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[13].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [13])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[13]~324_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_processor|or_3~combout ),
	.datac(\my_regfile|start5[0].trb2|out[13]~324_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[13].mux0|or_1~0 .lut_mask = 16'hB8BB;
defparam \my_processor|mux32_1|start[13].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \my_regfile|start2[15].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N23
dffeas \my_regfile|start2[16].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~507 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~507_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~5_combout  & (((\my_regfile|start2[16].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[16].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~507 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[12]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \my_regfile|start2[11].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \my_regfile|start2[12].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~505 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~505_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & (((\my_regfile|start2[11].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~505 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[12]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N17
dffeas \my_regfile|start2[14].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N31
dffeas \my_regfile|start2[13].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~506 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~506_combout  = (\my_regfile|start2[14].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~506 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[12]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N21
dffeas \my_regfile|start2[10].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N11
dffeas \my_regfile|start2[9].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~504 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~504_combout  = (\my_regfile|start2[10].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and2~4_combout  & ((\my_regfile|start2[9].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~504 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[12]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~508 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~508_combout  = (\my_regfile|start4[0].trb1|out[12]~507_combout  & (\my_regfile|start4[0].trb1|out[12]~505_combout  & (\my_regfile|start4[0].trb1|out[12]~506_combout  & \my_regfile|start4[0].trb1|out[12]~504_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[12]~507_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~505_combout ),
	.datac(\my_regfile|start4[0].trb1|out[12]~506_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~504_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~508 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[12]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N17
dffeas \my_regfile|start2[1].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~103 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~103_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[12].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[12].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~103 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[12]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~942 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~942_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[12]~103_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[12]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~942_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~942 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[12]~942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N1
dffeas \my_regfile|start2[4].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N27
dffeas \my_regfile|start2[3].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~500 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~500_combout  = (\my_regfile|decoder2|d4|d2|and1~5_combout  & (\my_regfile|start2[3].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~5_combout  & ((\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~500 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[12]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N9
dffeas \my_regfile|start2[8].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N27
dffeas \my_regfile|start2[7].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~502 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~502_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & ((\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~502 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[12]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N25
dffeas \my_regfile|start2[6].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N11
dffeas \my_regfile|start2[5].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~501 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~501_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~501 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[12]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~503 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~503_combout  = (\my_regfile|start4[0].trb1|out[12]~942_combout  & (\my_regfile|start4[0].trb1|out[12]~500_combout  & (\my_regfile|start4[0].trb1|out[12]~502_combout  & \my_regfile|start4[0].trb1|out[12]~501_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[12]~942_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~500_combout ),
	.datac(\my_regfile|start4[0].trb1|out[12]~502_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~501_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~503 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[12]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N3
dffeas \my_regfile|start2[23].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N21
dffeas \my_regfile|start2[24].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~512 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~512_combout  = (\my_regfile|decoder2|d7|d2|and4~4_combout  & (\my_regfile|start2[24].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and4~4_combout  & ((\my_regfile|start2[23].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~512 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[12]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \my_regfile|start2[19].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \my_regfile|start2[20].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~510 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~510_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~4_combout  & (((\my_regfile|start2[20].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~510 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[12]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \my_regfile|start2[22].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N11
dffeas \my_regfile|start2[21].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~511 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~511_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~4_combout  & (((\my_regfile|start2[22].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~511 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[12]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N27
dffeas \my_regfile|start2[17].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N29
dffeas \my_regfile|start2[18].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~509 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~509_combout  = (\my_regfile|start2[17].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[17].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~509 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[12]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~513 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~513_combout  = (\my_regfile|start4[0].trb1|out[12]~512_combout  & (\my_regfile|start4[0].trb1|out[12]~510_combout  & (\my_regfile|start4[0].trb1|out[12]~511_combout  & \my_regfile|start4[0].trb1|out[12]~509_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[12]~512_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~510_combout ),
	.datac(\my_regfile|start4[0].trb1|out[12]~511_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~509_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~513 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[12]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \my_regfile|start2[30].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \my_regfile|start2[31].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~516 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~516_combout  = (\my_regfile|start2[30].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[30].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~516 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[12]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N29
dffeas \my_regfile|start2[29].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N5
dffeas \my_regfile|start2[27].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[12]~8 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[12]~8_combout  = (((\my_regfile|start2[27].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d5|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[12]~8 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N19
dffeas \my_regfile|start2[28].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N29
dffeas \my_regfile|start2[26].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \my_regfile|start2[25].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~514 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~514_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~514 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[12]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~515 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~515_combout  = (\my_regfile|start4[27].trb1|out[12]~8_combout  & (\my_regfile|start4[0].trb1|out[12]~514_combout  & ((\my_regfile|start2[28].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[12]~8_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[12]~514_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~515 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[12]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~517 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~517_combout  = (\my_regfile|start4[0].trb1|out[12]~516_combout  & (\my_regfile|start4[0].trb1|out[12]~515_combout  & ((\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[12]~516_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~515_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~517 .lut_mask = 16'h8A00;
defparam \my_regfile|start4[0].trb1|out[12]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~518 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~518_combout  = (\my_regfile|start4[0].trb1|out[12]~508_combout  & (\my_regfile|start4[0].trb1|out[12]~503_combout  & (\my_regfile|start4[0].trb1|out[12]~513_combout  & \my_regfile|start4[0].trb1|out[12]~517_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[12]~508_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~503_combout ),
	.datac(\my_regfile|start4[0].trb1|out[12]~513_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~517_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~518 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[12]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \my_processor|alu_1|Add0~22 (
// Equation(s):
// \my_processor|alu_1|Add0~22_combout  = (\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[11]~537_combout  & (\my_processor|alu_1|Add0~21  & VCC)) # (!\my_regfile|start4[0].trb1|out[11]~537_combout  & 
// (!\my_processor|alu_1|Add0~21 )))) # (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[11]~537_combout  & (!\my_processor|alu_1|Add0~21 )) # (!\my_regfile|start4[0].trb1|out[11]~537_combout  & 
// ((\my_processor|alu_1|Add0~21 ) # (GND)))))
// \my_processor|alu_1|Add0~23  = CARRY((\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[11]~537_combout  & !\my_processor|alu_1|Add0~21 )) # (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~21 ) # (!\my_regfile|start4[0].trb1|out[11]~537_combout ))))

	.dataa(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~537_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~21 ),
	.combout(\my_processor|alu_1|Add0~22_combout ),
	.cout(\my_processor|alu_1|Add0~23 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \my_processor|alu_1|Add0~24 (
// Equation(s):
// \my_processor|alu_1|Add0~24_combout  = ((\my_processor|mux32_1|start[12].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[12]~518_combout  $ (!\my_processor|alu_1|Add0~23 )))) # (GND)
// \my_processor|alu_1|Add0~25  = CARRY((\my_processor|mux32_1|start[12].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[12]~518_combout ) # (!\my_processor|alu_1|Add0~23 ))) # (!\my_processor|mux32_1|start[12].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[12]~518_combout  & !\my_processor|alu_1|Add0~23 )))

	.dataa(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~518_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~23 ),
	.combout(\my_processor|alu_1|Add0~24_combout ),
	.cout(\my_processor|alu_1|Add0~25 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneive_lcell_comb \my_processor|mux32_2|start[12].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[12].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector31~11_combout  & ((\my_regfile|start4[0].trb1|out[12]~518_combout ) # ((\my_processor|mux32_1|start[12].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Selector31~10_combout 
// )))) # (!\my_processor|alu_1|Selector31~11_combout  & (\my_regfile|start4[0].trb1|out[12]~518_combout  & (\my_processor|alu_1|Selector31~10_combout  & \my_processor|mux32_1|start[12].mux0|or_1~0_combout )))

	.dataa(\my_processor|alu_1|Selector31~11_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~518_combout ),
	.datac(\my_processor|alu_1|Selector31~10_combout ),
	.datad(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[12].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[12].mux0|or_1~2 .lut_mask = 16'hEA8A;
defparam \my_processor|mux32_2|start[12].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \my_processor|alu_1|Add1~4 (
// Equation(s):
// \my_processor|alu_1|Add1~4_combout  = ((\my_processor|mux32_1|start[2].mux0|or_1~1_combout  $ (\my_regfile|start4[0].trb1|out[2]~366_combout  $ (\my_processor|alu_1|Add1~3 )))) # (GND)
// \my_processor|alu_1|Add1~5  = CARRY((\my_processor|mux32_1|start[2].mux0|or_1~1_combout  & (\my_regfile|start4[0].trb1|out[2]~366_combout  & !\my_processor|alu_1|Add1~3 )) # (!\my_processor|mux32_1|start[2].mux0|or_1~1_combout  & 
// ((\my_regfile|start4[0].trb1|out[2]~366_combout ) # (!\my_processor|alu_1|Add1~3 ))))

	.dataa(\my_processor|mux32_1|start[2].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~3 ),
	.combout(\my_processor|alu_1|Add1~4_combout ),
	.cout(\my_processor|alu_1|Add1~5 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~4 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \my_processor|alu_1|Add1~6 (
// Equation(s):
// \my_processor|alu_1|Add1~6_combout  = (\my_regfile|start4[0].trb1|out[3]~347_combout  & ((\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & (!\my_processor|alu_1|Add1~5 )) # (!\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & 
// (\my_processor|alu_1|Add1~5  & VCC)))) # (!\my_regfile|start4[0].trb1|out[3]~347_combout  & ((\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & ((\my_processor|alu_1|Add1~5 ) # (GND))) # (!\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & 
// (!\my_processor|alu_1|Add1~5 ))))
// \my_processor|alu_1|Add1~7  = CARRY((\my_regfile|start4[0].trb1|out[3]~347_combout  & (\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & !\my_processor|alu_1|Add1~5 )) # (!\my_regfile|start4[0].trb1|out[3]~347_combout  & 
// ((\my_processor|mux32_1|start[3].mux0|or_1~1_combout ) # (!\my_processor|alu_1|Add1~5 ))))

	.dataa(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.datab(\my_processor|mux32_1|start[3].mux0|or_1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~5 ),
	.combout(\my_processor|alu_1|Add1~6_combout ),
	.cout(\my_processor|alu_1|Add1~7 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~6 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \my_processor|alu_1|Add1~8 (
// Equation(s):
// \my_processor|alu_1|Add1~8_combout  = ((\my_processor|mux32_1|start[4].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[4]~442_combout  $ (\my_processor|alu_1|Add1~7 )))) # (GND)
// \my_processor|alu_1|Add1~9  = CARRY((\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[4]~442_combout  & !\my_processor|alu_1|Add1~7 )) # (!\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[4]~442_combout ) # (!\my_processor|alu_1|Add1~7 ))))

	.dataa(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~442_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~7 ),
	.combout(\my_processor|alu_1|Add1~8_combout ),
	.cout(\my_processor|alu_1|Add1~9 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~8 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \my_processor|alu_1|Add1~10 (
// Equation(s):
// \my_processor|alu_1|Add1~10_combout  = (\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[5]~423_combout  & (!\my_processor|alu_1|Add1~9 )) # (!\my_regfile|start4[0].trb1|out[5]~423_combout  & 
// ((\my_processor|alu_1|Add1~9 ) # (GND))))) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[5]~423_combout  & (\my_processor|alu_1|Add1~9  & VCC)) # (!\my_regfile|start4[0].trb1|out[5]~423_combout  & 
// (!\my_processor|alu_1|Add1~9 ))))
// \my_processor|alu_1|Add1~11  = CARRY((\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & ((!\my_processor|alu_1|Add1~9 ) # (!\my_regfile|start4[0].trb1|out[5]~423_combout ))) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[5]~423_combout  & !\my_processor|alu_1|Add1~9 )))

	.dataa(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~423_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~9 ),
	.combout(\my_processor|alu_1|Add1~10_combout ),
	.cout(\my_processor|alu_1|Add1~11 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~10 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \my_processor|alu_1|Add1~12 (
// Equation(s):
// \my_processor|alu_1|Add1~12_combout  = ((\my_regfile|start4[0].trb1|out[6]~404_combout  $ (\my_processor|mux32_1|start[6].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~11 )))) # (GND)
// \my_processor|alu_1|Add1~13  = CARRY((\my_regfile|start4[0].trb1|out[6]~404_combout  & ((!\my_processor|alu_1|Add1~11 ) # (!\my_processor|mux32_1|start[6].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[6]~404_combout  & 
// (!\my_processor|mux32_1|start[6].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~11 )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.datab(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~11 ),
	.combout(\my_processor|alu_1|Add1~12_combout ),
	.cout(\my_processor|alu_1|Add1~13 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~12 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \my_processor|alu_1|Add1~14 (
// Equation(s):
// \my_processor|alu_1|Add1~14_combout  = (\my_regfile|start4[0].trb1|out[7]~385_combout  & ((\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~13 )) # (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~13  & VCC)))) # (!\my_regfile|start4[0].trb1|out[7]~385_combout  & ((\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~13 ) # (GND))) # (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~13 ))))
// \my_processor|alu_1|Add1~15  = CARRY((\my_regfile|start4[0].trb1|out[7]~385_combout  & (\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~13 )) # (!\my_regfile|start4[0].trb1|out[7]~385_combout  & 
// ((\my_processor|mux32_1|start[7].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~13 ))))

	.dataa(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.datab(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~13 ),
	.combout(\my_processor|alu_1|Add1~14_combout ),
	.cout(\my_processor|alu_1|Add1~15 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~14 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \my_processor|alu_1|Add1~16 (
// Equation(s):
// \my_processor|alu_1|Add1~16_combout  = ((\my_regfile|start4[0].trb1|out[8]~594_combout  $ (\my_processor|mux32_1|start[8].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~15 )))) # (GND)
// \my_processor|alu_1|Add1~17  = CARRY((\my_regfile|start4[0].trb1|out[8]~594_combout  & ((!\my_processor|alu_1|Add1~15 ) # (!\my_processor|mux32_1|start[8].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[8]~594_combout  & 
// (!\my_processor|mux32_1|start[8].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~15 )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.datab(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~15 ),
	.combout(\my_processor|alu_1|Add1~16_combout ),
	.cout(\my_processor|alu_1|Add1~17 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~16 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \my_processor|alu_1|Add1~18 (
// Equation(s):
// \my_processor|alu_1|Add1~18_combout  = (\my_regfile|start4[0].trb1|out[9]~556_combout  & ((\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~17 )) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~17  & VCC)))) # (!\my_regfile|start4[0].trb1|out[9]~556_combout  & ((\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~17 ) # (GND))) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~17 ))))
// \my_processor|alu_1|Add1~19  = CARRY((\my_regfile|start4[0].trb1|out[9]~556_combout  & (\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~17 )) # (!\my_regfile|start4[0].trb1|out[9]~556_combout  & 
// ((\my_processor|mux32_1|start[9].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~17 ))))

	.dataa(\my_regfile|start4[0].trb1|out[9]~556_combout ),
	.datab(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~17 ),
	.combout(\my_processor|alu_1|Add1~18_combout ),
	.cout(\my_processor|alu_1|Add1~19 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~18 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \my_processor|alu_1|Add1~20 (
// Equation(s):
// \my_processor|alu_1|Add1~20_combout  = ((\my_processor|mux32_1|start[10].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[10]~575_combout  $ (\my_processor|alu_1|Add1~19 )))) # (GND)
// \my_processor|alu_1|Add1~21  = CARRY((\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[10]~575_combout  & !\my_processor|alu_1|Add1~19 )) # (!\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[10]~575_combout ) # (!\my_processor|alu_1|Add1~19 ))))

	.dataa(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~575_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~19 ),
	.combout(\my_processor|alu_1|Add1~20_combout ),
	.cout(\my_processor|alu_1|Add1~21 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~20 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \my_processor|alu_1|Add1~22 (
// Equation(s):
// \my_processor|alu_1|Add1~22_combout  = (\my_regfile|start4[0].trb1|out[11]~537_combout  & ((\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~21 )) # (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~21  & VCC)))) # (!\my_regfile|start4[0].trb1|out[11]~537_combout  & ((\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~21 ) # (GND))) # (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~21 ))))
// \my_processor|alu_1|Add1~23  = CARRY((\my_regfile|start4[0].trb1|out[11]~537_combout  & (\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~21 )) # (!\my_regfile|start4[0].trb1|out[11]~537_combout  & 
// ((\my_processor|mux32_1|start[11].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~21 ))))

	.dataa(\my_regfile|start4[0].trb1|out[11]~537_combout ),
	.datab(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~21 ),
	.combout(\my_processor|alu_1|Add1~22_combout ),
	.cout(\my_processor|alu_1|Add1~23 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~22 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \my_processor|alu_1|Add1~24 (
// Equation(s):
// \my_processor|alu_1|Add1~24_combout  = ((\my_regfile|start4[0].trb1|out[12]~518_combout  $ (\my_processor|mux32_1|start[12].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~23 )))) # (GND)
// \my_processor|alu_1|Add1~25  = CARRY((\my_regfile|start4[0].trb1|out[12]~518_combout  & ((!\my_processor|alu_1|Add1~23 ) # (!\my_processor|mux32_1|start[12].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[12]~518_combout  & 
// (!\my_processor|mux32_1|start[12].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~23 )))

	.dataa(\my_regfile|start4[0].trb1|out[12]~518_combout ),
	.datab(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~23 ),
	.combout(\my_processor|alu_1|Add1~24_combout ),
	.cout(\my_processor|alu_1|Add1~25 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~24 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N15
dffeas \my_regfile|start2[30].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N9
dffeas \my_regfile|start2[31].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~475 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~475_combout  = (\my_regfile|start2[30].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~0_combout  & ((\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~475 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[21]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneive_lcell_comb \my_regfile|start2[26].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[26].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_2|start[21].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[26].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[26].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N13
dffeas \my_regfile|start2[26].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[26].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N2
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_2|start[21].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N3
dffeas \my_regfile|start2[25].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N15
dffeas \my_regfile|start2[29].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~493 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~493_combout  = (\my_regfile|decoder3|d7|d1|and3~0_combout  & (((!\my_regfile|start2[25].reg32_2|start[21].dff1|q~q  & \my_regfile|decoder3|d7|d2|and3~0_combout )) # (!\my_regfile|start2[29].reg32_2|start[21].dff1|q~q ))) 
// # (!\my_regfile|decoder3|d7|d1|and3~0_combout  & (!\my_regfile|start2[25].reg32_2|start[21].dff1|q~q  & ((\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[29].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~493 .lut_mask = 16'h3B0A;
defparam \my_regfile|start5[0].trb2|out[21]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N5
dffeas \my_regfile|start2[27].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N3
dffeas \my_regfile|start2[28].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~492 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~492_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and1~0_combout  & (((\my_regfile|start2[28].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datad(\my_regfile|start2[28].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~492 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[21]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~494 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~494_combout  = (!\my_regfile|start5[0].trb2|out[21]~493_combout  & (\my_regfile|start5[0].trb2|out[21]~492_combout  & ((\my_regfile|start2[26].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout 
// ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|start5[0].trb2|out[21]~493_combout ),
	.datac(\my_regfile|start5[0].trb2|out[21]~492_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~494 .lut_mask = 16'h2030;
defparam \my_regfile|start5[0].trb2|out[21]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N23
dffeas \my_regfile|start2[23].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N25
dffeas \my_regfile|start2[24].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~490 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~490_combout  = (\my_regfile|start2[23].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[23].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~490 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[21]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneive_lcell_comb \my_regfile|start2[17].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[17].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_2|start[21].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[17].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[17].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N27
dffeas \my_regfile|start2[17].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[17].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_2|start[21].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[18].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N29
dffeas \my_regfile|start2[18].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~487 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~487_combout  = (\my_regfile|start2[17].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~487 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[21]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N6
cycloneive_lcell_comb \my_regfile|start2[21].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[21].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_2|start[21].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[21].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[21].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N7
dffeas \my_regfile|start2[21].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[21].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N28
cycloneive_lcell_comb \my_regfile|start2[22].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[22].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_2|start[21].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[22].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[22].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N29
dffeas \my_regfile|start2[22].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[22].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~489 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~489_combout  = (\my_regfile|start2[21].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|start2[22].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~489 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[21]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N27
dffeas \my_regfile|start2[19].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N13
dffeas \my_regfile|start2[20].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~488 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~488_combout  = (\my_regfile|start2[19].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~488 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[21]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~491 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~491_combout  = (\my_regfile|start5[0].trb2|out[21]~490_combout  & (\my_regfile|start5[0].trb2|out[21]~487_combout  & (\my_regfile|start5[0].trb2|out[21]~489_combout  & \my_regfile|start5[0].trb2|out[21]~488_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[21]~490_combout ),
	.datab(\my_regfile|start5[0].trb2|out[21]~487_combout ),
	.datac(\my_regfile|start5[0].trb2|out[21]~489_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~488_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~491 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[21]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N31
dffeas \my_regfile|start2[4].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N1
dffeas \my_regfile|start2[3].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~477 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~477_combout  = (\my_regfile|start2[4].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[4].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~477 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[21]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N29
dffeas \my_regfile|start2[2].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~476 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~476_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~476 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[21]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~478 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~478_combout  = (\my_regfile|start5[0].trb2|out[21]~477_combout  & (\my_regfile|start5[0].trb2|out[21]~476_combout  & ((\my_regfile|start2[2].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[21]~477_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~476_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~478 .lut_mask = 16'h8A00;
defparam \my_regfile|start5[0].trb2|out[21]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N31
dffeas \my_regfile|start2[7].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N21
dffeas \my_regfile|start2[8].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~480 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~480_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~480 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[21]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \my_regfile|start2[5].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N7
dffeas \my_regfile|start2[6].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~479 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~479_combout  = (\my_regfile|decoder3|d4|d1|and3~2_combout  & (\my_regfile|start2[5].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~2_combout  & (((\my_regfile|start2[6].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~479 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[21]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneive_lcell_comb \my_regfile|start2[14].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[14].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_2|start[21].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[14].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[14].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N31
dffeas \my_regfile|start2[14].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[14].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneive_lcell_comb \my_regfile|start2[13].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[13].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_2|start[21].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[13].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[13].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N29
dffeas \my_regfile|start2[13].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[13].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~483 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~483_combout  = (\my_regfile|start2[14].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and3~2_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~0_combout  & ((\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~483 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[21]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N5
dffeas \my_regfile|start2[16].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N3
dffeas \my_regfile|start2[15].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~484 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~484_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & (((\my_regfile|start2[15].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~484 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[21]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N17
dffeas \my_regfile|start2[12].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N3
dffeas \my_regfile|start2[11].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~482 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~482_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~482 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[21]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N5
dffeas \my_regfile|start2[10].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N23
dffeas \my_regfile|start2[9].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~481 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~481_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~481 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[21]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~485 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~485_combout  = (\my_regfile|start5[0].trb2|out[21]~483_combout  & (\my_regfile|start5[0].trb2|out[21]~484_combout  & (\my_regfile|start5[0].trb2|out[21]~482_combout  & \my_regfile|start5[0].trb2|out[21]~481_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[21]~483_combout ),
	.datab(\my_regfile|start5[0].trb2|out[21]~484_combout ),
	.datac(\my_regfile|start5[0].trb2|out[21]~482_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~481_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~485 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[21]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~486 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~486_combout  = (\my_regfile|start5[0].trb2|out[21]~478_combout  & (\my_regfile|start5[0].trb2|out[21]~480_combout  & (\my_regfile|start5[0].trb2|out[21]~479_combout  & \my_regfile|start5[0].trb2|out[21]~485_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[21]~478_combout ),
	.datab(\my_regfile|start5[0].trb2|out[21]~480_combout ),
	.datac(\my_regfile|start5[0].trb2|out[21]~479_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~485_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~486 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[21]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~495 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~495_combout  = (\my_regfile|start5[0].trb2|out[21]~475_combout  & (\my_regfile|start5[0].trb2|out[21]~494_combout  & (\my_regfile|start5[0].trb2|out[21]~491_combout  & \my_regfile|start5[0].trb2|out[21]~486_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[21]~475_combout ),
	.datab(\my_regfile|start5[0].trb2|out[21]~494_combout ),
	.datac(\my_regfile|start5[0].trb2|out[21]~491_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~486_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~495 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[21]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \my_processor|mux32_1|start[21].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[21].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[21]~495_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_processor|or_3~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|start5[0].trb2|out[21]~495_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[21].mux0|or_1~0 .lut_mask = 16'hF3D1;
defparam \my_processor|mux32_1|start[21].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector24~0 (
// Equation(s):
// \my_processor|alu_1|Selector24~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~0 .lut_mask = 16'h000F;
defparam \my_processor|alu_1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \my_processor|mux32_2|start[31].mux0|or_1~13 (
// Equation(s):
// \my_processor|mux32_2|start[31].mux0|or_1~13_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|Selector24~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|alu_1|Selector24~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[31].mux0|or_1~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[31].mux0|or_1~13 .lut_mask = 16'h0004;
defparam \my_processor|mux32_2|start[31].mux0|or_1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~6 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[0]~307_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_regfile|start4[0].trb1|out[1]~327_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~6 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~9 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~9_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[2]~366_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[3]~347_combout )))))

	.dataa(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~9 .lut_mask = 16'h0B08;
defparam \my_processor|alu_1|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~25 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~25_combout  = (\my_processor|alu_1|ShiftLeft0~9_combout ) # ((\my_processor|alu_1|ShiftLeft0~6_combout  & \my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftLeft0~6_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|alu_1|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~25 .lut_mask = 16'hFFC0;
defparam \my_processor|alu_1|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~26 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[5]~423_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[7]~385_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[5]~423_combout ),
	.datad(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~26 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~22 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[4]~442_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[6]~404_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[4]~442_combout ),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~22 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~27 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~22_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~26_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~26_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~27 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~58 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~27_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~25_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~58 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N31
dffeas \my_regfile|start2[7].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \my_regfile|start2[8].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~351 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~351_combout  = (\my_regfile|start2[7].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[7].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~351 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N27
dffeas \my_regfile|start2[5].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N25
dffeas \my_regfile|start2[6].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~350 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~350_combout  = (\my_regfile|start2[5].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~350 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \my_regfile|start2[2].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N5
dffeas \my_regfile|start2[4].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N15
dffeas \my_regfile|start2[3].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~348 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~348_combout  = (\my_regfile|start2[4].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[4].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~348 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N25
dffeas \my_regfile|start2[1].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~347 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~347_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~347 .lut_mask = 16'h3133;
defparam \my_regfile|start5[0].trb2|out[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~349 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~349_combout  = (\my_regfile|start5[0].trb2|out[15]~348_combout  & (\my_regfile|start5[0].trb2|out[15]~347_combout  & ((\my_regfile|start2[2].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|start5[0].trb2|out[15]~348_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~347_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~349 .lut_mask = 16'h8C00;
defparam \my_regfile|start5[0].trb2|out[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N29
dffeas \my_regfile|start2[10].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N7
dffeas \my_regfile|start2[9].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~352 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~352_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~352 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N21
dffeas \my_regfile|start2[12].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N29
dffeas \my_regfile|start2[11].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~353 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~353_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~353 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \my_regfile|start2[16].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N21
dffeas \my_regfile|start2[15].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~355 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~355_combout  = (\my_regfile|decoder3|d5|d1|and1~1_combout  & (\my_regfile|start2[15].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~1_combout  & (((\my_regfile|start2[16].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~355 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N3
dffeas \my_regfile|start2[13].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N29
dffeas \my_regfile|start2[14].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~354 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~354_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & (((\my_regfile|start2[14].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~354 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~356 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~356_combout  = (\my_regfile|start5[0].trb2|out[15]~352_combout  & (\my_regfile|start5[0].trb2|out[15]~353_combout  & (\my_regfile|start5[0].trb2|out[15]~355_combout  & \my_regfile|start5[0].trb2|out[15]~354_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[15]~352_combout ),
	.datab(\my_regfile|start5[0].trb2|out[15]~353_combout ),
	.datac(\my_regfile|start5[0].trb2|out[15]~355_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~354_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~356 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~357 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~357_combout  = (\my_regfile|start5[0].trb2|out[15]~351_combout  & (\my_regfile|start5[0].trb2|out[15]~350_combout  & (\my_regfile|start5[0].trb2|out[15]~349_combout  & \my_regfile|start5[0].trb2|out[15]~356_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[15]~351_combout ),
	.datab(\my_regfile|start5[0].trb2|out[15]~350_combout ),
	.datac(\my_regfile|start5[0].trb2|out[15]~349_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~356_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~357 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N29
dffeas \my_regfile|start2[29].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N31
dffeas \my_regfile|start2[30].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \my_regfile|start2[31].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~365 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~365_combout  = (\my_regfile|decoder3|d7|d1|and2~0_combout  & (\my_regfile|start2[30].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~0_combout  & (((\my_regfile|start2[31].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~365 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~366 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~366_combout  = (\my_regfile|start5[0].trb2|out[15]~365_combout  & ((\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(gnd),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[15]~365_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~366 .lut_mask = 16'hF300;
defparam \my_regfile|start5[0].trb2|out[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N15
dffeas \my_regfile|start2[28].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \my_regfile|start2[27].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~364 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~364_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & (((\my_regfile|start2[27].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~364 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \my_regfile|start2[26].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \my_regfile|start2[25].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~363 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~363_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~363 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N17
dffeas \my_regfile|start2[24].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N19
dffeas \my_regfile|start2[23].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~361 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~361_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~361 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \my_regfile|start2[20].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \my_regfile|start2[19].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~359 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~359_combout  = (\my_regfile|decoder3|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~359 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N5
dffeas \my_regfile|start2[18].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N19
dffeas \my_regfile|start2[17].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~358 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~358_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~358 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N27
dffeas \my_regfile|start2[22].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~360 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~360_combout  = (\my_regfile|start2[22].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[21].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~360 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~362 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~362_combout  = (\my_regfile|start5[0].trb2|out[15]~361_combout  & (\my_regfile|start5[0].trb2|out[15]~359_combout  & (\my_regfile|start5[0].trb2|out[15]~358_combout  & \my_regfile|start5[0].trb2|out[15]~360_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[15]~361_combout ),
	.datab(\my_regfile|start5[0].trb2|out[15]~359_combout ),
	.datac(\my_regfile|start5[0].trb2|out[15]~358_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~360_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~362 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~367 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~367_combout  = (\my_regfile|start5[0].trb2|out[15]~366_combout  & (\my_regfile|start5[0].trb2|out[15]~364_combout  & (\my_regfile|start5[0].trb2|out[15]~363_combout  & \my_regfile|start5[0].trb2|out[15]~362_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[15]~366_combout ),
	.datab(\my_regfile|start5[0].trb2|out[15]~364_combout ),
	.datac(\my_regfile|start5[0].trb2|out[15]~363_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~362_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~367 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~368 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~368_combout  = (\my_regfile|start5[0].trb2|out[15]~357_combout  & \my_regfile|start5[0].trb2|out[15]~367_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[15]~357_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~367_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~368 .lut_mask = 16'hF000;
defparam \my_regfile|start5[0].trb2|out[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \my_processor|mux32_1|start[15].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[15].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15])))) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[15]~368_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~368_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[15].mux0|or_1~0 .lut_mask = 16'hCFC5;
defparam \my_processor|mux32_1|start[15].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \my_processor|alu_1|Add0~28 (
// Equation(s):
// \my_processor|alu_1|Add0~28_combout  = ((\my_regfile|start4[0].trb1|out[14]~499_combout  $ (\my_processor|mux32_1|start[14].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~27 )))) # (GND)
// \my_processor|alu_1|Add0~29  = CARRY((\my_regfile|start4[0].trb1|out[14]~499_combout  & ((\my_processor|mux32_1|start[14].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~27 ))) # (!\my_regfile|start4[0].trb1|out[14]~499_combout  & 
// (\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~27 )))

	.dataa(\my_regfile|start4[0].trb1|out[14]~499_combout ),
	.datab(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~27 ),
	.combout(\my_processor|alu_1|Add0~28_combout ),
	.cout(\my_processor|alu_1|Add0~29 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \my_processor|alu_1|Add0~30 (
// Equation(s):
// \my_processor|alu_1|Add0~30_combout  = (\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[15]~461_combout  & (\my_processor|alu_1|Add0~29  & VCC)) # (!\my_regfile|start4[0].trb1|out[15]~461_combout  & 
// (!\my_processor|alu_1|Add0~29 )))) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[15]~461_combout  & (!\my_processor|alu_1|Add0~29 )) # (!\my_regfile|start4[0].trb1|out[15]~461_combout  & 
// ((\my_processor|alu_1|Add0~29 ) # (GND)))))
// \my_processor|alu_1|Add0~31  = CARRY((\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[15]~461_combout  & !\my_processor|alu_1|Add0~29 )) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~29 ) # (!\my_regfile|start4[0].trb1|out[15]~461_combout ))))

	.dataa(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[15]~461_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~29 ),
	.combout(\my_processor|alu_1|Add0~30_combout ),
	.cout(\my_processor|alu_1|Add0~31 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~1_combout  = (!\my_processor|dec_1|d5|d2|and4~combout  & \my_processor|mux32_2|start[30].mux0|or_1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dec_1|d5|d2|and4~combout ),
	.datad(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~1 .lut_mask = 16'h0F00;
defparam \my_processor|mux32_2|start[30].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[17].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[17].mux0|or_1~1_combout  = ((\my_processor|mux5_01|start[2].m3|and_1~0_combout  & ((\my_processor|mux5_01|start[1].m3|and_1~0_combout ))) # (!\my_processor|mux5_01|start[2].m3|and_1~0_combout  & 
// (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & !\my_processor|mux5_01|start[1].m3|and_1~0_combout ))) # (!\my_processor|mux32_2|start[30].mux0|or_1~1_combout )

	.dataa(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.datad(\my_processor|mux32_2|start[30].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[17].mux0|or_1~1 .lut_mask = 16'hA1FF;
defparam \my_processor|mux32_2|start[17].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N5
dffeas \my_regfile|start2[29].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \my_regfile|start5[29].trb2|out[19]~3 (
// Equation(s):
// \my_regfile|start5[29].trb2|out[19]~3_combout  = (\my_regfile|start2[29].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )

	.dataa(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start2[29].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[29].trb2|out[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[29].trb2|out[19]~3 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[29].trb2|out[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N15
dffeas \my_regfile|start2[31].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \my_regfile|start2[30].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~451 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~451_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and1~0_combout  & (((\my_regfile|start2[30].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[30].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~451 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[19]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N7
dffeas \my_regfile|start2[27].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N17
dffeas \my_regfile|start2[28].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~450 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~450_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and1~0_combout  & (((\my_regfile|start2[28].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~450 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[19]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N1
dffeas \my_regfile|start2[26].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N11
dffeas \my_regfile|start2[25].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~449 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~449_combout  = (\my_regfile|start2[26].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[25].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[26].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~449 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[19]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~452 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~452_combout  = (\my_regfile|start5[29].trb2|out[19]~3_combout  & (\my_regfile|start5[0].trb2|out[19]~451_combout  & (\my_regfile|start5[0].trb2|out[19]~450_combout  & \my_regfile|start5[0].trb2|out[19]~449_combout )))

	.dataa(\my_regfile|start5[29].trb2|out[19]~3_combout ),
	.datab(\my_regfile|start5[0].trb2|out[19]~451_combout ),
	.datac(\my_regfile|start5[0].trb2|out[19]~450_combout ),
	.datad(\my_regfile|start5[0].trb2|out[19]~449_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~452 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[19]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_2|start[19].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[18].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N5
dffeas \my_regfile|start2[18].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N11
dffeas \my_regfile|start2[17].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~444 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~444_combout  = (\my_regfile|decoder3|d6|d2|and2~0_combout  & (\my_regfile|start2[18].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and2~0_combout  & (((\my_regfile|start2[17].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~444 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[19]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N27
dffeas \my_regfile|start2[23].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \my_regfile|start2[24].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~447 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~447_combout  = (\my_regfile|start2[23].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[23].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~447 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[19]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_2|start[19].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N29
dffeas \my_regfile|start2[20].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneive_lcell_comb \my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_2|start[19].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N19
dffeas \my_regfile|start2[19].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~445 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~445_combout  = (\my_regfile|decoder3|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datad(\my_regfile|start2[19].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~445 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[19]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \my_regfile|start2[21].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \my_regfile|start2[22].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~446 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~446_combout  = (\my_regfile|start2[21].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~446 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[19]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~448 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~448_combout  = (\my_regfile|start5[0].trb2|out[19]~444_combout  & (\my_regfile|start5[0].trb2|out[19]~447_combout  & (\my_regfile|start5[0].trb2|out[19]~445_combout  & \my_regfile|start5[0].trb2|out[19]~446_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[19]~444_combout ),
	.datab(\my_regfile|start5[0].trb2|out[19]~447_combout ),
	.datac(\my_regfile|start5[0].trb2|out[19]~445_combout ),
	.datad(\my_regfile|start5[0].trb2|out[19]~446_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~448 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[19]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N21
dffeas \my_regfile|start2[6].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N7
dffeas \my_regfile|start2[5].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~436 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~436_combout  = (\my_regfile|decoder3|d4|d1|and3~2_combout  & (\my_regfile|start2[5].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~436 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[19]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N25
dffeas \my_regfile|start2[7].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N3
dffeas \my_regfile|start2[8].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~437 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~437_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~437 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[19]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneive_lcell_comb \my_regfile|start2[9].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[9].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_2|start[19].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[9].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[9].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N11
dffeas \my_regfile|start2[9].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[9].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N9
dffeas \my_regfile|start2[10].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~438 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~438_combout  = (\my_regfile|start2[9].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~438 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[19]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \my_regfile|start2[16].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~441 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~441_combout  = (\my_regfile|start2[15].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and1~1_combout  & ((\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~441 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[19]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N7
dffeas \my_regfile|start2[12].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N5
dffeas \my_regfile|start2[11].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~439 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~439_combout  = (\my_regfile|start2[12].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[11].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~439 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[19]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N15
dffeas \my_regfile|start2[14].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N13
dffeas \my_regfile|start2[13].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~440 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~440_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & ((\my_regfile|start2[14].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~440 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[19]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~442 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~442_combout  = (\my_regfile|start5[0].trb2|out[19]~438_combout  & (\my_regfile|start5[0].trb2|out[19]~441_combout  & (\my_regfile|start5[0].trb2|out[19]~439_combout  & \my_regfile|start5[0].trb2|out[19]~440_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[19]~438_combout ),
	.datab(\my_regfile|start5[0].trb2|out[19]~441_combout ),
	.datac(\my_regfile|start5[0].trb2|out[19]~439_combout ),
	.datad(\my_regfile|start5[0].trb2|out[19]~440_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~442 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[19]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N7
dffeas \my_regfile|start2[4].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y26_N21
dffeas \my_regfile|start2[3].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~434 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~434_combout  = (\my_regfile|start2[4].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~434 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[19]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N7
dffeas \my_regfile|start2[2].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneive_lcell_comb \my_regfile|start2[1].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[1].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_2|start[19].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[1].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[1].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N25
dffeas \my_regfile|start2[1].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[1].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~433 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~433_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[1].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~433 .lut_mask = 16'h00DF;
defparam \my_regfile|start5[0].trb2|out[19]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~435 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~435_combout  = (\my_regfile|start5[0].trb2|out[19]~434_combout  & (\my_regfile|start5[0].trb2|out[19]~433_combout  & ((\my_regfile|start2[2].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[19]~434_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[19]~433_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~435 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[19]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~443 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~443_combout  = (\my_regfile|start5[0].trb2|out[19]~436_combout  & (\my_regfile|start5[0].trb2|out[19]~437_combout  & (\my_regfile|start5[0].trb2|out[19]~442_combout  & \my_regfile|start5[0].trb2|out[19]~435_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[19]~436_combout ),
	.datab(\my_regfile|start5[0].trb2|out[19]~437_combout ),
	.datac(\my_regfile|start5[0].trb2|out[19]~442_combout ),
	.datad(\my_regfile|start5[0].trb2|out[19]~435_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~443 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[19]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~453 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~453_combout  = (\my_regfile|start5[0].trb2|out[19]~452_combout  & (\my_regfile|start5[0].trb2|out[19]~448_combout  & \my_regfile|start5[0].trb2|out[19]~443_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[19]~452_combout ),
	.datac(\my_regfile|start5[0].trb2|out[19]~448_combout ),
	.datad(\my_regfile|start5[0].trb2|out[19]~443_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~453 .lut_mask = 16'hC000;
defparam \my_regfile|start5[0].trb2|out[19]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \my_processor|mux32_1|start[19].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[19].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[19]~453_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout )))

	.dataa(\my_processor|or_3~combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|start5[0].trb2|out[19]~453_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[19].mux0|or_1~0 .lut_mask = 16'hF5B1;
defparam \my_processor|mux32_1|start[19].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N1
dffeas \my_regfile|start2[27].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[18]~27 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[18]~27_combout  = (((\my_regfile|start2[27].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[18]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[18]~27 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[18]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N27
dffeas \my_regfile|start2[28].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N31
dffeas \my_regfile|start2[25].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N17
dffeas \my_regfile|start2[26].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~875 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~875_combout  = (\my_regfile|start2[25].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~875_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~875 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[18]~875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~876 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~876_combout  = (\my_regfile|start4[27].trb1|out[18]~27_combout  & (\my_regfile|start4[0].trb1|out[18]~875_combout  & ((\my_regfile|start2[28].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|start4[27].trb1|out[18]~27_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[18]~875_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~876_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~876 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[18]~876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N23
dffeas \my_regfile|start2[30].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N9
dffeas \my_regfile|start2[31].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~877 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~877_combout  = (\my_regfile|start2[30].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[30].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~877_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~877 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[18]~877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N21
dffeas \my_regfile|start2[29].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~878 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~878_combout  = (\my_regfile|start4[0].trb1|out[18]~876_combout  & (\my_regfile|start4[0].trb1|out[18]~877_combout  & ((\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[18]~876_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~877_combout ),
	.datad(\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~878_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~878 .lut_mask = 16'hA020;
defparam \my_regfile|start4[0].trb1|out[18]~878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneive_lcell_comb \my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_2|start[18].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N29
dffeas \my_regfile|start2[13].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneive_lcell_comb \my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_2|start[18].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N19
dffeas \my_regfile|start2[14].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~867 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~867_combout  = (\my_regfile|decoder2|d5|d1|and2~4_combout  & (\my_regfile|start2[14].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datad(\my_regfile|start2[14].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~867_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~867 .lut_mask = 16'hCF45;
defparam \my_regfile|start4[0].trb1|out[18]~867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N19
dffeas \my_regfile|start2[9].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N13
dffeas \my_regfile|start2[10].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~865 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~865_combout  = (\my_regfile|decoder2|d5|d2|and2~4_combout  & (\my_regfile|start2[10].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~4_combout  & (((\my_regfile|start2[9].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~865_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~865 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[18]~865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N3
dffeas \my_regfile|start2[16].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N21
dffeas \my_regfile|start2[15].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~868 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~868_combout  = (\my_regfile|decoder2|d6|d2|and4~4_combout  & (\my_regfile|start2[16].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and4~4_combout  & (((\my_regfile|start2[15].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and1~5_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~868_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~868 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[18]~868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N31
dffeas \my_regfile|start2[11].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N9
dffeas \my_regfile|start2[12].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~866 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~866_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~866_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~866 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[18]~866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~869 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~869_combout  = (\my_regfile|start4[0].trb1|out[18]~867_combout  & (\my_regfile|start4[0].trb1|out[18]~865_combout  & (\my_regfile|start4[0].trb1|out[18]~868_combout  & \my_regfile|start4[0].trb1|out[18]~866_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~867_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~865_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~868_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~866_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~869_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~869 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[18]~869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N7
dffeas \my_regfile|start2[20].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N17
dffeas \my_regfile|start2[19].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~871 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~871_combout  = (\my_regfile|start2[20].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~4_combout  & ((\my_regfile|start2[19].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~871_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~871 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[18]~871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \my_regfile|start2[21].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \my_regfile|start2[22].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~872 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~872_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~4_combout  & (((\my_regfile|start2[22].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[22].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~872_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~872 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[18]~872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N21
dffeas \my_regfile|start2[24].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N7
dffeas \my_regfile|start2[23].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~873 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~873_combout  = (\my_regfile|start2[24].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~4_combout  & ((\my_regfile|start2[23].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~873_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~873 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[18]~873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
cycloneive_lcell_comb \my_regfile|start2[17].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[17].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_2|start[18].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[17].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[17].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N9
dffeas \my_regfile|start2[17].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[17].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N15
dffeas \my_regfile|start2[18].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~870 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~870_combout  = (\my_regfile|start2[17].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~870_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~870 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[18]~870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~874 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~874_combout  = (\my_regfile|start4[0].trb1|out[18]~871_combout  & (\my_regfile|start4[0].trb1|out[18]~872_combout  & (\my_regfile|start4[0].trb1|out[18]~873_combout  & \my_regfile|start4[0].trb1|out[18]~870_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~871_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~872_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~873_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~870_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~874_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~874 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[18]~874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneive_lcell_comb \my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_2|start[18].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N11
dffeas \my_regfile|start2[3].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneive_lcell_comb \my_regfile|start2[4].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[4].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_2|start[18].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[4].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[4].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N1
dffeas \my_regfile|start2[4].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[4].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~861 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~861_combout  = (\my_regfile|start2[3].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and4~4_combout ))) # 
// (!\my_regfile|start2[3].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and1~5_combout  & ((\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datac(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datad(\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~861_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~861 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[18]~861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N3
dffeas \my_regfile|start2[1].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~274 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~274_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[18].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~274 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[18]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~961 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~961_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # 
// (\my_regfile|start4[0].trb1|out[18]~274_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|start4[0].trb1|out[18]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~961_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~961 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[18]~961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N6
cycloneive_lcell_comb \my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_2|start[18].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N7
dffeas \my_regfile|start2[5].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N13
dffeas \my_regfile|start2[6].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~862 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~862_combout  = (\my_regfile|start2[5].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and3~4_combout  & ((\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datad(\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~862_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~862 .lut_mask = 16'hBB0B;
defparam \my_regfile|start4[0].trb1|out[18]~862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N27
dffeas \my_regfile|start2[7].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N11
dffeas \my_regfile|start2[8].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~863 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~863_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~863_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~863 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[18]~863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~864 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~864_combout  = (\my_regfile|start4[0].trb1|out[18]~861_combout  & (\my_regfile|start4[0].trb1|out[18]~961_combout  & (\my_regfile|start4[0].trb1|out[18]~862_combout  & \my_regfile|start4[0].trb1|out[18]~863_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~861_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~961_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~862_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~863_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~864_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~864 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[18]~864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~879 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~879_combout  = (\my_regfile|start4[0].trb1|out[18]~878_combout  & (\my_regfile|start4[0].trb1|out[18]~869_combout  & (\my_regfile|start4[0].trb1|out[18]~874_combout  & \my_regfile|start4[0].trb1|out[18]~864_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~878_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~869_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~874_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~864_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~879_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~879 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[18]~879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N3
dffeas \my_regfile|start2[29].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N11
dffeas \my_regfile|start2[28].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N21
dffeas \my_regfile|start2[27].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~409 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~409_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and1~0_combout  & ((\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~409 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[17]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N9
dffeas \my_regfile|start2[26].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N7
dffeas \my_regfile|start2[25].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~408 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~408_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~408 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[17]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~410 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~410_combout  = (\my_regfile|start5[0].trb2|out[17]~409_combout  & (\my_regfile|start5[0].trb2|out[17]~408_combout  & ((\my_regfile|start2[29].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout 
// ))))

	.dataa(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[17]~409_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~408_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~410 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[17]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_2|start[17].mux0|or_1~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[30].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N29
dffeas \my_regfile|start2[30].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N19
dffeas \my_regfile|start2[31].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~391 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~391_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datad(\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~391 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[17]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N9
dffeas \my_regfile|start2[2].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N7
dffeas \my_regfile|start2[1].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~392 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~392_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~392 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[17]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N27
dffeas \my_regfile|start2[3].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~393 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~393_combout  = (\my_regfile|start2[3].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~393 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[17]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~394 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~394_combout  = (\my_regfile|start5[0].trb2|out[17]~392_combout  & (\my_regfile|start5[0].trb2|out[17]~393_combout  & ((\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datac(\my_regfile|start5[0].trb2|out[17]~392_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~393_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~394 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[17]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N11
dffeas \my_regfile|start2[5].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N29
dffeas \my_regfile|start2[6].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~395 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~395_combout  = (\my_regfile|start2[5].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~395 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[17]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N29
dffeas \my_regfile|start2[7].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N11
dffeas \my_regfile|start2[8].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~396 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~396_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~396 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[17]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N15
dffeas \my_regfile|start2[9].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N9
dffeas \my_regfile|start2[10].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~397 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~397_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~397 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[17]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N5
dffeas \my_regfile|start2[15].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N7
dffeas \my_regfile|start2[16].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~400 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~400_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~400 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[17]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \my_regfile|start2[11].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N31
dffeas \my_regfile|start2[12].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~398 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~398_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~398 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[17]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N15
dffeas \my_regfile|start2[13].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N25
dffeas \my_regfile|start2[14].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~399 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~399_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & (((\my_regfile|start2[14].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~399 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[17]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~401 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~401_combout  = (\my_regfile|start5[0].trb2|out[17]~397_combout  & (\my_regfile|start5[0].trb2|out[17]~400_combout  & (\my_regfile|start5[0].trb2|out[17]~398_combout  & \my_regfile|start5[0].trb2|out[17]~399_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[17]~397_combout ),
	.datab(\my_regfile|start5[0].trb2|out[17]~400_combout ),
	.datac(\my_regfile|start5[0].trb2|out[17]~398_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~399_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~401 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[17]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~402 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~402_combout  = (\my_regfile|start5[0].trb2|out[17]~394_combout  & (\my_regfile|start5[0].trb2|out[17]~395_combout  & (\my_regfile|start5[0].trb2|out[17]~396_combout  & \my_regfile|start5[0].trb2|out[17]~401_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[17]~394_combout ),
	.datab(\my_regfile|start5[0].trb2|out[17]~395_combout ),
	.datac(\my_regfile|start5[0].trb2|out[17]~396_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~401_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~402 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[17]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneive_lcell_comb \my_regfile|start2[19].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[19].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_2|start[17].mux0|or_1~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[19].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[19].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N11
dffeas \my_regfile|start2[19].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[19].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N5
dffeas \my_regfile|start2[20].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~404 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~404_combout  = (\my_regfile|start2[19].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~404 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[17]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \my_regfile|start2[22].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N7
dffeas \my_regfile|start2[21].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~405 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~405_combout  = (\my_regfile|start2[22].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[21].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~405 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[17]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_2|start[17].mux0|or_1~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N31
dffeas \my_regfile|start2[24].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_2|start[17].mux0|or_1~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \my_regfile|start2[23].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~406 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~406_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and1~0_combout  & (((\my_regfile|start2[24].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[23].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~406 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[17]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneive_lcell_comb \my_regfile|start2[17].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[17].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_2|start[17].mux0|or_1~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[17].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[17].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N9
dffeas \my_regfile|start2[17].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[17].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_2|start[17].mux0|or_1~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[18].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N3
dffeas \my_regfile|start2[18].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~403 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~403_combout  = (\my_regfile|start2[17].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~403 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[17]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~407 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~407_combout  = (\my_regfile|start5[0].trb2|out[17]~404_combout  & (\my_regfile|start5[0].trb2|out[17]~405_combout  & (\my_regfile|start5[0].trb2|out[17]~406_combout  & \my_regfile|start5[0].trb2|out[17]~403_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[17]~404_combout ),
	.datab(\my_regfile|start5[0].trb2|out[17]~405_combout ),
	.datac(\my_regfile|start5[0].trb2|out[17]~406_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~403_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~407 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[17]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~411 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~411_combout  = (\my_regfile|start5[0].trb2|out[17]~410_combout  & (\my_regfile|start5[0].trb2|out[17]~391_combout  & (\my_regfile|start5[0].trb2|out[17]~402_combout  & \my_regfile|start5[0].trb2|out[17]~407_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[17]~410_combout ),
	.datab(\my_regfile|start5[0].trb2|out[17]~391_combout ),
	.datac(\my_regfile|start5[0].trb2|out[17]~402_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~407_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~411 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[17]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \my_processor|mux32_1|start[17].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[17].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[17]~411_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|or_3~combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~411_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[17].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[17].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
cycloneive_lcell_comb \my_processor|alu_1|Selector29~4 (
// Equation(s):
// \my_processor|alu_1|Selector29~4_combout  = (\my_processor|or_1~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_processor|or_3~combout )))

	.dataa(\my_processor|or_1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|or_3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~4 .lut_mask = 16'h0080;
defparam \my_processor|alu_1|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[17].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[17].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout ) # ((\my_processor|alu_1|Selector29~4_combout  & (!\my_processor|alu_1|Selector31~14_combout  & \my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|Selector31~14_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|dec_1|d5|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[17].mux0|or_1~0 .lut_mask = 16'hFF20;
defparam \my_processor|mux32_2|start[17].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N27
dffeas \my_regfile|start2[21].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N5
dffeas \my_regfile|start2[22].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~382 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~382_combout  = (\my_regfile|start2[21].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~382 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[16]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \my_regfile|start2[19].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \my_regfile|start2[20].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~381 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~381_combout  = (\my_regfile|start2[19].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~381 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[16]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N13
dffeas \my_regfile|start2[17].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N31
dffeas \my_regfile|start2[18].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~380 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~380_combout  = (\my_regfile|start2[17].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[17].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~380 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[16]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \my_regfile|start2[23].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[23].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_2|start[16].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[23].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[23].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \my_regfile|start2[23].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[23].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_2|start[16].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N21
dffeas \my_regfile|start2[24].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~383 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~383_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[23].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datad(\my_regfile|start2[24].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~383 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[16]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~384 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~384_combout  = (\my_regfile|start5[0].trb2|out[16]~382_combout  & (\my_regfile|start5[0].trb2|out[16]~381_combout  & (\my_regfile|start5[0].trb2|out[16]~380_combout  & \my_regfile|start5[0].trb2|out[16]~383_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[16]~382_combout ),
	.datab(\my_regfile|start5[0].trb2|out[16]~381_combout ),
	.datac(\my_regfile|start5[0].trb2|out[16]~380_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~383_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~384 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[16]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_2|start[16].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[27].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N23
dffeas \my_regfile|start2[27].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N7
dffeas \my_regfile|start2[28].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~386 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~386_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and1~0_combout  & (((\my_regfile|start2[28].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~386 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[16]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \my_regfile|start2[29].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N23
dffeas \my_regfile|start2[31].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \my_regfile|start2[30].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~387 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~387_combout  = (\my_regfile|start2[31].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[31].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|start2[30].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datad(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~387 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[16]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~388 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~388_combout  = (\my_regfile|start5[0].trb2|out[16]~387_combout  & ((\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ),
	.datab(gnd),
	.datac(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~387_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~388 .lut_mask = 16'hAF00;
defparam \my_regfile|start5[0].trb2|out[16]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N19
dffeas \my_regfile|start2[25].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N25
dffeas \my_regfile|start2[26].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~385 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~385_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~385 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[16]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~389 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~389_combout  = (\my_regfile|start5[0].trb2|out[16]~386_combout  & (\my_regfile|start5[0].trb2|out[16]~388_combout  & \my_regfile|start5[0].trb2|out[16]~385_combout ))

	.dataa(\my_regfile|start5[0].trb2|out[16]~386_combout ),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[16]~388_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~385_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~389 .lut_mask = 16'hA000;
defparam \my_regfile|start5[0].trb2|out[16]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N5
dffeas \my_regfile|start2[7].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N11
dffeas \my_regfile|start2[8].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~373 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~373_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~373 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[16]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N23
dffeas \my_regfile|start2[5].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N13
dffeas \my_regfile|start2[6].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~372 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~372_combout  = (\my_regfile|start2[5].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~372 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[16]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N3
dffeas \my_regfile|start2[1].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~369 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~369_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[1].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~2_combout ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~369 .lut_mask = 16'h00BF;
defparam \my_regfile|start5[0].trb2|out[16]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \my_regfile|start2[2].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N25
dffeas \my_regfile|start2[4].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~370 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~370_combout  = (\my_regfile|decoder3|d4|d2|and1~4_combout  & (\my_regfile|start2[3].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~370 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[16]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~371 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~371_combout  = (\my_regfile|start5[0].trb2|out[16]~369_combout  & (\my_regfile|start5[0].trb2|out[16]~370_combout  & ((\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[16]~369_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[16]~370_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~371 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[16]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N27
dffeas \my_regfile|start2[14].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N9
dffeas \my_regfile|start2[13].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~376 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~376_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & ((\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~376 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[16]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N7
dffeas \my_regfile|start2[12].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \my_regfile|start2[11].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~375 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~375_combout  = (\my_regfile|start2[12].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[11].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~375 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[16]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N25
dffeas \my_regfile|start2[10].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N23
dffeas \my_regfile|start2[9].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~374 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~374_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~374 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[16]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \my_regfile|start2[16].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \my_regfile|start2[15].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~377 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~377_combout  = (\my_regfile|decoder3|d5|d1|and1~1_combout  & (\my_regfile|start2[15].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~1_combout  & ((\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~377 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[16]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~378 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~378_combout  = (\my_regfile|start5[0].trb2|out[16]~376_combout  & (\my_regfile|start5[0].trb2|out[16]~375_combout  & (\my_regfile|start5[0].trb2|out[16]~374_combout  & \my_regfile|start5[0].trb2|out[16]~377_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[16]~376_combout ),
	.datab(\my_regfile|start5[0].trb2|out[16]~375_combout ),
	.datac(\my_regfile|start5[0].trb2|out[16]~374_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~377_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~378 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[16]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~379 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~379_combout  = (\my_regfile|start5[0].trb2|out[16]~373_combout  & (\my_regfile|start5[0].trb2|out[16]~372_combout  & (\my_regfile|start5[0].trb2|out[16]~371_combout  & \my_regfile|start5[0].trb2|out[16]~378_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[16]~373_combout ),
	.datab(\my_regfile|start5[0].trb2|out[16]~372_combout ),
	.datac(\my_regfile|start5[0].trb2|out[16]~371_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~378_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~379 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[16]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~390 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~390_combout  = (\my_regfile|start5[0].trb2|out[16]~384_combout  & (\my_regfile|start5[0].trb2|out[16]~389_combout  & \my_regfile|start5[0].trb2|out[16]~379_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[16]~384_combout ),
	.datac(\my_regfile|start5[0].trb2|out[16]~389_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~379_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~390 .lut_mask = 16'hC000;
defparam \my_regfile|start5[0].trb2|out[16]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \my_processor|mux32_1|start[16].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[16].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[16]~390_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_processor|or_3~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|start5[0].trb2|out[16]~390_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[16].mux0|or_1~0 .lut_mask = 16'hF3D1;
defparam \my_processor|mux32_1|start[16].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \my_processor|alu_1|Add0~32 (
// Equation(s):
// \my_processor|alu_1|Add0~32_combout  = ((\my_regfile|start4[0].trb1|out[16]~898_combout  $ (\my_processor|mux32_1|start[16].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~31 )))) # (GND)
// \my_processor|alu_1|Add0~33  = CARRY((\my_regfile|start4[0].trb1|out[16]~898_combout  & ((\my_processor|mux32_1|start[16].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~31 ))) # (!\my_regfile|start4[0].trb1|out[16]~898_combout  & 
// (\my_processor|mux32_1|start[16].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~31 )))

	.dataa(\my_regfile|start4[0].trb1|out[16]~898_combout ),
	.datab(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~31 ),
	.combout(\my_processor|alu_1|Add0~32_combout ),
	.cout(\my_processor|alu_1|Add0~33 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \my_processor|alu_1|Add1~26 (
// Equation(s):
// \my_processor|alu_1|Add1~26_combout  = (\my_regfile|start4[0].trb1|out[13]~480_combout  & ((\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~25 )) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~25  & VCC)))) # (!\my_regfile|start4[0].trb1|out[13]~480_combout  & ((\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~25 ) # (GND))) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~25 ))))
// \my_processor|alu_1|Add1~27  = CARRY((\my_regfile|start4[0].trb1|out[13]~480_combout  & (\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~25 )) # (!\my_regfile|start4[0].trb1|out[13]~480_combout  & 
// ((\my_processor|mux32_1|start[13].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~25 ))))

	.dataa(\my_regfile|start4[0].trb1|out[13]~480_combout ),
	.datab(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~25 ),
	.combout(\my_processor|alu_1|Add1~26_combout ),
	.cout(\my_processor|alu_1|Add1~27 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~26 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \my_processor|alu_1|Add1~28 (
// Equation(s):
// \my_processor|alu_1|Add1~28_combout  = ((\my_processor|mux32_1|start[14].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[14]~499_combout  $ (\my_processor|alu_1|Add1~27 )))) # (GND)
// \my_processor|alu_1|Add1~29  = CARRY((\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[14]~499_combout  & !\my_processor|alu_1|Add1~27 )) # (!\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[14]~499_combout ) # (!\my_processor|alu_1|Add1~27 ))))

	.dataa(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~499_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~27 ),
	.combout(\my_processor|alu_1|Add1~28_combout ),
	.cout(\my_processor|alu_1|Add1~29 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~28 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \my_processor|alu_1|Add1~30 (
// Equation(s):
// \my_processor|alu_1|Add1~30_combout  = (\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[15]~461_combout  & (!\my_processor|alu_1|Add1~29 )) # (!\my_regfile|start4[0].trb1|out[15]~461_combout  & 
// ((\my_processor|alu_1|Add1~29 ) # (GND))))) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[15]~461_combout  & (\my_processor|alu_1|Add1~29  & VCC)) # (!\my_regfile|start4[0].trb1|out[15]~461_combout  & 
// (!\my_processor|alu_1|Add1~29 ))))
// \my_processor|alu_1|Add1~31  = CARRY((\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & ((!\my_processor|alu_1|Add1~29 ) # (!\my_regfile|start4[0].trb1|out[15]~461_combout ))) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[15]~461_combout  & !\my_processor|alu_1|Add1~29 )))

	.dataa(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[15]~461_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~29 ),
	.combout(\my_processor|alu_1|Add1~30_combout ),
	.cout(\my_processor|alu_1|Add1~31 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~30 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \my_processor|alu_1|Add1~32 (
// Equation(s):
// \my_processor|alu_1|Add1~32_combout  = ((\my_processor|mux32_1|start[16].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[16]~898_combout  $ (\my_processor|alu_1|Add1~31 )))) # (GND)
// \my_processor|alu_1|Add1~33  = CARRY((\my_processor|mux32_1|start[16].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[16]~898_combout  & !\my_processor|alu_1|Add1~31 )) # (!\my_processor|mux32_1|start[16].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[16]~898_combout ) # (!\my_processor|alu_1|Add1~31 ))))

	.dataa(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~898_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~31 ),
	.combout(\my_processor|alu_1|Add1~32_combout ),
	.cout(\my_processor|alu_1|Add1~33 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~32 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \my_processor|mux32_2|start[16].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[16].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_regfile|start4[0].trb1|out[16]~898_combout  & ((\my_processor|alu_1|Selector31~11_combout ) # (\my_processor|mux32_1|start[16].mux0|or_1~0_combout 
// ))) # (!\my_regfile|start4[0].trb1|out[16]~898_combout  & (\my_processor|alu_1|Selector31~11_combout  & \my_processor|mux32_1|start[16].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|alu_1|Selector31~11_combout 
// ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~898_combout ),
	.datac(\my_processor|alu_1|Selector31~11_combout ),
	.datad(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[16].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[16].mux0|or_1~2 .lut_mask = 16'hF8D0;
defparam \my_processor|mux32_2|start[16].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[17].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[17].mux0|or_1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_processor|or_3~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [2]) # (!\my_processor|or_1~2_combout ))))

	.dataa(\my_processor|or_3~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|or_1~2_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[17].mux0|or_1~2 .lut_mask = 16'hFF45;
defparam \my_processor|mux32_2|start[17].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~4 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~4 .lut_mask = 16'h0001;
defparam \my_processor|alu_1|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~5 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~5_combout  = (\my_processor|alu_1|ShiftLeft0~4_combout  & \my_regfile|start4[0].trb1|out[0]~307_combout )

	.dataa(\my_processor|alu_1|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~5 .lut_mask = 16'hAA00;
defparam \my_processor|alu_1|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N3
dffeas \my_regfile|start2[29].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N9
dffeas \my_regfile|start2[30].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N23
dffeas \my_regfile|start2[31].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~684 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~684_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~684 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[30]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~685 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~685_combout  = (\my_regfile|start5[0].trb2|out[30]~684_combout  & ((\my_regfile|start2[29].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|start2[29].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[30]~684_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~685 .lut_mask = 16'hBB00;
defparam \my_regfile|start5[0].trb2|out[30]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \my_regfile|start2[26].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \my_regfile|start2[25].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~682 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~682_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~682 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[30]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N15
dffeas \my_regfile|start2[28].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N25
dffeas \my_regfile|start2[27].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~683 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~683_combout  = (\my_regfile|start2[28].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[28].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~683 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[30]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \my_regfile|start2[22].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \my_regfile|start2[21].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~679 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~679_combout  = (\my_regfile|start2[22].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[21].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~679 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[30]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N29
dffeas \my_regfile|start2[17].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N11
dffeas \my_regfile|start2[18].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~677 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~677_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and3~0_combout  & (((\my_regfile|start2[18].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~677 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[30]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \my_regfile|start2[20].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N1
dffeas \my_regfile|start2[19].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~678 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~678_combout  = (\my_regfile|decoder3|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~678 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[30]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N15
dffeas \my_regfile|start2[23].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \my_regfile|start2[24].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~680 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~680_combout  = (\my_regfile|start2[23].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[23].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~680 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[30]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~681 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~681_combout  = (\my_regfile|start5[0].trb2|out[30]~679_combout  & (\my_regfile|start5[0].trb2|out[30]~677_combout  & (\my_regfile|start5[0].trb2|out[30]~678_combout  & \my_regfile|start5[0].trb2|out[30]~680_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[30]~679_combout ),
	.datab(\my_regfile|start5[0].trb2|out[30]~677_combout ),
	.datac(\my_regfile|start5[0].trb2|out[30]~678_combout ),
	.datad(\my_regfile|start5[0].trb2|out[30]~680_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~681 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[30]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~686 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~686_combout  = (\my_regfile|start5[0].trb2|out[30]~685_combout  & (\my_regfile|start5[0].trb2|out[30]~682_combout  & (\my_regfile|start5[0].trb2|out[30]~683_combout  & \my_regfile|start5[0].trb2|out[30]~681_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[30]~685_combout ),
	.datab(\my_regfile|start5[0].trb2|out[30]~682_combout ),
	.datac(\my_regfile|start5[0].trb2|out[30]~683_combout ),
	.datad(\my_regfile|start5[0].trb2|out[30]~681_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~686 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[30]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N27
dffeas \my_regfile|start2[6].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N1
dffeas \my_regfile|start2[5].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~669 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~669_combout  = (\my_regfile|start2[6].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and3~2_combout ))) # 
// (!\my_regfile|start2[6].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~2_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~669 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[30]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N11
dffeas \my_regfile|start2[8].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N5
dffeas \my_regfile|start2[7].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~670 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~670_combout  = (\my_regfile|start2[8].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~670 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[30]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~671 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~671_combout  = (\my_regfile|start5[0].trb2|out[30]~669_combout  & \my_regfile|start5[0].trb2|out[30]~670_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[30]~669_combout ),
	.datad(\my_regfile|start5[0].trb2|out[30]~670_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~671 .lut_mask = 16'hF000;
defparam \my_regfile|start5[0].trb2|out[30]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N13
dffeas \my_regfile|start2[1].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and3~3 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and3~3_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_regfile|decoder3|d4|d2|and1~5_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & !\my_processor|mux5_1|start[1].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and3~3 .lut_mask = 16'h0040;
defparam \my_regfile|decoder3|d4|d2|and3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~666 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~666_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[1].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~3_combout )))

	.dataa(\my_regfile|start2[1].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and3~3_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~666 .lut_mask = 16'h0B0B;
defparam \my_regfile|start5[0].trb2|out[30]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N15
dffeas \my_regfile|start2[2].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y26_N23
dffeas \my_regfile|start2[3].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y26_N29
dffeas \my_regfile|start2[4].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~667 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~667_combout  = (\my_regfile|start2[3].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~667 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[30]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~668 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~668_combout  = (\my_regfile|start5[0].trb2|out[30]~666_combout  & (\my_regfile|start5[0].trb2|out[30]~667_combout  & ((\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[30]~666_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[30]~667_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~668 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[30]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N27
dffeas \my_regfile|start2[12].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N21
dffeas \my_regfile|start2[11].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~673 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~673_combout  = (\my_regfile|start2[12].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[11].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~673 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[30]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N31
dffeas \my_regfile|start2[16].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N1
dffeas \my_regfile|start2[15].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~675 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~675_combout  = (\my_regfile|start2[16].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))) # 
// (!\my_regfile|start2[16].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~675 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[30]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N31
dffeas \my_regfile|start2[13].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N17
dffeas \my_regfile|start2[14].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~674 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~674_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & (((\my_regfile|start2[14].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~674 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[30]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N27
dffeas \my_regfile|start2[10].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~672 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~672_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~672 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[30]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~676 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~676_combout  = (\my_regfile|start5[0].trb2|out[30]~673_combout  & (\my_regfile|start5[0].trb2|out[30]~675_combout  & (\my_regfile|start5[0].trb2|out[30]~674_combout  & \my_regfile|start5[0].trb2|out[30]~672_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[30]~673_combout ),
	.datab(\my_regfile|start5[0].trb2|out[30]~675_combout ),
	.datac(\my_regfile|start5[0].trb2|out[30]~674_combout ),
	.datad(\my_regfile|start5[0].trb2|out[30]~672_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~676 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[30]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~687 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~687_combout  = (\my_regfile|start5[0].trb2|out[30]~686_combout  & (\my_regfile|start5[0].trb2|out[30]~671_combout  & (\my_regfile|start5[0].trb2|out[30]~668_combout  & \my_regfile|start5[0].trb2|out[30]~676_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[30]~686_combout ),
	.datab(\my_regfile|start5[0].trb2|out[30]~671_combout ),
	.datac(\my_regfile|start5[0].trb2|out[30]~668_combout ),
	.datad(\my_regfile|start5[0].trb2|out[30]~676_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~687 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[30]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneive_lcell_comb \my_processor|mux32_1|start[30].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[30].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[30]~687_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[30]~687_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[30].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[30].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector1~6 (
// Equation(s):
// \my_processor|alu_1|Selector1~6_combout  = (\my_regfile|start4[0].trb1|out[30]~727_combout  & ((\my_processor|mux5_01|start[0].m3|or_1~0_combout ) # ((\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & \my_processor|mux5_01|start[1].m3|and_1~0_combout 
// )))) # (!\my_regfile|start4[0].trb1|out[30]~727_combout  & (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|mux32_1|start[30].mux0|or_1~0_combout ) # (!\my_processor|mux5_01|start[1].m3|and_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector1~6 .lut_mask = 16'hE8CC;
defparam \my_processor|alu_1|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N15
dffeas \my_regfile|start2[6].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N21
dffeas \my_regfile|start2[5].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneive_lcell_comb \my_regfile|start5[5].trb2|out[29]~7 (
// Equation(s):
// \my_regfile|start5[5].trb2|out[29]~7_combout  = ((\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d1|and1~5_combout )

	.dataa(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ),
	.datac(gnd),
	.datad(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[5].trb2|out[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[5].trb2|out[29]~7 .lut_mask = 16'hDDFF;
defparam \my_regfile|start5[5].trb2|out[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N15
dffeas \my_regfile|start2[7].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N1
dffeas \my_regfile|start2[8].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~648 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~648_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~648 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[29]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~649 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~649_combout  = (\my_regfile|start5[5].trb2|out[29]~7_combout  & (\my_regfile|start5[0].trb2|out[29]~648_combout  & ((\my_regfile|start2[6].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start5[5].trb2|out[29]~7_combout ),
	.datad(\my_regfile|start5[0].trb2|out[29]~648_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~649 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[29]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \my_regfile|start2[3].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \my_regfile|start2[4].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~646 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~646_combout  = (\my_regfile|start2[3].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~646 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[29]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N7
dffeas \my_regfile|start2[2].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N5
dffeas \my_regfile|start2[1].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~645 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~645_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[1].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~3_combout )))

	.dataa(\my_regfile|start2[1].reg32_2|start[29].dff1|q~q ),
	.datab(gnd),
	.datac(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and3~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~645 .lut_mask = 16'h0A0F;
defparam \my_regfile|start5[0].trb2|out[29]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~647 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~647_combout  = (\my_regfile|start5[0].trb2|out[29]~646_combout  & (\my_regfile|start5[0].trb2|out[29]~645_combout  & ((\my_regfile|start2[2].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[29]~646_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[29]~645_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~647 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[29]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \my_regfile|start2[16].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \my_regfile|start2[15].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~653 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~653_combout  = (\my_regfile|decoder3|d5|d1|and1~1_combout  & (\my_regfile|start2[15].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~1_combout  & ((\my_regfile|start2[16].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~653 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[29]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N19
dffeas \my_regfile|start2[11].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N1
dffeas \my_regfile|start2[12].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~651 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~651_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[11].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~651 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[29]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N1
dffeas \my_regfile|start2[10].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~650 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~650_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~650 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[29]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \my_regfile|start2[14].reg32_2|start[29].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[14].reg32_2|start[29].dff1|q~feeder_combout  = \my_processor|mux32_2|start[29].mux0|or_1~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[14].reg32_2|start[29].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[29].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[14].reg32_2|start[29].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N21
dffeas \my_regfile|start2[14].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[14].reg32_2|start[29].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N23
dffeas \my_regfile|start2[13].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~652 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~652_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & ((\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~652 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[29]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~654 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~654_combout  = (\my_regfile|start5[0].trb2|out[29]~653_combout  & (\my_regfile|start5[0].trb2|out[29]~651_combout  & (\my_regfile|start5[0].trb2|out[29]~650_combout  & \my_regfile|start5[0].trb2|out[29]~652_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[29]~653_combout ),
	.datab(\my_regfile|start5[0].trb2|out[29]~651_combout ),
	.datac(\my_regfile|start5[0].trb2|out[29]~650_combout ),
	.datad(\my_regfile|start5[0].trb2|out[29]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~654 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[29]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N13
dffeas \my_regfile|start2[26].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N3
dffeas \my_regfile|start2[25].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~660 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~660_combout  = (\my_regfile|start2[26].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[25].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~660 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[29]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[29].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[29].dff1|q~feeder_combout  = \my_processor|mux32_2|start[29].mux0|or_1~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[29].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[29].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[27].reg32_2|start[29].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N21
dffeas \my_regfile|start2[27].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[29].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N1
dffeas \my_regfile|start2[28].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~661 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~661_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and1~0_combout  & (((\my_regfile|start2[28].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~661 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[29]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N31
dffeas \my_regfile|start2[29].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N21
dffeas \my_regfile|start2[31].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N7
dffeas \my_regfile|start2[30].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~662 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~662_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and1~0_combout  & (((\my_regfile|start2[30].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start2[30].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~662 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[29]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~663 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~663_combout  = (\my_regfile|start5[0].trb2|out[29]~662_combout  & ((\my_regfile|start2[29].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|start2[29].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[29]~662_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~663 .lut_mask = 16'hBB00;
defparam \my_regfile|start5[0].trb2|out[29]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N3
dffeas \my_regfile|start2[19].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N25
dffeas \my_regfile|start2[20].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~656 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~656_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[19].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~656 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[29]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N3
dffeas \my_regfile|start2[21].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y24_N5
dffeas \my_regfile|start2[22].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~657 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~657_combout  = (\my_regfile|start2[21].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~657 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[29]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N25
dffeas \my_regfile|start2[17].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N27
dffeas \my_regfile|start2[18].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~655 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~655_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and3~0_combout  & (((\my_regfile|start2[18].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~655 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[29]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N31
dffeas \my_regfile|start2[23].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y24_N29
dffeas \my_regfile|start2[24].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~658 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~658_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[23].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~658 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[29]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~659 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~659_combout  = (\my_regfile|start5[0].trb2|out[29]~656_combout  & (\my_regfile|start5[0].trb2|out[29]~657_combout  & (\my_regfile|start5[0].trb2|out[29]~655_combout  & \my_regfile|start5[0].trb2|out[29]~658_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[29]~656_combout ),
	.datab(\my_regfile|start5[0].trb2|out[29]~657_combout ),
	.datac(\my_regfile|start5[0].trb2|out[29]~655_combout ),
	.datad(\my_regfile|start5[0].trb2|out[29]~658_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~659 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[29]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~664 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~664_combout  = (\my_regfile|start5[0].trb2|out[29]~660_combout  & (\my_regfile|start5[0].trb2|out[29]~661_combout  & (\my_regfile|start5[0].trb2|out[29]~663_combout  & \my_regfile|start5[0].trb2|out[29]~659_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[29]~660_combout ),
	.datab(\my_regfile|start5[0].trb2|out[29]~661_combout ),
	.datac(\my_regfile|start5[0].trb2|out[29]~663_combout ),
	.datad(\my_regfile|start5[0].trb2|out[29]~659_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~664 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[29]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~665 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~665_combout  = (\my_regfile|start5[0].trb2|out[29]~649_combout  & (\my_regfile|start5[0].trb2|out[29]~647_combout  & (\my_regfile|start5[0].trb2|out[29]~654_combout  & \my_regfile|start5[0].trb2|out[29]~664_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[29]~649_combout ),
	.datab(\my_regfile|start5[0].trb2|out[29]~647_combout ),
	.datac(\my_regfile|start5[0].trb2|out[29]~654_combout ),
	.datad(\my_regfile|start5[0].trb2|out[29]~664_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~665 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[29]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \my_processor|mux32_1|start[29].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[29].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[29]~665_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[29]~665_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[29].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[29].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N7
dffeas \my_regfile|start2[8].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~730 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~730_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~730_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~730 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[28]~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N27
dffeas \my_regfile|start2[4].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y26_N25
dffeas \my_regfile|start2[3].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~728 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~728_combout  = (\my_regfile|start2[4].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))) # 
// (!\my_regfile|start2[4].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and4~4_combout  & ((\my_regfile|start2[3].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~728_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~728 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[28]~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \my_regfile|start2[1].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \my_regfile|start2[2].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~211 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~211_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\my_regfile|start2[1].reg32_2|start[28].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|start2[1].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~211 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[28]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~954 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~954_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[28]~211_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[28]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~954_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~954 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[28]~954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N31
dffeas \my_regfile|start2[5].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \my_regfile|start2[6].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~729 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~729_combout  = (\my_regfile|start2[5].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and3~4_combout  & ((\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datad(\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~729_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~729 .lut_mask = 16'hBB0B;
defparam \my_regfile|start4[0].trb1|out[28]~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~731 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~731_combout  = (\my_regfile|start4[0].trb1|out[28]~730_combout  & (\my_regfile|start4[0].trb1|out[28]~728_combout  & (\my_regfile|start4[0].trb1|out[28]~954_combout  & \my_regfile|start4[0].trb1|out[28]~729_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[28]~730_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~728_combout ),
	.datac(\my_regfile|start4[0].trb1|out[28]~954_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~729_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~731_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~731 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[28]~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N31
dffeas \my_regfile|start2[10].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N13
dffeas \my_regfile|start2[9].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~732 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~732_combout  = (\my_regfile|start2[10].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and2~4_combout  & ((\my_regfile|start2[9].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~732_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~732 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[28]~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N11
dffeas \my_regfile|start2[14].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N25
dffeas \my_regfile|start2[13].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~734 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~734_combout  = (\my_regfile|start2[14].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~734_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~734 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[28]~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N19
dffeas \my_regfile|start2[16].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N17
dffeas \my_regfile|start2[15].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~735 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~735_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~5_combout  & ((\my_regfile|start2[16].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~735_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~735 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[28]~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N9
dffeas \my_regfile|start2[12].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N23
dffeas \my_regfile|start2[11].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~733 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~733_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & (((\my_regfile|start2[11].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~733_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~733 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[28]~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~736 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~736_combout  = (\my_regfile|start4[0].trb1|out[28]~732_combout  & (\my_regfile|start4[0].trb1|out[28]~734_combout  & (\my_regfile|start4[0].trb1|out[28]~735_combout  & \my_regfile|start4[0].trb1|out[28]~733_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[28]~732_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~734_combout ),
	.datac(\my_regfile|start4[0].trb1|out[28]~735_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~733_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~736_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~736 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[28]~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N13
dffeas \my_regfile|start2[31].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N15
dffeas \my_regfile|start2[30].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~744 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~744_combout  = (\my_regfile|start2[31].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[31].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~4_combout  & ((\my_regfile|start2[30].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~744_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~744 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[28]~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N3
dffeas \my_regfile|start2[29].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N15
dffeas \my_regfile|start2[27].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[28]~20 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[28]~20_combout  = (((\my_regfile|start2[27].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d5|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[28]~20 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N27
dffeas \my_regfile|start2[28].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N21
dffeas \my_regfile|start2[26].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N3
dffeas \my_regfile|start2[25].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~742 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~742_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~742_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~742 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[28]~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~743 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~743_combout  = (\my_regfile|start4[27].trb1|out[28]~20_combout  & (\my_regfile|start4[0].trb1|out[28]~742_combout  & ((\my_regfile|start2[28].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[28]~20_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[28]~742_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~743_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~743 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[28]~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~745 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~745_combout  = (\my_regfile|start4[0].trb1|out[28]~744_combout  & (\my_regfile|start4[0].trb1|out[28]~743_combout  & ((\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~744_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[28]~743_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~745_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~745 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[28]~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \my_regfile|start2[19].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N15
dffeas \my_regfile|start2[20].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~738 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~738_combout  = (\my_regfile|start2[19].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and1~4_combout  & ((\my_regfile|start2[20].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~738_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~738 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[28]~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N19
dffeas \my_regfile|start2[22].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y24_N21
dffeas \my_regfile|start2[21].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~739 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~739_combout  = (\my_regfile|decoder2|d6|d1|and2~4_combout  & (\my_regfile|start2[22].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and2~4_combout  & (((\my_regfile|start2[21].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~739_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~739 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[28]~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N13
dffeas \my_regfile|start2[17].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N7
dffeas \my_regfile|start2[18].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~737 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~737_combout  = (\my_regfile|start2[17].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~737_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~737 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[28]~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N25
dffeas \my_regfile|start2[24].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y24_N19
dffeas \my_regfile|start2[23].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~740 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~740_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~740_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~740 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[28]~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~741 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~741_combout  = (\my_regfile|start4[0].trb1|out[28]~738_combout  & (\my_regfile|start4[0].trb1|out[28]~739_combout  & (\my_regfile|start4[0].trb1|out[28]~737_combout  & \my_regfile|start4[0].trb1|out[28]~740_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[28]~738_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~739_combout ),
	.datac(\my_regfile|start4[0].trb1|out[28]~737_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~740_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~741_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~741 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[28]~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~746 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~746_combout  = (\my_regfile|start4[0].trb1|out[28]~731_combout  & (\my_regfile|start4[0].trb1|out[28]~736_combout  & (\my_regfile|start4[0].trb1|out[28]~745_combout  & \my_regfile|start4[0].trb1|out[28]~741_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[28]~731_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~736_combout ),
	.datac(\my_regfile|start4[0].trb1|out[28]~745_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~741_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~746 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[28]~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N17
dffeas \my_regfile|start2[10].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N3
dffeas \my_regfile|start2[9].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~599 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~599_combout  = (\my_regfile|decoder2|d5|d2|and2~4_combout  & (\my_regfile|start2[10].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~4_combout  & (((\my_regfile|start2[9].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~599 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[27]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N13
dffeas \my_regfile|start2[16].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N15
dffeas \my_regfile|start2[15].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~602 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~602_combout  = (\my_regfile|start2[16].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[16].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and4~4_combout  & ((\my_regfile|start2[15].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~602 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[27]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N13
dffeas \my_regfile|start2[11].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N3
dffeas \my_regfile|start2[12].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~600 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~600_combout  = (\my_regfile|start2[11].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))) # 
// (!\my_regfile|start2[11].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~5_combout  & ((\my_regfile|start2[12].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~600 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[27]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N19
dffeas \my_regfile|start2[14].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N1
dffeas \my_regfile|start2[13].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~601 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~601_combout  = (\my_regfile|decoder2|d5|d1|and2~4_combout  & (\my_regfile|start2[14].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~4_combout  & (((\my_regfile|start2[13].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~601 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[27]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~603 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~603_combout  = (\my_regfile|start4[0].trb1|out[27]~599_combout  & (\my_regfile|start4[0].trb1|out[27]~602_combout  & (\my_regfile|start4[0].trb1|out[27]~600_combout  & \my_regfile|start4[0].trb1|out[27]~601_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[27]~599_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~602_combout ),
	.datac(\my_regfile|start4[0].trb1|out[27]~600_combout ),
	.datad(\my_regfile|start4[0].trb1|out[27]~601_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~603 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[27]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N19
dffeas \my_regfile|start2[3].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~595 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~595_combout  = (\my_regfile|decoder2|d4|d2|and1~5_combout  & (\my_regfile|start2[3].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~5_combout  & ((\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~595 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[27]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N13
dffeas \my_regfile|start2[2].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N31
dffeas \my_regfile|start2[1].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~148 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~148_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|start2[2].reg32_2|start[27].dff1|q~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|start2[1].reg32_2|start[27].dff1|q~q  & \my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|start2[2].reg32_2|start[27].dff1|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|start2[1].reg32_2|start[27].dff1|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~148 .lut_mask = 16'hFC88;
defparam \my_regfile|start4[0].trb1|out[27]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~947 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~947_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|start4[0].trb1|out[27]~148_combout ) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|start4[0].trb1|out[27]~148_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~947_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~947 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[27]~947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N31
dffeas \my_regfile|start2[7].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N17
dffeas \my_regfile|start2[8].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~597 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~597_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~597 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[27]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N31
dffeas \my_regfile|start2[6].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N29
dffeas \my_regfile|start2[5].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~596 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~596_combout  = (\my_regfile|start2[6].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))) # 
// (!\my_regfile|start2[6].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~4_combout  & ((\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~596 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[27]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~598 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~598_combout  = (\my_regfile|start4[0].trb1|out[27]~595_combout  & (\my_regfile|start4[0].trb1|out[27]~947_combout  & (\my_regfile|start4[0].trb1|out[27]~597_combout  & \my_regfile|start4[0].trb1|out[27]~596_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[27]~595_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~947_combout ),
	.datac(\my_regfile|start4[0].trb1|out[27]~597_combout ),
	.datad(\my_regfile|start4[0].trb1|out[27]~596_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~598 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[27]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N25
dffeas \my_regfile|start2[29].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N19
dffeas \my_regfile|start2[31].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N29
dffeas \my_regfile|start2[30].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~611 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~611_combout  = (\my_regfile|start2[31].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[31].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~4_combout  & ((\my_regfile|start2[30].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~611 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[27]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N1
dffeas \my_regfile|start2[27].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[27]~13 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[27]~13_combout  = (((\my_regfile|start2[27].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d5|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[27]~13 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N23
dffeas \my_regfile|start2[28].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N7
dffeas \my_regfile|start2[25].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \my_regfile|start2[26].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~609 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~609_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and3~0_combout  & (((\my_regfile|start2[26].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[27].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~609 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[27]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~610 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~610_combout  = (\my_regfile|start4[27].trb1|out[27]~13_combout  & (\my_regfile|start4[0].trb1|out[27]~609_combout  & ((\my_regfile|start2[28].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|start4[27].trb1|out[27]~13_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[27]~609_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~610 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[27]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~612 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~612_combout  = (\my_regfile|start4[0].trb1|out[27]~611_combout  & (\my_regfile|start4[0].trb1|out[27]~610_combout  & ((\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|start4[0].trb1|out[27]~611_combout ),
	.datac(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datad(\my_regfile|start4[0].trb1|out[27]~610_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~612 .lut_mask = 16'h8C00;
defparam \my_regfile|start4[0].trb1|out[27]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N27
dffeas \my_regfile|start2[20].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N13
dffeas \my_regfile|start2[19].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~605 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~605_combout  = (\my_regfile|start2[20].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~4_combout  & ((\my_regfile|start2[19].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~605 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[27]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N29
dffeas \my_regfile|start2[22].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N11
dffeas \my_regfile|start2[21].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~606 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~606_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~4_combout  & ((\my_regfile|start2[22].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~606 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[27]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N9
dffeas \my_regfile|start2[24].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N11
dffeas \my_regfile|start2[23].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~607 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~607_combout  = (\my_regfile|start2[24].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~4_combout  & ((\my_regfile|start2[23].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~607 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[27]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N1
dffeas \my_regfile|start2[18].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N3
dffeas \my_regfile|start2[17].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~604 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~604_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~604 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[27]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~608 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~608_combout  = (\my_regfile|start4[0].trb1|out[27]~605_combout  & (\my_regfile|start4[0].trb1|out[27]~606_combout  & (\my_regfile|start4[0].trb1|out[27]~607_combout  & \my_regfile|start4[0].trb1|out[27]~604_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[27]~605_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~606_combout ),
	.datac(\my_regfile|start4[0].trb1|out[27]~607_combout ),
	.datad(\my_regfile|start4[0].trb1|out[27]~604_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~608 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[27]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~613 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~613_combout  = (\my_regfile|start4[0].trb1|out[27]~603_combout  & (\my_regfile|start4[0].trb1|out[27]~598_combout  & (\my_regfile|start4[0].trb1|out[27]~612_combout  & \my_regfile|start4[0].trb1|out[27]~608_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[27]~603_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~598_combout ),
	.datac(\my_regfile|start4[0].trb1|out[27]~612_combout ),
	.datad(\my_regfile|start4[0].trb1|out[27]~608_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~613 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[27]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneive_lcell_comb \my_processor|dec_1|d4|d1|and1~1 (
// Equation(s):
// \my_processor|dec_1|d4|d1|and1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|dec_1|d4|d1|and1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_processor|dec_1|d4|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d4|d1|and1~1 .lut_mask = 16'h8800;
defparam \my_processor|dec_1|d4|d1|and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~772 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~772_combout  = (\my_regfile|start5[0].trb2|out[26]~601_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[26]~601_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~772_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~772 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[26]~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \my_processor|alu_1|Add0~14 (
// Equation(s):
// \my_processor|alu_1|Add0~14_combout  = (\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[7]~385_combout  & (\my_processor|alu_1|Add0~13  & VCC)) # (!\my_regfile|start4[0].trb1|out[7]~385_combout  & 
// (!\my_processor|alu_1|Add0~13 )))) # (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[7]~385_combout  & (!\my_processor|alu_1|Add0~13 )) # (!\my_regfile|start4[0].trb1|out[7]~385_combout  & 
// ((\my_processor|alu_1|Add0~13 ) # (GND)))))
// \my_processor|alu_1|Add0~15  = CARRY((\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[7]~385_combout  & !\my_processor|alu_1|Add0~13 )) # (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~13 ) # (!\my_regfile|start4[0].trb1|out[7]~385_combout ))))

	.dataa(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~13 ),
	.combout(\my_processor|alu_1|Add0~14_combout ),
	.cout(\my_processor|alu_1|Add0~15 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~62 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[13]~480_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[11]~537_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[11]~537_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~480_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~62 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~7 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[14]~499_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[12]~518_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[14]~499_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~518_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~7 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~74 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~7_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~62_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~62_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~74 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneive_lcell_comb \my_processor|alu_1|Selector24~1 (
// Equation(s):
// \my_processor|alu_1|Selector24~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~1 .lut_mask = 16'hFF44;
defparam \my_processor|alu_1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~10 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[10]~575_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[8]~594_combout )))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[10]~575_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~10 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_1|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~58 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[9]~556_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[7]~385_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~556_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~58 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~72 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~10_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~58_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftRight0~10_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|alu_1|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~72 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_1|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneive_lcell_comb \my_processor|alu_1|Selector24~3 (
// Equation(s):
// \my_processor|alu_1|Selector24~3_combout  = (\my_processor|alu_1|Selector24~0_combout  & (!\my_processor|alu_1|Selector24~1_combout  & ((\my_processor|alu_1|ShiftRight0~72_combout )))) # (!\my_processor|alu_1|Selector24~0_combout  & 
// ((\my_processor|alu_1|Selector24~1_combout ) # ((\my_processor|alu_1|ShiftRight0~88_combout ))))

	.dataa(\my_processor|alu_1|Selector24~0_combout ),
	.datab(\my_processor|alu_1|Selector24~1_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~88_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~3 .lut_mask = 16'h7654;
defparam \my_processor|alu_1|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~36 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[30]~727_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|start4[0].trb1|out[29]~708_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~36 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~65 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~65_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[28]~746_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[27]~613_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~65 .lut_mask = 16'h5410;
defparam \my_processor|alu_1|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~66 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~66_combout  = (\my_processor|alu_1|ShiftRight0~65_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftRight0~36_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu_1|ShiftRight0~36_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~66 .lut_mask = 16'hFFC0;
defparam \my_processor|alu_1|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N21
dffeas \my_regfile|start2[29].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \my_regfile|start5[29].trb2|out[23]~4 (
// Equation(s):
// \my_regfile|start5[29].trb2|out[23]~4_combout  = (\my_regfile|start2[29].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start2[29].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[29].trb2|out[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[29].trb2|out[23]~4 .lut_mask = 16'hF0FF;
defparam \my_regfile|start5[29].trb2|out[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N27
dffeas \my_regfile|start2[31].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N25
dffeas \my_regfile|start2[30].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~535 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~535_combout  = (\my_regfile|start2[31].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~535 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[23]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N23
dffeas \my_regfile|start2[28].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N13
dffeas \my_regfile|start2[27].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~534 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~534_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & (((\my_regfile|start2[27].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~534 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[23]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N5
dffeas \my_regfile|start2[26].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N15
dffeas \my_regfile|start2[25].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~533 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~533_combout  = (\my_regfile|decoder3|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~533 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[23]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~536 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~536_combout  = (\my_regfile|start5[29].trb2|out[23]~4_combout  & (\my_regfile|start5[0].trb2|out[23]~535_combout  & (\my_regfile|start5[0].trb2|out[23]~534_combout  & \my_regfile|start5[0].trb2|out[23]~533_combout )))

	.dataa(\my_regfile|start5[29].trb2|out[23]~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[23]~535_combout ),
	.datac(\my_regfile|start5[0].trb2|out[23]~534_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~533_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~536 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[23]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[23].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[23].dff1|q~feeder_combout  = \my_processor|mux32_2|start[23].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[23].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[23].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[18].reg32_2|start[23].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N1
dffeas \my_regfile|start2[18].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[23].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N7
dffeas \my_regfile|start2[17].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~528 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~528_combout  = (\my_regfile|decoder3|d6|d2|and2~0_combout  & (\my_regfile|start2[18].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and2~0_combout  & (((\my_regfile|start2[17].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~528 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[23]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N23
dffeas \my_regfile|start2[21].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \my_regfile|start2[22].reg32_2|start[23].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[22].reg32_2|start[23].dff1|q~feeder_combout  = \my_processor|mux32_2|start[23].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[22].reg32_2|start[23].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[23].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[22].reg32_2|start[23].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N21
dffeas \my_regfile|start2[22].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[22].reg32_2|start[23].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~530 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~530_combout  = (\my_regfile|start2[21].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|start2[22].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~530 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[23]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N15
dffeas \my_regfile|start2[19].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N9
dffeas \my_regfile|start2[20].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~529 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~529_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[19].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~529 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[23]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N11
dffeas \my_regfile|start2[23].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y24_N9
dffeas \my_regfile|start2[24].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~531 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~531_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and1~0_combout  & (((\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~531 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[23]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~532 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~532_combout  = (\my_regfile|start5[0].trb2|out[23]~528_combout  & (\my_regfile|start5[0].trb2|out[23]~530_combout  & (\my_regfile|start5[0].trb2|out[23]~529_combout  & \my_regfile|start5[0].trb2|out[23]~531_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[23]~528_combout ),
	.datab(\my_regfile|start5[0].trb2|out[23]~530_combout ),
	.datac(\my_regfile|start5[0].trb2|out[23]~529_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~531_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~532 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[23]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N17
dffeas \my_regfile|start2[6].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N31
dffeas \my_regfile|start2[5].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~520 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~520_combout  = (\my_regfile|decoder3|d4|d1|and3~2_combout  & (\my_regfile|start2[5].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~520 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[23]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \my_regfile|start2[16].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \my_regfile|start2[15].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~525 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~525_combout  = (\my_regfile|decoder3|d5|d1|and1~1_combout  & (\my_regfile|start2[15].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~1_combout  & ((\my_regfile|start2[16].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~525 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[23]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N1
dffeas \my_regfile|start2[12].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N19
dffeas \my_regfile|start2[11].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~523 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~523_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[11].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~523 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[23]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N25
dffeas \my_regfile|start2[9].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N11
dffeas \my_regfile|start2[10].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~522 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~522_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~522 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[23]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N15
dffeas \my_regfile|start2[14].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N5
dffeas \my_regfile|start2[13].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~524 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~524_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & ((\my_regfile|start2[14].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~524 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[23]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~526 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~526_combout  = (\my_regfile|start5[0].trb2|out[23]~525_combout  & (\my_regfile|start5[0].trb2|out[23]~523_combout  & (\my_regfile|start5[0].trb2|out[23]~522_combout  & \my_regfile|start5[0].trb2|out[23]~524_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[23]~525_combout ),
	.datab(\my_regfile|start5[0].trb2|out[23]~523_combout ),
	.datac(\my_regfile|start5[0].trb2|out[23]~522_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~524_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~526 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[23]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N23
dffeas \my_regfile|start2[7].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N5
dffeas \my_regfile|start2[8].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~521 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~521_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~521 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[23]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N5
dffeas \my_regfile|start2[4].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~518 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~518_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & (((\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~518 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[23]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N1
dffeas \my_regfile|start2[2].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N27
dffeas \my_regfile|start2[1].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~517 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~517_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~517 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[23]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~519 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~519_combout  = (\my_regfile|start5[0].trb2|out[23]~518_combout  & (\my_regfile|start5[0].trb2|out[23]~517_combout  & ((\my_regfile|start2[2].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[23]~518_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[23]~517_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~519 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[23]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~527 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~527_combout  = (\my_regfile|start5[0].trb2|out[23]~520_combout  & (\my_regfile|start5[0].trb2|out[23]~526_combout  & (\my_regfile|start5[0].trb2|out[23]~521_combout  & \my_regfile|start5[0].trb2|out[23]~519_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[23]~520_combout ),
	.datab(\my_regfile|start5[0].trb2|out[23]~526_combout ),
	.datac(\my_regfile|start5[0].trb2|out[23]~521_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~519_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~527 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[23]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~537 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~537_combout  = (\my_regfile|start5[0].trb2|out[23]~536_combout  & (\my_regfile|start5[0].trb2|out[23]~532_combout  & \my_regfile|start5[0].trb2|out[23]~527_combout ))

	.dataa(\my_regfile|start5[0].trb2|out[23]~536_combout ),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[23]~532_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~527_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~537 .lut_mask = 16'hA000;
defparam \my_regfile|start5[0].trb2|out[23]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \my_processor|mux32_1|start[23].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[23].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[23]~537_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~537_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[23].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[23].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N27
dffeas \my_regfile|start2[11].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N21
dffeas \my_regfile|start2[12].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~502 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~502_combout  = (\my_regfile|start2[11].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~502 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[22]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N21
dffeas \my_regfile|start2[14].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~503 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~503_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & ((\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~503 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[22]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N25
dffeas \my_regfile|start2[10].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N7
dffeas \my_regfile|start2[9].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~501 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~501_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~501 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[22]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \my_regfile|start2[15].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N23
dffeas \my_regfile|start2[16].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~504 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~504_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~504 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[22]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~505 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~505_combout  = (\my_regfile|start5[0].trb2|out[22]~502_combout  & (\my_regfile|start5[0].trb2|out[22]~503_combout  & (\my_regfile|start5[0].trb2|out[22]~501_combout  & \my_regfile|start5[0].trb2|out[22]~504_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[22]~502_combout ),
	.datab(\my_regfile|start5[0].trb2|out[22]~503_combout ),
	.datac(\my_regfile|start5[0].trb2|out[22]~501_combout ),
	.datad(\my_regfile|start5[0].trb2|out[22]~504_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~505 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[22]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N31
dffeas \my_regfile|start2[6].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N21
dffeas \my_regfile|start2[5].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \my_regfile|start5[5].trb2|out[22]~4 (
// Equation(s):
// \my_regfile|start5[5].trb2|out[22]~4_combout  = (\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and1~5_combout ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout ))

	.dataa(\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datac(gnd),
	.datad(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[5].trb2|out[22]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[5].trb2|out[22]~4 .lut_mask = 16'hBBFF;
defparam \my_regfile|start5[5].trb2|out[22]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N15
dffeas \my_regfile|start2[7].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N1
dffeas \my_regfile|start2[8].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~499 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~499_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~499 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[22]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~500 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~500_combout  = (\my_regfile|start5[5].trb2|out[22]~4_combout  & (\my_regfile|start5[0].trb2|out[22]~499_combout  & ((\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start5[5].trb2|out[22]~4_combout ),
	.datad(\my_regfile|start5[0].trb2|out[22]~499_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~500 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[22]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N27
dffeas \my_regfile|start2[25].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N13
dffeas \my_regfile|start2[26].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~511 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~511_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~511 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[22]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N31
dffeas \my_regfile|start2[28].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N17
dffeas \my_regfile|start2[27].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~512 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~512_combout  = (\my_regfile|start2[28].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|start2[27].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~512 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[22]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N17
dffeas \my_regfile|start2[31].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N11
dffeas \my_regfile|start2[30].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~513 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~513_combout  = (\my_regfile|start2[31].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~513 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[22]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N19
dffeas \my_regfile|start2[29].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~514 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~514_combout  = (\my_regfile|start5[0].trb2|out[22]~513_combout  & ((\my_regfile|start2[29].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(gnd),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start5[0].trb2|out[22]~513_combout ),
	.datad(\my_regfile|start2[29].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~514 .lut_mask = 16'hF030;
defparam \my_regfile|start5[0].trb2|out[22]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N3
dffeas \my_regfile|start2[21].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \my_regfile|start2[22].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~508 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~508_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datad(\my_regfile|start2[22].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~508 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[22]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \my_regfile|start2[24].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N3
dffeas \my_regfile|start2[23].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~509 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~509_combout  = (\my_regfile|start2[24].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~509 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[22]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneive_lcell_comb \my_regfile|start2[19].reg32_2|start[22].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[19].reg32_2|start[22].dff1|q~feeder_combout  = \my_processor|mux32_2|start[22].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[19].reg32_2|start[22].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[22].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[19].reg32_2|start[22].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N23
dffeas \my_regfile|start2[19].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[19].reg32_2|start[22].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N21
dffeas \my_regfile|start2[20].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~507 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~507_combout  = (\my_regfile|start2[19].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|start2[20].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~507 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[22]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \my_regfile|start2[17].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N27
dffeas \my_regfile|start2[18].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~506 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~506_combout  = (\my_regfile|start2[17].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~506 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[22]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~510 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~510_combout  = (\my_regfile|start5[0].trb2|out[22]~508_combout  & (\my_regfile|start5[0].trb2|out[22]~509_combout  & (\my_regfile|start5[0].trb2|out[22]~507_combout  & \my_regfile|start5[0].trb2|out[22]~506_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[22]~508_combout ),
	.datab(\my_regfile|start5[0].trb2|out[22]~509_combout ),
	.datac(\my_regfile|start5[0].trb2|out[22]~507_combout ),
	.datad(\my_regfile|start5[0].trb2|out[22]~506_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~510 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[22]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~515 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~515_combout  = (\my_regfile|start5[0].trb2|out[22]~511_combout  & (\my_regfile|start5[0].trb2|out[22]~512_combout  & (\my_regfile|start5[0].trb2|out[22]~514_combout  & \my_regfile|start5[0].trb2|out[22]~510_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[22]~511_combout ),
	.datab(\my_regfile|start5[0].trb2|out[22]~512_combout ),
	.datac(\my_regfile|start5[0].trb2|out[22]~514_combout ),
	.datad(\my_regfile|start5[0].trb2|out[22]~510_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~515 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[22]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N7
dffeas \my_regfile|start2[1].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~496 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~496_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[1].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~2_combout ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~496 .lut_mask = 16'h00BF;
defparam \my_regfile|start5[0].trb2|out[22]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N13
dffeas \my_regfile|start2[2].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y26_N3
dffeas \my_regfile|start2[3].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y26_N17
dffeas \my_regfile|start2[4].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~497 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~497_combout  = (\my_regfile|start2[3].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~497 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[22]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~498 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~498_combout  = (\my_regfile|start5[0].trb2|out[22]~496_combout  & (\my_regfile|start5[0].trb2|out[22]~497_combout  & ((\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[22]~496_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[22]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~498 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[22]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~516 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~516_combout  = (\my_regfile|start5[0].trb2|out[22]~505_combout  & (\my_regfile|start5[0].trb2|out[22]~500_combout  & (\my_regfile|start5[0].trb2|out[22]~515_combout  & \my_regfile|start5[0].trb2|out[22]~498_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[22]~505_combout ),
	.datab(\my_regfile|start5[0].trb2|out[22]~500_combout ),
	.datac(\my_regfile|start5[0].trb2|out[22]~515_combout ),
	.datad(\my_regfile|start5[0].trb2|out[22]~498_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~516 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[22]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \my_processor|mux32_1|start[22].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[22].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[22]~516_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[22]~516_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[22].mux0|or_1~0 .lut_mask = 16'hCFC5;
defparam \my_processor|mux32_1|start[22].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \my_processor|alu_1|Add0~42 (
// Equation(s):
// \my_processor|alu_1|Add0~42_combout  = (\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[21]~784_combout  & (\my_processor|alu_1|Add0~41  & VCC)) # (!\my_regfile|start4[0].trb1|out[21]~784_combout  & 
// (!\my_processor|alu_1|Add0~41 )))) # (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[21]~784_combout  & (!\my_processor|alu_1|Add0~41 )) # (!\my_regfile|start4[0].trb1|out[21]~784_combout  & 
// ((\my_processor|alu_1|Add0~41 ) # (GND)))))
// \my_processor|alu_1|Add0~43  = CARRY((\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[21]~784_combout  & !\my_processor|alu_1|Add0~41 )) # (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~41 ) # (!\my_regfile|start4[0].trb1|out[21]~784_combout ))))

	.dataa(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~784_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~41 ),
	.combout(\my_processor|alu_1|Add0~42_combout ),
	.cout(\my_processor|alu_1|Add0~43 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \my_processor|alu_1|Add0~44 (
// Equation(s):
// \my_processor|alu_1|Add0~44_combout  = ((\my_regfile|start4[0].trb1|out[22]~803_combout  $ (\my_processor|mux32_1|start[22].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~43 )))) # (GND)
// \my_processor|alu_1|Add0~45  = CARRY((\my_regfile|start4[0].trb1|out[22]~803_combout  & ((\my_processor|mux32_1|start[22].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~43 ))) # (!\my_regfile|start4[0].trb1|out[22]~803_combout  & 
// (\my_processor|mux32_1|start[22].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~43 )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~803_combout ),
	.datab(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~43 ),
	.combout(\my_processor|alu_1|Add0~44_combout ),
	.cout(\my_processor|alu_1|Add0~45 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N4
cycloneive_lcell_comb \my_processor|mux32_2|start[22].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[22].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector31~11_combout  & ((\my_regfile|start4[0].trb1|out[22]~803_combout ) # ((\my_processor|mux32_1|start[22].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Selector31~10_combout 
// )))) # (!\my_processor|alu_1|Selector31~11_combout  & (\my_regfile|start4[0].trb1|out[22]~803_combout  & (\my_processor|alu_1|Selector31~10_combout  & \my_processor|mux32_1|start[22].mux0|or_1~0_combout )))

	.dataa(\my_processor|alu_1|Selector31~11_combout ),
	.datab(\my_regfile|start4[0].trb1|out[22]~803_combout ),
	.datac(\my_processor|alu_1|Selector31~10_combout ),
	.datad(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[22].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[22].mux0|or_1~2 .lut_mask = 16'hEA8A;
defparam \my_processor|mux32_2|start[22].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N31
dffeas \my_regfile|start2[27].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N9
dffeas \my_regfile|start2[28].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~555 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~555_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~555 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[24]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \my_regfile|start2[26].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \my_regfile|start2[25].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~554 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~554_combout  = (\my_regfile|start2[26].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[25].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~554 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[24]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N29
dffeas \my_regfile|start2[31].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N7
dffeas \my_regfile|start2[30].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~556 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~556_combout  = (\my_regfile|start2[31].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~556 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[24]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N1
dffeas \my_regfile|start2[29].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~557 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~557_combout  = (\my_regfile|start5[0].trb2|out[24]~556_combout  & ((\my_regfile|start2[29].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[24]~556_combout ),
	.datad(\my_regfile|start2[29].reg32_2|start[24].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~557 .lut_mask = 16'hF050;
defparam \my_regfile|start5[0].trb2|out[24]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N3
dffeas \my_regfile|start2[23].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y24_N1
dffeas \my_regfile|start2[24].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~552 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~552_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[23].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~552 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[24]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N15
dffeas \my_regfile|start2[19].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N29
dffeas \my_regfile|start2[20].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~550 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~550_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[19].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~550 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[24]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \my_regfile|start2[21].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \my_regfile|start2[22].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~551 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~551_combout  = (\my_regfile|start2[21].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~551 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[24]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N15
dffeas \my_regfile|start2[17].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N9
dffeas \my_regfile|start2[18].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~549 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~549_combout  = (\my_regfile|decoder3|d6|d2|and2~0_combout  & (\my_regfile|start2[18].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and2~0_combout  & ((\my_regfile|start2[17].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~549 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[24]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~553 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~553_combout  = (\my_regfile|start5[0].trb2|out[24]~552_combout  & (\my_regfile|start5[0].trb2|out[24]~550_combout  & (\my_regfile|start5[0].trb2|out[24]~551_combout  & \my_regfile|start5[0].trb2|out[24]~549_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[24]~552_combout ),
	.datab(\my_regfile|start5[0].trb2|out[24]~550_combout ),
	.datac(\my_regfile|start5[0].trb2|out[24]~551_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~549_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~553 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[24]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~558 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~558_combout  = (\my_regfile|start5[0].trb2|out[24]~555_combout  & (\my_regfile|start5[0].trb2|out[24]~554_combout  & (\my_regfile|start5[0].trb2|out[24]~557_combout  & \my_regfile|start5[0].trb2|out[24]~553_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[24]~555_combout ),
	.datab(\my_regfile|start5[0].trb2|out[24]~554_combout ),
	.datac(\my_regfile|start5[0].trb2|out[24]~557_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~553_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~558 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[24]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
cycloneive_lcell_comb \my_regfile|start2[5].reg32_2|start[24].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[5].reg32_2|start[24].dff1|q~feeder_combout  = \my_processor|mux32_2|start[24].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[5].reg32_2|start[24].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[24].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[5].reg32_2|start[24].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N29
dffeas \my_regfile|start2[5].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[5].reg32_2|start[24].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~541 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~541_combout  = (\my_regfile|start2[6].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and3~2_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~2_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~541 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[24]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N29
dffeas \my_regfile|start2[9].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N15
dffeas \my_regfile|start2[10].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~543 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~543_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~543 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[24]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N15
dffeas \my_regfile|start2[11].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \my_regfile|start2[12].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~544 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~544_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~544 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[24]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N7
dffeas \my_regfile|start2[15].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N25
dffeas \my_regfile|start2[16].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~546 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~546_combout  = (\my_regfile|start2[15].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[15].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and1~1_combout  & ((\my_regfile|start2[16].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~546 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[24]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N31
dffeas \my_regfile|start2[13].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N29
dffeas \my_regfile|start2[14].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~545 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~545_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & (((\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~545 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[24]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~547 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~547_combout  = (\my_regfile|start5[0].trb2|out[24]~543_combout  & (\my_regfile|start5[0].trb2|out[24]~544_combout  & (\my_regfile|start5[0].trb2|out[24]~546_combout  & \my_regfile|start5[0].trb2|out[24]~545_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[24]~543_combout ),
	.datab(\my_regfile|start5[0].trb2|out[24]~544_combout ),
	.datac(\my_regfile|start5[0].trb2|out[24]~546_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~545_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~547 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[24]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N23
dffeas \my_regfile|start2[1].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~538 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~538_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~538 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[24]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N29
dffeas \my_regfile|start2[2].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \my_regfile|start2[3].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \my_regfile|start2[4].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~539 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~539_combout  = (\my_regfile|start2[3].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~539 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[24]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~540 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~540_combout  = (\my_regfile|start5[0].trb2|out[24]~538_combout  & (\my_regfile|start5[0].trb2|out[24]~539_combout  & ((\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[24]~538_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[24]~539_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~540 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[24]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N27
dffeas \my_regfile|start2[7].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N21
dffeas \my_regfile|start2[8].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~542 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~542_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~542 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[24]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~548 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~548_combout  = (\my_regfile|start5[0].trb2|out[24]~541_combout  & (\my_regfile|start5[0].trb2|out[24]~547_combout  & (\my_regfile|start5[0].trb2|out[24]~540_combout  & \my_regfile|start5[0].trb2|out[24]~542_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[24]~541_combout ),
	.datab(\my_regfile|start5[0].trb2|out[24]~547_combout ),
	.datac(\my_regfile|start5[0].trb2|out[24]~540_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~542_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~548 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[24]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~559 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~559_combout  = (\my_regfile|start5[0].trb2|out[24]~558_combout  & \my_regfile|start5[0].trb2|out[24]~548_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[24]~558_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~548_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~559 .lut_mask = 16'hF000;
defparam \my_regfile|start5[0].trb2|out[24]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \my_processor|mux32_1|start[24].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[24].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[24]~559_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_processor|or_3~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~559_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[24].mux0|or_1~0 .lut_mask = 16'hDD8D;
defparam \my_processor|mux32_1|start[24].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \my_processor|alu_1|Add0~46 (
// Equation(s):
// \my_processor|alu_1|Add0~46_combout  = (\my_regfile|start4[0].trb1|out[23]~765_combout  & ((\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~45  & VCC)) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~45 )))) # (!\my_regfile|start4[0].trb1|out[23]~765_combout  & ((\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~45 )) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~45 ) # (GND)))))
// \my_processor|alu_1|Add0~47  = CARRY((\my_regfile|start4[0].trb1|out[23]~765_combout  & (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~45 )) # (!\my_regfile|start4[0].trb1|out[23]~765_combout  & 
// ((!\my_processor|alu_1|Add0~45 ) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.datab(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~45 ),
	.combout(\my_processor|alu_1|Add0~46_combout ),
	.cout(\my_processor|alu_1|Add0~47 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \my_processor|alu_1|Add0~48 (
// Equation(s):
// \my_processor|alu_1|Add0~48_combout  = ((\my_regfile|start4[0].trb1|out[24]~670_combout  $ (\my_processor|mux32_1|start[24].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~47 )))) # (GND)
// \my_processor|alu_1|Add0~49  = CARRY((\my_regfile|start4[0].trb1|out[24]~670_combout  & ((\my_processor|mux32_1|start[24].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~47 ))) # (!\my_regfile|start4[0].trb1|out[24]~670_combout  & 
// (\my_processor|mux32_1|start[24].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~47 )))

	.dataa(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.datab(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~47 ),
	.combout(\my_processor|alu_1|Add0~48_combout ),
	.cout(\my_processor|alu_1|Add0~49 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[24].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[24].mux0|or_1~4_combout  = (\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|alu_1|Selector29~10_combout  & ((\my_regfile|start4[0].trb1|out[24]~670_combout ) # (\my_processor|mux32_1|start[24].mux0|or_1~0_combout 
// ))) # (!\my_processor|alu_1|Selector29~10_combout  & (\my_regfile|start4[0].trb1|out[24]~670_combout  & \my_processor|mux32_1|start[24].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector29~9_combout  & (\my_processor|alu_1|Selector29~10_combout ))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_processor|alu_1|Selector29~10_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.datad(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[24].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[24].mux0|or_1~4 .lut_mask = 16'hECC4;
defparam \my_processor|mux32_2|start[24].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneive_lcell_comb \my_regfile|start2[17].reg32_2|start[20].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[17].reg32_2|start[20].dff1|q~feeder_combout  = \my_processor|mux32_2|start[20].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[17].reg32_2|start[20].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[20].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[17].reg32_2|start[20].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N13
dffeas \my_regfile|start2[17].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[17].reg32_2|start[20].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[20].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[20].dff1|q~feeder_combout  = \my_processor|mux32_2|start[20].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[20].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[20].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[18].reg32_2|start[20].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N19
dffeas \my_regfile|start2[18].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[20].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~813 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~813_combout  = (\my_regfile|start2[17].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~813_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~813 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[20]~813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N31
dffeas \my_regfile|start2[19].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N25
dffeas \my_regfile|start2[20].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~814 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~814_combout  = (\my_regfile|start2[19].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and1~4_combout  & ((\my_regfile|start2[20].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~814_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~814 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[20]~814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N13
dffeas \my_regfile|start2[21].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y24_N27
dffeas \my_regfile|start2[22].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~815 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~815_combout  = (\my_regfile|start2[21].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~4_combout  & ((\my_regfile|start2[22].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~815_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~815 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[20]~815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N19
dffeas \my_regfile|start2[23].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N1
dffeas \my_regfile|start2[24].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~816 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~816_combout  = (\my_regfile|start2[23].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~816_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~816 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[20]~816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~817 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~817_combout  = (\my_regfile|start4[0].trb1|out[20]~813_combout  & (\my_regfile|start4[0].trb1|out[20]~814_combout  & (\my_regfile|start4[0].trb1|out[20]~815_combout  & \my_regfile|start4[0].trb1|out[20]~816_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[20]~813_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~814_combout ),
	.datac(\my_regfile|start4[0].trb1|out[20]~815_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~816_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~817_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~817 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[20]~817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N5
dffeas \my_regfile|start2[10].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N27
dffeas \my_regfile|start2[9].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~808 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~808_combout  = (\my_regfile|decoder2|d5|d2|and3~4_combout  & (\my_regfile|start2[9].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~4_combout  & ((\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~808_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~808 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[20]~808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N27
dffeas \my_regfile|start2[14].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N5
dffeas \my_regfile|start2[13].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~810 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~810_combout  = (\my_regfile|start2[14].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~810_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~810 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[20]~810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N27
dffeas \my_regfile|start2[16].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \my_regfile|start2[15].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~811 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~811_combout  = (\my_regfile|start2[16].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[16].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and4~4_combout  & ((\my_regfile|start2[15].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~811_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~811 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[20]~811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N27
dffeas \my_regfile|start2[12].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N25
dffeas \my_regfile|start2[11].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~809 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~809_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & (((\my_regfile|start2[11].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~809_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~809 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[20]~809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~812 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~812_combout  = (\my_regfile|start4[0].trb1|out[20]~808_combout  & (\my_regfile|start4[0].trb1|out[20]~810_combout  & (\my_regfile|start4[0].trb1|out[20]~811_combout  & \my_regfile|start4[0].trb1|out[20]~809_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[20]~808_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~810_combout ),
	.datac(\my_regfile|start4[0].trb1|out[20]~811_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~809_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~812_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~812 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[20]~812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N17
dffeas \my_regfile|start2[1].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N3
dffeas \my_regfile|start2[2].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~247 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~247_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\my_regfile|start2[1].reg32_2|start[20].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|start2[2].reg32_2|start[20].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|start2[1].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start2[2].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~247 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~958 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~958_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # 
// (\my_regfile|start4[0].trb1|out[20]~247_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|start4[0].trb1|out[20]~247_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~958_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~958 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[20]~958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N9
dffeas \my_regfile|start2[7].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N31
dffeas \my_regfile|start2[8].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~806 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~806_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~806_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~806 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[20]~806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N3
dffeas \my_regfile|start2[6].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~805 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~805_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start2[6].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~805_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~805 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[20]~805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N21
dffeas \my_regfile|start2[4].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \my_regfile|start2[3].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~804 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~804_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & (((\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~804_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~804 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[20]~804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~807 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~807_combout  = (\my_regfile|start4[0].trb1|out[20]~958_combout  & (\my_regfile|start4[0].trb1|out[20]~806_combout  & (\my_regfile|start4[0].trb1|out[20]~805_combout  & \my_regfile|start4[0].trb1|out[20]~804_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[20]~958_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~806_combout ),
	.datac(\my_regfile|start4[0].trb1|out[20]~805_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~804_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~807_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~807 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[20]~807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N15
dffeas \my_regfile|start2[29].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N15
dffeas \my_regfile|start2[27].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[20]~24 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[20]~24_combout  = ((\my_regfile|start2[27].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and1~4_combout ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|start2[27].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[20]~24 .lut_mask = 16'hDFFF;
defparam \my_regfile|start4[27].trb1|out[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N7
dffeas \my_regfile|start2[28].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N19
dffeas \my_regfile|start2[26].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N9
dffeas \my_regfile|start2[25].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~818 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~818_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~818_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~818 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[20]~818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~819 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~819_combout  = (\my_regfile|start4[27].trb1|out[20]~24_combout  & (\my_regfile|start4[0].trb1|out[20]~818_combout  & ((\my_regfile|start2[28].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[20]~24_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[20]~818_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~819_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~819 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[20]~819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N27
dffeas \my_regfile|start2[30].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N1
dffeas \my_regfile|start2[31].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~820 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~820_combout  = (\my_regfile|start2[30].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[30].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~820_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~820 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[20]~820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~821 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~821_combout  = (\my_regfile|start4[0].trb1|out[20]~819_combout  & (\my_regfile|start4[0].trb1|out[20]~820_combout  & ((\my_regfile|start2[29].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start4[0].trb1|out[20]~819_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~820_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~821_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~821 .lut_mask = 16'hB000;
defparam \my_regfile|start4[0].trb1|out[20]~821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~822 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~822_combout  = (\my_regfile|start4[0].trb1|out[20]~817_combout  & (\my_regfile|start4[0].trb1|out[20]~812_combout  & (\my_regfile|start4[0].trb1|out[20]~807_combout  & \my_regfile|start4[0].trb1|out[20]~821_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[20]~817_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~812_combout ),
	.datac(\my_regfile|start4[0].trb1|out[20]~807_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~821_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~822_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~822 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[20]~822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~75 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[18]~879_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[20]~822_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[18]~879_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~822_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~75 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~72 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[17]~860_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[19]~841_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[19]~841_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~860_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~72 .lut_mask = 16'hF0CC;
defparam \my_processor|alu_1|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~76 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~72_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~75_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~75_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~76 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~87 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[22]~803_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[24]~670_combout )))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[22]~803_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~87 .lut_mask = 16'hCCF0;
defparam \my_processor|alu_1|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~84 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[21]~784_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[23]~765_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~784_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~84 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~88 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~84_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~87_combout ))

	.dataa(\my_processor|alu_1|ShiftLeft0~87_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~88 .lut_mask = 16'hE2E2;
defparam \my_processor|alu_1|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneive_lcell_comb \my_processor|mux32_2|start[24].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[24].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector24~0_combout  & ((\my_processor|alu_1|Selector24~1_combout  & (\my_processor|alu_1|ShiftLeft0~76_combout )) # (!\my_processor|alu_1|Selector24~1_combout  & 
// ((\my_processor|alu_1|ShiftLeft0~88_combout ))))) # (!\my_processor|alu_1|Selector24~0_combout  & (\my_processor|alu_1|Selector24~1_combout ))

	.dataa(\my_processor|alu_1|Selector24~0_combout ),
	.datab(\my_processor|alu_1|Selector24~1_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~76_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[24].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[24].mux0|or_1~0 .lut_mask = 16'hE6C4;
defparam \my_processor|mux32_2|start[24].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~63 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[14]~499_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[16]~898_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[16]~898_combout ),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[14]~499_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~63 .lut_mask = 16'hEE44;
defparam \my_processor|alu_1|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~64 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~59_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~63_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~63_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~64 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~41 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[9]~556_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[11]~537_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[11]~537_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~556_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~41 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~45 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[10]~575_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[12]~518_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[10]~575_combout ),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[12]~518_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~45 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~46 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~41_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~45_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~41_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~46 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~65 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~46_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~64_combout ))

	.dataa(\my_processor|alu_1|ShiftLeft0~64_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~65 .lut_mask = 16'hEE22;
defparam \my_processor|alu_1|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~21 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~21_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~21 .lut_mask = 16'h0011;
defparam \my_processor|alu_1|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~29 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[6]~404_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[8]~594_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~29 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~30 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~26_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~29_combout )))

	.dataa(\my_processor|alu_1|ShiftLeft0~26_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|alu_1|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~30 .lut_mask = 16'hAFA0;
defparam \my_processor|alu_1|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~13 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[2]~366_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[4]~442_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[4]~442_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~13 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~12 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[1]~327_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[3]~347_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.datad(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~12 .lut_mask = 16'hA820;
defparam \my_processor|alu_1|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~14 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~14_combout  = (\my_processor|alu_1|ShiftLeft0~12_combout ) # ((\my_processor|alu_1|ShiftLeft0~13_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftLeft0~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|alu_1|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~14 .lut_mask = 16'hFF0C;
defparam \my_processor|alu_1|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~31 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~14_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~30_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~30_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~31 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~32 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftLeft0~21_combout  & (\my_regfile|start4[0].trb1|out[0]~307_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (((\my_processor|alu_1|ShiftLeft0~31_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_1|ShiftLeft0~21_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~32 .lut_mask = 16'hD580;
defparam \my_processor|alu_1|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneive_lcell_comb \my_processor|mux32_2|start[24].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[24].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector24~0_combout  & (\my_processor|mux32_2|start[24].mux0|or_1~0_combout )) # (!\my_processor|alu_1|Selector24~0_combout  & 
// ((\my_processor|mux32_2|start[24].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~32_combout ))) # (!\my_processor|mux32_2|start[24].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~65_combout ))))

	.dataa(\my_processor|alu_1|Selector24~0_combout ),
	.datab(\my_processor|mux32_2|start[24].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~65_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[24].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[24].mux0|or_1~1 .lut_mask = 16'hDC98;
defparam \my_processor|mux32_2|start[24].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector29~6 (
// Equation(s):
// \my_processor|alu_1|Selector29~6_combout  = (\my_processor|mux5_01|start[2].m3|and_1~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|mux5_01|start[0].m3|or_1~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~6 .lut_mask = 16'hF300;
defparam \my_processor|alu_1|Selector29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~91 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|alu_1|ShiftRight0~18_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~91 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \my_processor|alu_1|Add1~34 (
// Equation(s):
// \my_processor|alu_1|Add1~34_combout  = (\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[17]~860_combout  & (!\my_processor|alu_1|Add1~33 )) # (!\my_regfile|start4[0].trb1|out[17]~860_combout  & 
// ((\my_processor|alu_1|Add1~33 ) # (GND))))) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[17]~860_combout  & (\my_processor|alu_1|Add1~33  & VCC)) # (!\my_regfile|start4[0].trb1|out[17]~860_combout  & 
// (!\my_processor|alu_1|Add1~33 ))))
// \my_processor|alu_1|Add1~35  = CARRY((\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & ((!\my_processor|alu_1|Add1~33 ) # (!\my_regfile|start4[0].trb1|out[17]~860_combout ))) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[17]~860_combout  & !\my_processor|alu_1|Add1~33 )))

	.dataa(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[17]~860_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~33 ),
	.combout(\my_processor|alu_1|Add1~34_combout ),
	.cout(\my_processor|alu_1|Add1~35 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~34 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \my_processor|alu_1|Add1~36 (
// Equation(s):
// \my_processor|alu_1|Add1~36_combout  = ((\my_regfile|start4[0].trb1|out[18]~879_combout  $ (\my_processor|mux32_1|start[18].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~35 )))) # (GND)
// \my_processor|alu_1|Add1~37  = CARRY((\my_regfile|start4[0].trb1|out[18]~879_combout  & ((!\my_processor|alu_1|Add1~35 ) # (!\my_processor|mux32_1|start[18].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[18]~879_combout  & 
// (!\my_processor|mux32_1|start[18].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~35 )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~879_combout ),
	.datab(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~35 ),
	.combout(\my_processor|alu_1|Add1~36_combout ),
	.cout(\my_processor|alu_1|Add1~37 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~36 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \my_processor|alu_1|Add1~38 (
// Equation(s):
// \my_processor|alu_1|Add1~38_combout  = (\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[19]~841_combout  & (!\my_processor|alu_1|Add1~37 )) # (!\my_regfile|start4[0].trb1|out[19]~841_combout  & 
// ((\my_processor|alu_1|Add1~37 ) # (GND))))) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[19]~841_combout  & (\my_processor|alu_1|Add1~37  & VCC)) # (!\my_regfile|start4[0].trb1|out[19]~841_combout  & 
// (!\my_processor|alu_1|Add1~37 ))))
// \my_processor|alu_1|Add1~39  = CARRY((\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & ((!\my_processor|alu_1|Add1~37 ) # (!\my_regfile|start4[0].trb1|out[19]~841_combout ))) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[19]~841_combout  & !\my_processor|alu_1|Add1~37 )))

	.dataa(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~841_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~37 ),
	.combout(\my_processor|alu_1|Add1~38_combout ),
	.cout(\my_processor|alu_1|Add1~39 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~38 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \my_processor|alu_1|Add1~40 (
// Equation(s):
// \my_processor|alu_1|Add1~40_combout  = ((\my_regfile|start4[0].trb1|out[20]~822_combout  $ (\my_processor|mux32_1|start[20].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~39 )))) # (GND)
// \my_processor|alu_1|Add1~41  = CARRY((\my_regfile|start4[0].trb1|out[20]~822_combout  & ((!\my_processor|alu_1|Add1~39 ) # (!\my_processor|mux32_1|start[20].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[20]~822_combout  & 
// (!\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~39 )))

	.dataa(\my_regfile|start4[0].trb1|out[20]~822_combout ),
	.datab(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~39 ),
	.combout(\my_processor|alu_1|Add1~40_combout ),
	.cout(\my_processor|alu_1|Add1~41 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~40 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \my_processor|alu_1|Add1~42 (
// Equation(s):
// \my_processor|alu_1|Add1~42_combout  = (\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[21]~784_combout  & (!\my_processor|alu_1|Add1~41 )) # (!\my_regfile|start4[0].trb1|out[21]~784_combout  & 
// ((\my_processor|alu_1|Add1~41 ) # (GND))))) # (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[21]~784_combout  & (\my_processor|alu_1|Add1~41  & VCC)) # (!\my_regfile|start4[0].trb1|out[21]~784_combout  & 
// (!\my_processor|alu_1|Add1~41 ))))
// \my_processor|alu_1|Add1~43  = CARRY((\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & ((!\my_processor|alu_1|Add1~41 ) # (!\my_regfile|start4[0].trb1|out[21]~784_combout ))) # (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[21]~784_combout  & !\my_processor|alu_1|Add1~41 )))

	.dataa(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~784_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~41 ),
	.combout(\my_processor|alu_1|Add1~42_combout ),
	.cout(\my_processor|alu_1|Add1~43 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~42 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \my_processor|alu_1|Add1~44 (
// Equation(s):
// \my_processor|alu_1|Add1~44_combout  = ((\my_regfile|start4[0].trb1|out[22]~803_combout  $ (\my_processor|mux32_1|start[22].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~43 )))) # (GND)
// \my_processor|alu_1|Add1~45  = CARRY((\my_regfile|start4[0].trb1|out[22]~803_combout  & ((!\my_processor|alu_1|Add1~43 ) # (!\my_processor|mux32_1|start[22].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[22]~803_combout  & 
// (!\my_processor|mux32_1|start[22].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~43 )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~803_combout ),
	.datab(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~43 ),
	.combout(\my_processor|alu_1|Add1~44_combout ),
	.cout(\my_processor|alu_1|Add1~45 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~44 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \my_processor|alu_1|Add1~46 (
// Equation(s):
// \my_processor|alu_1|Add1~46_combout  = (\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[23]~765_combout  & (!\my_processor|alu_1|Add1~45 )) # (!\my_regfile|start4[0].trb1|out[23]~765_combout  & 
// ((\my_processor|alu_1|Add1~45 ) # (GND))))) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[23]~765_combout  & (\my_processor|alu_1|Add1~45  & VCC)) # (!\my_regfile|start4[0].trb1|out[23]~765_combout  & 
// (!\my_processor|alu_1|Add1~45 ))))
// \my_processor|alu_1|Add1~47  = CARRY((\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & ((!\my_processor|alu_1|Add1~45 ) # (!\my_regfile|start4[0].trb1|out[23]~765_combout ))) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[23]~765_combout  & !\my_processor|alu_1|Add1~45 )))

	.dataa(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~45 ),
	.combout(\my_processor|alu_1|Add1~46_combout ),
	.cout(\my_processor|alu_1|Add1~47 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~46 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \my_processor|alu_1|Add1~48 (
// Equation(s):
// \my_processor|alu_1|Add1~48_combout  = ((\my_regfile|start4[0].trb1|out[24]~670_combout  $ (\my_processor|mux32_1|start[24].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~47 )))) # (GND)
// \my_processor|alu_1|Add1~49  = CARRY((\my_regfile|start4[0].trb1|out[24]~670_combout  & ((!\my_processor|alu_1|Add1~47 ) # (!\my_processor|mux32_1|start[24].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[24]~670_combout  & 
// (!\my_processor|mux32_1|start[24].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~47 )))

	.dataa(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.datab(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~47 ),
	.combout(\my_processor|alu_1|Add1~48_combout ),
	.cout(\my_processor|alu_1|Add1~49 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~48 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneive_lcell_comb \my_processor|mux32_2|start[24].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[24].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector29~4_combout  & ((\my_processor|alu_1|ShiftRight0~91_combout ) # ((\my_processor|alu_1|Selector29~6_combout )))) # (!\my_processor|alu_1|Selector29~4_combout  & 
// (((!\my_processor|alu_1|Selector29~6_combout  & \my_processor|alu_1|Add1~48_combout ))))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~91_combout ),
	.datac(\my_processor|alu_1|Selector29~6_combout ),
	.datad(\my_processor|alu_1|Add1~48_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[24].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[24].mux0|or_1~2 .lut_mask = 16'hADA8;
defparam \my_processor|mux32_2|start[24].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[24].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[24].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector29~6_combout  & ((\my_processor|mux32_2|start[24].mux0|or_1~2_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # 
// (!\my_processor|mux32_2|start[24].mux0|or_1~2_combout  & ((\my_processor|mux32_2|start[24].mux0|or_1~1_combout ))))) # (!\my_processor|alu_1|Selector29~6_combout  & (((\my_processor|mux32_2|start[24].mux0|or_1~2_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datab(\my_processor|mux32_2|start[24].mux0|or_1~1_combout ),
	.datac(\my_processor|alu_1|Selector29~6_combout ),
	.datad(\my_processor|mux32_2|start[24].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[24].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[24].mux0|or_1~3 .lut_mask = 16'hAFC0;
defparam \my_processor|mux32_2|start[24].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \my_processor|mux32_2|start[24].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[24].mux0|or_1~5_combout  = (\my_processor|alu_1|Selector29~9_combout  & (((\my_processor|mux32_2|start[24].mux0|or_1~4_combout )))) # (!\my_processor|alu_1|Selector29~9_combout  & 
// ((\my_processor|mux32_2|start[24].mux0|or_1~4_combout  & (\my_processor|alu_1|Add0~48_combout )) # (!\my_processor|mux32_2|start[24].mux0|or_1~4_combout  & ((\my_processor|mux32_2|start[24].mux0|or_1~3_combout )))))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_processor|alu_1|Add0~48_combout ),
	.datac(\my_processor|mux32_2|start[24].mux0|or_1~4_combout ),
	.datad(\my_processor|mux32_2|start[24].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[24].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[24].mux0|or_1~5 .lut_mask = 16'hE5E0;
defparam \my_processor|mux32_2|start[24].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~770 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~770_combout  = ((\my_regfile|start5[0].trb2|out[24]~558_combout  & \my_regfile|start5[0].trb2|out[24]~548_combout )) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[24]~558_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[24]~548_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~770_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~770 .lut_mask = 16'hDD55;
defparam \my_regfile|start5[0].trb2|out[24]~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[25]~771_combout ,\my_regfile|start5[0].trb2|out[24]~770_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \my_processor|mux32_1|start[25].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[25].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[25]~580_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_processor|or_3~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[25]~580_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[25].mux0|or_1~0 .lut_mask = 16'hDD8D;
defparam \my_processor|mux32_1|start[25].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N1
dffeas \my_regfile|start2[29].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N17
dffeas \my_regfile|start2[31].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N7
dffeas \my_regfile|start2[30].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~630 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~630_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and2~4_combout  & (((\my_regfile|start2[31].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start2[30].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~630 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[25]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N1
dffeas \my_regfile|start2[27].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[25]~14 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[25]~14_combout  = (((\my_regfile|start2[27].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[25]~14 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N19
dffeas \my_regfile|start2[28].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N23
dffeas \my_regfile|start2[25].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \my_regfile|start2[26].reg32_2|start[25].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[26].reg32_2|start[25].dff1|q~feeder_combout  = \my_processor|mux32_2|start[25].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[26].reg32_2|start[25].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[25].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[26].reg32_2|start[25].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N17
dffeas \my_regfile|start2[26].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[26].reg32_2|start[25].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~628 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~628_combout  = (\my_regfile|start2[25].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|start2[26].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~628 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[25]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~629 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~629_combout  = (\my_regfile|start4[27].trb1|out[25]~14_combout  & (\my_regfile|start4[0].trb1|out[25]~628_combout  & ((\my_regfile|start2[28].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[25]~14_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[25]~628_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~629 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[25]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~631 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~631_combout  = (\my_regfile|start4[0].trb1|out[25]~630_combout  & (\my_regfile|start4[0].trb1|out[25]~629_combout  & ((\my_regfile|start2[29].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start4[0].trb1|out[25]~630_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~629_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~631 .lut_mask = 16'hB000;
defparam \my_regfile|start4[0].trb1|out[25]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N21
dffeas \my_regfile|start2[10].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N27
dffeas \my_regfile|start2[9].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~618 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~618_combout  = (\my_regfile|decoder2|d5|d2|and3~4_combout  & (\my_regfile|start2[9].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~4_combout  & ((\my_regfile|start2[10].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~618 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[25]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N9
dffeas \my_regfile|start2[12].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N23
dffeas \my_regfile|start2[11].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~619 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~619_combout  = (\my_regfile|start2[12].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~619 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[25]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N13
dffeas \my_regfile|start2[14].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N19
dffeas \my_regfile|start2[13].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~620 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~620_combout  = (\my_regfile|start2[14].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~620 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[25]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N5
dffeas \my_regfile|start2[16].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N27
dffeas \my_regfile|start2[15].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~621 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~621_combout  = (\my_regfile|start2[16].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout )))) # 
// (!\my_regfile|start2[16].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and4~4_combout  & ((\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~621 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[25]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~622 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~622_combout  = (\my_regfile|start4[0].trb1|out[25]~618_combout  & (\my_regfile|start4[0].trb1|out[25]~619_combout  & (\my_regfile|start4[0].trb1|out[25]~620_combout  & \my_regfile|start4[0].trb1|out[25]~621_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[25]~618_combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~619_combout ),
	.datac(\my_regfile|start4[0].trb1|out[25]~620_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~621_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~622 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[25]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N17
dffeas \my_regfile|start2[6].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~615 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~615_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~615 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[25]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N5
dffeas \my_regfile|start2[2].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N11
dffeas \my_regfile|start2[1].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~157 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~157_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[25].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~157 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[25]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~948 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~948_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_regfile|start4[0].trb1|out[25]~157_combout ) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start4[0].trb1|out[25]~157_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~948_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~948 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[25]~948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N23
dffeas \my_regfile|start2[4].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N13
dffeas \my_regfile|start2[3].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~614 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~614_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & (((\my_regfile|start2[3].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~614 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[25]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N5
dffeas \my_regfile|start2[7].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N3
dffeas \my_regfile|start2[8].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~616 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~616_combout  = (\my_regfile|decoder2|d5|d2|and4~4_combout  & (\my_regfile|start2[8].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~4_combout  & (((\my_regfile|start2[7].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~5_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~616 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[25]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~617 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~617_combout  = (\my_regfile|start4[0].trb1|out[25]~615_combout  & (\my_regfile|start4[0].trb1|out[25]~948_combout  & (\my_regfile|start4[0].trb1|out[25]~614_combout  & \my_regfile|start4[0].trb1|out[25]~616_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[25]~615_combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~948_combout ),
	.datac(\my_regfile|start4[0].trb1|out[25]~614_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~616_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~617 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[25]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N19
dffeas \my_regfile|start2[17].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N29
dffeas \my_regfile|start2[18].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~623 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~623_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~4_combout  & (((\my_regfile|start2[18].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~623 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[25]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N23
dffeas \my_regfile|start2[20].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N21
dffeas \my_regfile|start2[19].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~624 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~624_combout  = (\my_regfile|start2[20].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~4_combout  & ((\my_regfile|start2[19].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~624 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[25]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N21
dffeas \my_regfile|start2[22].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N27
dffeas \my_regfile|start2[21].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~625 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~625_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~4_combout  & ((\my_regfile|start2[22].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~625 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[25]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N21
dffeas \my_regfile|start2[24].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y24_N7
dffeas \my_regfile|start2[23].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~626 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~626_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~626 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[25]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~627 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~627_combout  = (\my_regfile|start4[0].trb1|out[25]~623_combout  & (\my_regfile|start4[0].trb1|out[25]~624_combout  & (\my_regfile|start4[0].trb1|out[25]~625_combout  & \my_regfile|start4[0].trb1|out[25]~626_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[25]~623_combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~624_combout ),
	.datac(\my_regfile|start4[0].trb1|out[25]~625_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~626_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~627 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[25]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~632 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~632_combout  = (\my_regfile|start4[0].trb1|out[25]~631_combout  & (\my_regfile|start4[0].trb1|out[25]~622_combout  & (\my_regfile|start4[0].trb1|out[25]~617_combout  & \my_regfile|start4[0].trb1|out[25]~627_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[25]~631_combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~622_combout ),
	.datac(\my_regfile|start4[0].trb1|out[25]~617_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~627_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~632 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[25]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \my_processor|alu_1|Add0~50 (
// Equation(s):
// \my_processor|alu_1|Add0~50_combout  = (\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[25]~632_combout  & (\my_processor|alu_1|Add0~49  & VCC)) # (!\my_regfile|start4[0].trb1|out[25]~632_combout  & 
// (!\my_processor|alu_1|Add0~49 )))) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[25]~632_combout  & (!\my_processor|alu_1|Add0~49 )) # (!\my_regfile|start4[0].trb1|out[25]~632_combout  & 
// ((\my_processor|alu_1|Add0~49 ) # (GND)))))
// \my_processor|alu_1|Add0~51  = CARRY((\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[25]~632_combout  & !\my_processor|alu_1|Add0~49 )) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~49 ) # (!\my_regfile|start4[0].trb1|out[25]~632_combout ))))

	.dataa(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~49 ),
	.combout(\my_processor|alu_1|Add0~50_combout ),
	.cout(\my_processor|alu_1|Add0~51 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~66 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[15]~461_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[17]~860_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[17]~860_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~66 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~67 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~63_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~66_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~63_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~67 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~49 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[11]~537_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[13]~480_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[13]~480_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~537_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~49 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~50 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~45_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~49_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|alu_1|ShiftLeft0~49_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~50 .lut_mask = 16'hE4E4;
defparam \my_processor|alu_1|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~68 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~50_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~67_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~67_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~68 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~89 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~89_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[23]~765_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[25]~632_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~89 .lut_mask = 16'h5140;
defparam \my_processor|alu_1|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~90 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~90_combout  = (\my_processor|alu_1|ShiftLeft0~89_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|alu_1|ShiftLeft0~87_combout ))

	.dataa(\my_processor|alu_1|ShiftLeft0~89_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|alu_1|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~90 .lut_mask = 16'hFAAA;
defparam \my_processor|alu_1|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \my_processor|mux32_2|start[25].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[25].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector24~0_combout  & (!\my_processor|alu_1|Selector24~1_combout  & ((\my_processor|alu_1|ShiftLeft0~90_combout )))) # (!\my_processor|alu_1|Selector24~0_combout  & 
// ((\my_processor|alu_1|Selector24~1_combout ) # ((\my_processor|alu_1|ShiftLeft0~68_combout ))))

	.dataa(\my_processor|alu_1|Selector24~0_combout ),
	.datab(\my_processor|alu_1|Selector24~1_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~68_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[25].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[25].mux0|or_1~0 .lut_mask = 16'h7654;
defparam \my_processor|mux32_2|start[25].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~33 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[7]~385_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[9]~556_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~556_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~33 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~34 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~29_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~33_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~33_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~34 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~17 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[3]~347_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[5]~423_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[5]~423_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~17 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~18 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~17_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~17_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~18 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~35 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~18_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~34_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~34_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~35 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~36 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_processor|alu_1|Selector31~3_combout  & (\my_processor|alu_1|ShiftLeft0~6_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|alu_1|ShiftLeft0~35_combout ))))

	.dataa(\my_processor|alu_1|Selector31~3_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~6_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~35_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~36 .lut_mask = 16'h44F0;
defparam \my_processor|alu_1|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~78 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[19]~841_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[21]~784_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[21]~784_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|start4[0].trb1|out[19]~841_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~78 .lut_mask = 16'hFC0C;
defparam \my_processor|alu_1|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~79 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~75_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~78_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~75_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~79 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[25].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[25].mux0|or_1~1_combout  = (\my_processor|mux32_2|start[25].mux0|or_1~0_combout  & (((\my_processor|alu_1|ShiftLeft0~36_combout )) # (!\my_processor|alu_1|Selector24~1_combout ))) # 
// (!\my_processor|mux32_2|start[25].mux0|or_1~0_combout  & (\my_processor|alu_1|Selector24~1_combout  & ((\my_processor|alu_1|ShiftLeft0~79_combout ))))

	.dataa(\my_processor|mux32_2|start[25].mux0|or_1~0_combout ),
	.datab(\my_processor|alu_1|Selector24~1_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~36_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[25].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[25].mux0|or_1~1 .lut_mask = 16'hE6A2;
defparam \my_processor|mux32_2|start[25].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~13 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[27]~613_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[25]~632_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~13 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N1
dffeas \my_regfile|start2[9].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N31
dffeas \my_regfile|start2[10].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~637 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~637_combout  = (\my_regfile|decoder2|d5|d2|and3~4_combout  & (\my_regfile|start2[9].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~4_combout  & (((\my_regfile|start2[10].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~637 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[26]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N11
dffeas \my_regfile|start2[11].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N29
dffeas \my_regfile|start2[12].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~638 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~638_combout  = (\my_regfile|start2[11].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))) # 
// (!\my_regfile|start2[11].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~5_combout  & ((\my_regfile|start2[12].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~638 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[26]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N3
dffeas \my_regfile|start2[13].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N9
dffeas \my_regfile|start2[14].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~639 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~639_combout  = (\my_regfile|decoder2|d5|d1|and2~4_combout  & (\my_regfile|start2[14].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~4_combout  & (((\my_regfile|start2[13].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start2[14].reg32_2|start[26].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~639 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[26]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N23
dffeas \my_regfile|start2[15].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N29
dffeas \my_regfile|start2[16].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~640 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~640_combout  = (\my_regfile|start2[15].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~5_combout  & ((\my_regfile|start2[16].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~640 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[26]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~641 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~641_combout  = (\my_regfile|start4[0].trb1|out[26]~637_combout  & (\my_regfile|start4[0].trb1|out[26]~638_combout  & (\my_regfile|start4[0].trb1|out[26]~639_combout  & \my_regfile|start4[0].trb1|out[26]~640_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[26]~637_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~638_combout ),
	.datac(\my_regfile|start4[0].trb1|out[26]~639_combout ),
	.datad(\my_regfile|start4[0].trb1|out[26]~640_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~641 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[26]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N19
dffeas \my_regfile|start2[30].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N21
dffeas \my_regfile|start2[31].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~649 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~649_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and2~4_combout  & (((\my_regfile|start2[31].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~649 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[26]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N14
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[26].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[26].dff1|q~feeder_combout  = \my_processor|mux32_2|start[26].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[26].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[26].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[29].reg32_2|start[26].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N15
dffeas \my_regfile|start2[29].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[26].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N13
dffeas \my_regfile|start2[27].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[26]~15 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[26]~15_combout  = (((\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d5|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[26]~15 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N3
dffeas \my_regfile|start2[28].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N31
dffeas \my_regfile|start2[26].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N21
dffeas \my_regfile|start2[25].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~647 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~647_combout  = (\my_regfile|start2[26].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|start2[25].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~647 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[26]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~648 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~648_combout  = (\my_regfile|start4[27].trb1|out[26]~15_combout  & (\my_regfile|start4[0].trb1|out[26]~647_combout  & ((\my_regfile|start2[28].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|start4[27].trb1|out[26]~15_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[26]~647_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~648 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[26]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~650 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~650_combout  = (\my_regfile|start4[0].trb1|out[26]~649_combout  & (\my_regfile|start4[0].trb1|out[26]~648_combout  & ((\my_regfile|start2[29].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[26]~649_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[26]~648_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~650 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[26]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N27
dffeas \my_regfile|start2[1].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N1
dffeas \my_regfile|start2[2].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~166 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~166_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\my_regfile|start2[1].reg32_2|start[26].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|start2[2].reg32_2|start[26].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|start2[1].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start2[2].reg32_2|start[26].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~166 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[26]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~949 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~949_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # 
// (\my_regfile|start4[0].trb1|out[26]~166_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|start4[0].trb1|out[26]~166_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~949_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~949 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[26]~949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N31
dffeas \my_regfile|start2[4].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \my_regfile|start2[3].reg32_2|start[26].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[3].reg32_2|start[26].dff1|q~feeder_combout  = \my_processor|mux32_2|start[26].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[3].reg32_2|start[26].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[26].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[3].reg32_2|start[26].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \my_regfile|start2[3].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[3].reg32_2|start[26].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~633 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~633_combout  = (\my_regfile|start2[4].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and4~4_combout  & ((\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datad(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~633 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[26]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N31
dffeas \my_regfile|start2[5].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~634 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~634_combout  = (\my_regfile|start2[5].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and3~4_combout  & ((\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~634 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[26]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N9
dffeas \my_regfile|start2[7].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N23
dffeas \my_regfile|start2[8].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~635 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~635_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~635 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[26]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~636 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~636_combout  = (\my_regfile|start4[0].trb1|out[26]~949_combout  & (\my_regfile|start4[0].trb1|out[26]~633_combout  & (\my_regfile|start4[0].trb1|out[26]~634_combout  & \my_regfile|start4[0].trb1|out[26]~635_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[26]~949_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~633_combout ),
	.datac(\my_regfile|start4[0].trb1|out[26]~634_combout ),
	.datad(\my_regfile|start4[0].trb1|out[26]~635_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~636 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[26]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N29
dffeas \my_regfile|start2[20].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N3
dffeas \my_regfile|start2[19].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~643 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~643_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~4_combout  & ((\my_regfile|start2[20].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~643 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[26]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N17
dffeas \my_regfile|start2[24].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y24_N15
dffeas \my_regfile|start2[23].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~645 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~645_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~645 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[26]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N30
cycloneive_lcell_comb \my_regfile|start2[21].reg32_2|start[26].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[21].reg32_2|start[26].dff1|q~feeder_combout  = \my_processor|mux32_2|start[26].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[21].reg32_2|start[26].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[26].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[21].reg32_2|start[26].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N31
dffeas \my_regfile|start2[21].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[21].reg32_2|start[26].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y24_N1
dffeas \my_regfile|start2[22].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~644 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~644_combout  = (\my_regfile|start2[21].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~4_combout  & ((\my_regfile|start2[22].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|start2[22].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~644 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[26]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \my_regfile|start2[17].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[26].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[26].dff1|q~feeder_combout  = \my_processor|mux32_2|start[26].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[26].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[26].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[18].reg32_2|start[26].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N5
dffeas \my_regfile|start2[18].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[26].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~642 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~642_combout  = (\my_regfile|start2[17].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~642 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[26]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~646 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~646_combout  = (\my_regfile|start4[0].trb1|out[26]~643_combout  & (\my_regfile|start4[0].trb1|out[26]~645_combout  & (\my_regfile|start4[0].trb1|out[26]~644_combout  & \my_regfile|start4[0].trb1|out[26]~642_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[26]~643_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~645_combout ),
	.datac(\my_regfile|start4[0].trb1|out[26]~644_combout ),
	.datad(\my_regfile|start4[0].trb1|out[26]~642_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~646 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[26]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~651 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~651_combout  = (\my_regfile|start4[0].trb1|out[26]~641_combout  & (\my_regfile|start4[0].trb1|out[26]~650_combout  & (\my_regfile|start4[0].trb1|out[26]~636_combout  & \my_regfile|start4[0].trb1|out[26]~646_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[26]~641_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~650_combout ),
	.datac(\my_regfile|start4[0].trb1|out[26]~636_combout ),
	.datad(\my_regfile|start4[0].trb1|out[26]~646_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~651 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[26]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~38 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[28]~746_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[26]~651_combout )))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.datac(\my_regfile|start4[0].trb1|out[26]~651_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~38 .lut_mask = 16'hCCF0;
defparam \my_processor|alu_1|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~39 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~38_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~13_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~13_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~39 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~37 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|alu_1|ShiftRight0~36_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~37 .lut_mask = 16'hC480;
defparam \my_processor|alu_1|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~40 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~40_combout  = (\my_processor|alu_1|ShiftRight0~37_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|alu_1|ShiftRight0~39_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~39_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~40 .lut_mask = 16'hFF30;
defparam \my_processor|alu_1|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~92 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|alu_1|ShiftRight0~40_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~92 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \my_processor|alu_1|Add1~50 (
// Equation(s):
// \my_processor|alu_1|Add1~50_combout  = (\my_regfile|start4[0].trb1|out[25]~632_combout  & ((\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~49 )) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~49  & VCC)))) # (!\my_regfile|start4[0].trb1|out[25]~632_combout  & ((\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~49 ) # (GND))) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~49 ))))
// \my_processor|alu_1|Add1~51  = CARRY((\my_regfile|start4[0].trb1|out[25]~632_combout  & (\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~49 )) # (!\my_regfile|start4[0].trb1|out[25]~632_combout  & 
// ((\my_processor|mux32_1|start[25].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~49 ))))

	.dataa(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.datab(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~49 ),
	.combout(\my_processor|alu_1|Add1~50_combout ),
	.cout(\my_processor|alu_1|Add1~51 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~50 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneive_lcell_comb \my_processor|mux32_2|start[25].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[25].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector29~4_combout  & ((\my_processor|alu_1|ShiftRight0~92_combout ) # ((\my_processor|alu_1|Selector29~6_combout )))) # (!\my_processor|alu_1|Selector29~4_combout  & 
// (((\my_processor|alu_1|Add1~50_combout  & !\my_processor|alu_1|Selector29~6_combout ))))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~92_combout ),
	.datac(\my_processor|alu_1|Add1~50_combout ),
	.datad(\my_processor|alu_1|Selector29~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[25].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[25].mux0|or_1~2 .lut_mask = 16'hAAD8;
defparam \my_processor|mux32_2|start[25].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \my_processor|mux32_2|start[25].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[25].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector29~6_combout  & ((\my_processor|mux32_2|start[25].mux0|or_1~2_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # 
// (!\my_processor|mux32_2|start[25].mux0|or_1~2_combout  & ((\my_processor|mux32_2|start[25].mux0|or_1~1_combout ))))) # (!\my_processor|alu_1|Selector29~6_combout  & (((\my_processor|mux32_2|start[25].mux0|or_1~2_combout ))))

	.dataa(\my_processor|alu_1|Selector29~6_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datac(\my_processor|mux32_2|start[25].mux0|or_1~1_combout ),
	.datad(\my_processor|mux32_2|start[25].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[25].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[25].mux0|or_1~3 .lut_mask = 16'hDDA0;
defparam \my_processor|mux32_2|start[25].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \my_processor|mux32_2|start[25].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[25].mux0|or_1~4_combout  = (\my_processor|alu_1|Selector29~9_combout  & (\my_processor|alu_1|Selector29~10_combout )) # (!\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|alu_1|Selector29~10_combout  & 
// (\my_processor|alu_1|Add0~50_combout )) # (!\my_processor|alu_1|Selector29~10_combout  & ((\my_processor|mux32_2|start[25].mux0|or_1~3_combout )))))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_processor|alu_1|Selector29~10_combout ),
	.datac(\my_processor|alu_1|Add0~50_combout ),
	.datad(\my_processor|mux32_2|start[25].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[25].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[25].mux0|or_1~4 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_2|start[25].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \my_processor|mux32_2|start[25].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[25].mux0|or_1~5_combout  = (\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[25]~632_combout ) # 
// (\my_processor|mux32_2|start[25].mux0|or_1~4_combout ))) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[25]~632_combout  & \my_processor|mux32_2|start[25].mux0|or_1~4_combout )))) # 
// (!\my_processor|alu_1|Selector29~9_combout  & (((\my_processor|mux32_2|start[25].mux0|or_1~4_combout ))))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.datad(\my_processor|mux32_2|start[25].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[25].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[25].mux0|or_1~5 .lut_mask = 16'hFD80;
defparam \my_processor|mux32_2|start[25].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneive_lcell_comb \my_processor|mux32_2|start[25].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_2|start[25].mux0|or_1~6_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|dec_1|d5|d2|and4~combout  & ((\my_processor|mux32_2|start[25].mux0|or_1~5_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|mux32_2|start[25].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[25].mux0|or_1~6 .lut_mask = 16'hF3C0;
defparam \my_processor|mux32_2|start[25].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N9
dffeas \my_regfile|start2[5].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[25].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneive_lcell_comb \my_regfile|start5[5].trb2|out[25]~5 (
// Equation(s):
// \my_regfile|start5[5].trb2|out[25]~5_combout  = (\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~2_combout ) # (!\my_regfile|decoder3|d4|d1|and1~5_combout ))

	.dataa(\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.datac(gnd),
	.datad(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[5].trb2|out[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[5].trb2|out[25]~5 .lut_mask = 16'hBBFF;
defparam \my_regfile|start5[5].trb2|out[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~563 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~563_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~563 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[25]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~564 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~564_combout  = (\my_regfile|start5[5].trb2|out[25]~5_combout  & (\my_regfile|start5[0].trb2|out[25]~563_combout  & ((\my_regfile|start2[6].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datab(\my_regfile|start5[5].trb2|out[25]~5_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[25]~563_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~564 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[25]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~561 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~561_combout  = (\my_regfile|start2[3].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[3].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~561 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[25]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~560 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~560_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~560 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[25]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~562 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~562_combout  = (\my_regfile|start5[0].trb2|out[25]~561_combout  & (\my_regfile|start5[0].trb2|out[25]~560_combout  & ((\my_regfile|start2[2].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[25]~561_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[25]~560_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~562 .lut_mask = 16'h80A0;
defparam \my_regfile|start5[0].trb2|out[25]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~577 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~577_combout  = (\my_regfile|decoder3|d7|d1|and2~0_combout  & (\my_regfile|start2[30].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~0_combout  & (((\my_regfile|start2[31].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~577 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[25]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~578 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~578_combout  = (\my_regfile|start5[0].trb2|out[25]~577_combout  & ((\my_regfile|start2[29].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[25]~577_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[25].dff1|q~q ),
	.datac(gnd),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~578 .lut_mask = 16'h88AA;
defparam \my_regfile|start5[0].trb2|out[25]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~576 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~576_combout  = (\my_regfile|start2[27].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and1~0_combout  & ((\my_regfile|start2[28].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|start2[28].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~576 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[25]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~575 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~575_combout  = (\my_regfile|decoder3|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~575 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[25]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~570 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~570_combout  = (\my_regfile|decoder3|d6|d2|and2~0_combout  & (\my_regfile|start2[18].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and2~0_combout  & (((\my_regfile|start2[17].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~570 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[25]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~572 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~572_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and2~0_combout  & (((\my_regfile|start2[21].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~572 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[25]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~571 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~571_combout  = (\my_regfile|start2[19].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~571 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[25]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~573 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~573_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and1~0_combout  & (((\my_regfile|start2[24].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~573 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[25]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~574 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~574_combout  = (\my_regfile|start5[0].trb2|out[25]~570_combout  & (\my_regfile|start5[0].trb2|out[25]~572_combout  & (\my_regfile|start5[0].trb2|out[25]~571_combout  & \my_regfile|start5[0].trb2|out[25]~573_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[25]~570_combout ),
	.datab(\my_regfile|start5[0].trb2|out[25]~572_combout ),
	.datac(\my_regfile|start5[0].trb2|out[25]~571_combout ),
	.datad(\my_regfile|start5[0].trb2|out[25]~573_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~574 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[25]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~579 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~579_combout  = (\my_regfile|start5[0].trb2|out[25]~578_combout  & (\my_regfile|start5[0].trb2|out[25]~576_combout  & (\my_regfile|start5[0].trb2|out[25]~575_combout  & \my_regfile|start5[0].trb2|out[25]~574_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[25]~578_combout ),
	.datab(\my_regfile|start5[0].trb2|out[25]~576_combout ),
	.datac(\my_regfile|start5[0].trb2|out[25]~575_combout ),
	.datad(\my_regfile|start5[0].trb2|out[25]~574_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~579 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[25]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~566 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~566_combout  = (\my_regfile|start2[11].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~566 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[25]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~565 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~565_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~565 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[25]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~567 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~567_combout  = (\my_regfile|decoder3|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and2~0_combout  & ((\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and3~2_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~567 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[25]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~568 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~568_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~568 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[25]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~569 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~569_combout  = (\my_regfile|start5[0].trb2|out[25]~566_combout  & (\my_regfile|start5[0].trb2|out[25]~565_combout  & (\my_regfile|start5[0].trb2|out[25]~567_combout  & \my_regfile|start5[0].trb2|out[25]~568_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[25]~566_combout ),
	.datab(\my_regfile|start5[0].trb2|out[25]~565_combout ),
	.datac(\my_regfile|start5[0].trb2|out[25]~567_combout ),
	.datad(\my_regfile|start5[0].trb2|out[25]~568_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~569 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[25]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~580 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~580_combout  = (\my_regfile|start5[0].trb2|out[25]~564_combout  & (\my_regfile|start5[0].trb2|out[25]~562_combout  & (\my_regfile|start5[0].trb2|out[25]~579_combout  & \my_regfile|start5[0].trb2|out[25]~569_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[25]~564_combout ),
	.datab(\my_regfile|start5[0].trb2|out[25]~562_combout ),
	.datac(\my_regfile|start5[0].trb2|out[25]~579_combout ),
	.datad(\my_regfile|start5[0].trb2|out[25]~569_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~580 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[25]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~771 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~771_combout  = (\my_regfile|start5[0].trb2|out[25]~580_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[25]~580_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~771_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~771 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[25]~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneive_lcell_comb \my_processor|mux32_2|start[24].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_2|start[24].mux0|or_1~6_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [24]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|mux32_2|start[24].mux0|or_1~5_combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|mux32_2|start[24].mux0|or_1~5_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[24].mux0|or_1~6 .lut_mask = 16'hFC30;
defparam \my_processor|mux32_2|start[24].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[24].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[24].dff1|q~feeder_combout  = \my_processor|mux32_2|start[24].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[24].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[24].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[24].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[6].reg32_2|start[24].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N11
dffeas \my_regfile|start2[6].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[24].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~653 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~653_combout  = (\my_regfile|start2[6].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~4_combout  & ((\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~653 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[24]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~654 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~654_combout  = (\my_regfile|start2[7].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[7].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and1~5_combout  & ((\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~654 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[24]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~652 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~652_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & (((\my_regfile|start2[3].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~652 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[24]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~175 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~175_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|start2[1].reg32_2|start[24].dff1|q~q  & \my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[1].reg32_2|start[24].dff1|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~175 .lut_mask = 16'hFA88;
defparam \my_regfile|start4[0].trb1|out[24]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~950 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~950_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[24]~175_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[24]~175_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~950_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~950 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[24]~950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~655 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~655_combout  = (\my_regfile|start4[0].trb1|out[24]~653_combout  & (\my_regfile|start4[0].trb1|out[24]~654_combout  & (\my_regfile|start4[0].trb1|out[24]~652_combout  & \my_regfile|start4[0].trb1|out[24]~950_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[24]~653_combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~654_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~652_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~950_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~655 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[24]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~663 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~663_combout  = (\my_regfile|start2[22].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~4_combout  & ((\my_regfile|start2[21].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~663 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[24]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~661 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~661_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~661 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[24]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~662 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~662_combout  = (\my_regfile|decoder2|d6|d1|and4~4_combout  & (\my_regfile|start2[20].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and4~4_combout  & (((\my_regfile|start2[19].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~662 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[24]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~664 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~664_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~664 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[24]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~665 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~665_combout  = (\my_regfile|start4[0].trb1|out[24]~663_combout  & (\my_regfile|start4[0].trb1|out[24]~661_combout  & (\my_regfile|start4[0].trb1|out[24]~662_combout  & \my_regfile|start4[0].trb1|out[24]~664_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[24]~663_combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~661_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~662_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~664_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~665 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[24]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~659 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~659_combout  = (\my_regfile|start2[16].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout )))) # 
// (!\my_regfile|start2[16].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and4~4_combout  & ((\my_regfile|start2[15].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~659 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[24]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~656 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~656_combout  = (\my_regfile|start2[10].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~4_combout ))) # 
// (!\my_regfile|start2[10].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and2~4_combout  & ((\my_regfile|start2[9].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~656 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[24]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~657 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~657_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & (((\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~657 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[24]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~658 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~658_combout  = (\my_regfile|decoder2|d5|d1|and3~4_combout  & (\my_regfile|start2[13].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and3~4_combout  & (((\my_regfile|start2[14].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~658 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[24]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~660 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~660_combout  = (\my_regfile|start4[0].trb1|out[24]~659_combout  & (\my_regfile|start4[0].trb1|out[24]~656_combout  & (\my_regfile|start4[0].trb1|out[24]~657_combout  & \my_regfile|start4[0].trb1|out[24]~658_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[24]~659_combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~656_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~657_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~658_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~660 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[24]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[24]~16 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[24]~16_combout  = (((\my_regfile|start2[27].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d5|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[24]~16 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~666 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~666_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and3~0_combout  & (((\my_regfile|start2[26].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[24].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~666 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[24]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~667 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~667_combout  = (\my_regfile|start4[27].trb1|out[24]~16_combout  & (\my_regfile|start4[0].trb1|out[24]~666_combout  & ((\my_regfile|start2[28].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|start4[27].trb1|out[24]~16_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[24]~666_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~667 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[24]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~668 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~668_combout  = (\my_regfile|start2[30].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[30].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~668 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[24]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~669 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~669_combout  = (\my_regfile|start4[0].trb1|out[24]~667_combout  & (\my_regfile|start4[0].trb1|out[24]~668_combout  & ((\my_regfile|start2[29].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~667_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~668_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~669 .lut_mask = 16'hB000;
defparam \my_regfile|start4[0].trb1|out[24]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~670 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~670_combout  = (\my_regfile|start4[0].trb1|out[24]~655_combout  & (\my_regfile|start4[0].trb1|out[24]~665_combout  & (\my_regfile|start4[0].trb1|out[24]~660_combout  & \my_regfile|start4[0].trb1|out[24]~669_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[24]~655_combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~665_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~660_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~669_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~670 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[24]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~41 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[24]~670_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[22]~803_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[22]~803_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~41 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~52 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~51_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~41_combout 
// ))

	.dataa(\my_processor|alu_1|ShiftRight0~41_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~52 .lut_mask = 16'hE2E2;
defparam \my_processor|alu_1|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~48 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[29]~708_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[27]~613_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.datad(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~48 .lut_mask = 16'hA280;
defparam \my_processor|alu_1|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~49 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~49_combout  = (\my_processor|alu_1|ShiftRight0~48_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|alu_1|ShiftRight0~38_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~38_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~49 .lut_mask = 16'hFF50;
defparam \my_processor|alu_1|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~86 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~49_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~52_combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftRight0~52_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~86 .lut_mask = 16'hFC0C;
defparam \my_processor|alu_1|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~85 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftLeft0~21_combout  & ((\my_regfile|start4[0].trb1|out[30]~727_combout ))) # (!\my_processor|alu_1|ShiftLeft0~21_combout  & 
// (\my_regfile|start4[0].trb1|out[31]~689_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~21_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~85 .lut_mask = 16'hC840;
defparam \my_processor|alu_1|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~87 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~87_combout  = (\my_processor|alu_1|ShiftRight0~85_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu_1|ShiftRight0~86_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~86_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~87 .lut_mask = 16'hFF50;
defparam \my_processor|alu_1|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[17].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[17].mux0|or_1~3_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[17].mux0|or_1~3 .lut_mask = 16'hF4F4;
defparam \my_processor|mux32_2|start[17].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~81 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[20]~822_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[22]~803_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[22]~803_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|start4[0].trb1|out[20]~822_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~81 .lut_mask = 16'hFC0C;
defparam \my_processor|alu_1|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~82 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~78_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~81_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~81_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~82 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~69 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[16]~898_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[18]~879_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[18]~879_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~898_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~69 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~70 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~69_combout )))

	.dataa(\my_processor|alu_1|ShiftLeft0~66_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~70 .lut_mask = 16'hBB88;
defparam \my_processor|alu_1|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~83 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~70_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~82_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~82_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~83 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~37 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[8]~594_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[10]~575_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[10]~575_combout ),
	.datad(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~37 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~38 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~33_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~37_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~37_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~38 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~54 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[12]~518_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[14]~499_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[12]~518_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~499_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~54 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~55 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~54_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~49_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~55 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~56 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~38_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~55_combout )))

	.dataa(\my_processor|alu_1|ShiftLeft0~38_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~56 .lut_mask = 16'hAFA0;
defparam \my_processor|alu_1|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[22].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[22].mux0|or_1~0_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & (((\my_processor|mux32_2|start[17].mux0|or_1~2_combout ) # (\my_processor|alu_1|ShiftLeft0~56_combout )))) # 
// (!\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & (\my_processor|alu_1|ShiftLeft0~83_combout  & (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout )))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~83_combout ),
	.datac(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[22].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[22].mux0|or_1~0 .lut_mask = 16'hAEA4;
defparam \my_processor|mux32_2|start[22].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~23 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~22_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~17_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~23 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~7 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~7_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[0]~307_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[2]~366_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~7 .lut_mask = 16'h3120;
defparam \my_processor|alu_1|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~8 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~8_combout  = (\my_processor|alu_1|ShiftLeft0~7_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|start4[0].trb1|out[1]~327_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~8 .lut_mask = 16'hFF40;
defparam \my_processor|alu_1|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~24 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~24_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~8_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~23_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~23_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~24 .lut_mask = 16'h5410;
defparam \my_processor|alu_1|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneive_lcell_comb \my_processor|mux32_2|start[22].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[22].mux0|or_1~1_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & ((\my_processor|mux32_2|start[22].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~87_combout )) # 
// (!\my_processor|mux32_2|start[22].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~24_combout ))))) # (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & (((\my_processor|mux32_2|start[22].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~87_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.datac(\my_processor|mux32_2|start[22].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[22].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[22].mux0|or_1~1 .lut_mask = 16'hBCB0;
defparam \my_processor|mux32_2|start[22].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneive_lcell_comb \my_processor|mux32_2|start[22].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[22].mux0|or_1~3_combout  = (\my_processor|mux32_2|start[22].mux0|or_1~2_combout  & ((\my_processor|alu_1|Selector31~10_combout ) # ((\my_processor|mux32_2|start[22].mux0|or_1~1_combout )))) # 
// (!\my_processor|mux32_2|start[22].mux0|or_1~2_combout  & (!\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|alu_1|Add1~44_combout ))))

	.dataa(\my_processor|mux32_2|start[22].mux0|or_1~2_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_processor|mux32_2|start[22].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|Add1~44_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[22].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[22].mux0|or_1~3 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_2|start[22].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneive_lcell_comb \my_processor|mux32_2|start[22].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[22].mux0|or_1~4_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & ((\my_processor|alu_1|Add0~44_combout ) # ((\my_processor|mux32_2|start[17].mux0|or_1~0_combout )))) # 
// (!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & (((!\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & \my_processor|mux32_2|start[22].mux0|or_1~3_combout ))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datab(\my_processor|alu_1|Add0~44_combout ),
	.datac(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_2|start[22].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[22].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[22].mux0|or_1~4 .lut_mask = 16'hADA8;
defparam \my_processor|mux32_2|start[22].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~768 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~768_combout  = (\my_regfile|start5[0].trb2|out[22]~516_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[22]~516_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~768_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~768 .lut_mask = 16'hF0FF;
defparam \my_regfile|start5[0].trb2|out[22]~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~769 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~769_combout  = ((\my_regfile|start5[0].trb2|out[23]~536_combout  & (\my_regfile|start5[0].trb2|out[23]~532_combout  & \my_regfile|start5[0].trb2|out[23]~527_combout ))) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[23]~536_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_regfile|start5[0].trb2|out[23]~532_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~527_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~769_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~769 .lut_mask = 16'hB333;
defparam \my_regfile|start5[0].trb2|out[23]~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[23]~769_combout ,\my_regfile|start5[0].trb2|out[22]~768_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneive_lcell_comb \my_processor|mux32_2|start[22].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[22].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & ((\my_processor|mux32_2|start[22].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\my_processor|mux32_2|start[22].mux0|or_1~4_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & (((\my_processor|mux32_2|start[22].mux0|or_1~4_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_2|start[22].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[22].mux0|or_1~5 .lut_mask = 16'hF838;
defparam \my_processor|mux32_2|start[22].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneive_lcell_comb \my_regfile|start2[13].reg32_2|start[22].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[13].reg32_2|start[22].dff1|q~feeder_combout  = \my_processor|mux32_2|start[22].mux0|or_1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[22].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[13].reg32_2|start[22].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[22].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[13].reg32_2|start[22].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N11
dffeas \my_regfile|start2[13].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[13].reg32_2|start[22].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~791 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~791_combout  = (\my_regfile|start2[13].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~4_combout  & ((\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~791_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~791 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[22]~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~790 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~790_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & (((\my_regfile|start2[11].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~790_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~790 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[22]~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~789 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~789_combout  = (\my_regfile|decoder2|d5|d2|and3~4_combout  & (\my_regfile|start2[9].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~4_combout  & ((\my_regfile|start2[10].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~789_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~789 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[22]~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~792 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~792_combout  = (\my_regfile|start2[16].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[16].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and4~4_combout  & ((\my_regfile|start2[15].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~792_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~792 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[22]~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~793 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~793_combout  = (\my_regfile|start4[0].trb1|out[22]~791_combout  & (\my_regfile|start4[0].trb1|out[22]~790_combout  & (\my_regfile|start4[0].trb1|out[22]~789_combout  & \my_regfile|start4[0].trb1|out[22]~792_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~791_combout ),
	.datab(\my_regfile|start4[0].trb1|out[22]~790_combout ),
	.datac(\my_regfile|start4[0].trb1|out[22]~789_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~792_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~793_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~793 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[22]~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[22]~23 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[22]~23_combout  = (((\my_regfile|start2[27].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[22]~23 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~799 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~799_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~799_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~799 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[22]~799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~800 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~800_combout  = (\my_regfile|start4[27].trb1|out[22]~23_combout  & (\my_regfile|start4[0].trb1|out[22]~799_combout  & ((\my_regfile|start2[28].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[22]~23_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[22]~799_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~800_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~800 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[22]~800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~801 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~801_combout  = (\my_regfile|start2[30].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[30].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~801_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~801 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[22]~801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~802 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~802_combout  = (\my_regfile|start4[0].trb1|out[22]~800_combout  & (\my_regfile|start4[0].trb1|out[22]~801_combout  & ((\my_regfile|start2[29].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[22]~800_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~801_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~802_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~802 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[22]~802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~787 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~787_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~787_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~787 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[22]~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~785 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~785_combout  = (\my_regfile|decoder2|d4|d2|and1~5_combout  & (\my_regfile|start2[3].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~5_combout  & (((\my_regfile|start2[4].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[4].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~785_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~785 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[22]~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~238 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~238_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[22].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|start2[1].reg32_2|start[22].dff1|q~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[1].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~238 .lut_mask = 16'hEAC8;
defparam \my_regfile|start4[0].trb1|out[22]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~957 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~957_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[22]~238_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[22]~238_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~957_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~957 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[22]~957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~786 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~786_combout  = (\my_regfile|start2[6].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~4_combout  & ((\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~786_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~786 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[22]~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~788 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~788_combout  = (\my_regfile|start4[0].trb1|out[22]~787_combout  & (\my_regfile|start4[0].trb1|out[22]~785_combout  & (\my_regfile|start4[0].trb1|out[22]~957_combout  & \my_regfile|start4[0].trb1|out[22]~786_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~787_combout ),
	.datab(\my_regfile|start4[0].trb1|out[22]~785_combout ),
	.datac(\my_regfile|start4[0].trb1|out[22]~957_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~786_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~788_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~788 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[22]~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~795 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~795_combout  = (\my_regfile|start2[19].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and1~4_combout  & ((\my_regfile|start2[20].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~795_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~795 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[22]~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~796 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~796_combout  = (\my_regfile|decoder2|d6|d1|and2~4_combout  & (\my_regfile|start2[22].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and2~4_combout  & (((\my_regfile|start2[21].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~796_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~796 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[22]~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~794 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~794_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~4_combout  & (((\my_regfile|start2[18].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~794_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~794 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[22]~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~797 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~797_combout  = (\my_regfile|start2[23].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~797_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~797 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[22]~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~798 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~798_combout  = (\my_regfile|start4[0].trb1|out[22]~795_combout  & (\my_regfile|start4[0].trb1|out[22]~796_combout  & (\my_regfile|start4[0].trb1|out[22]~794_combout  & \my_regfile|start4[0].trb1|out[22]~797_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~795_combout ),
	.datab(\my_regfile|start4[0].trb1|out[22]~796_combout ),
	.datac(\my_regfile|start4[0].trb1|out[22]~794_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~797_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~798_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~798 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[22]~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~803 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~803_combout  = (\my_regfile|start4[0].trb1|out[22]~793_combout  & (\my_regfile|start4[0].trb1|out[22]~802_combout  & (\my_regfile|start4[0].trb1|out[22]~788_combout  & \my_regfile|start4[0].trb1|out[22]~798_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~793_combout ),
	.datab(\my_regfile|start4[0].trb1|out[22]~802_combout ),
	.datac(\my_regfile|start4[0].trb1|out[22]~788_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~798_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~803_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~803 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[22]~803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~28 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~28_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~25_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~27_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftLeft0~25_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~28 .lut_mask = 16'h3120;
defparam \my_processor|alu_1|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~85 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~81_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~84_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~84_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~85 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~73 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~69_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~72_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~69_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~73 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~86 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~73_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~85_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~85_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~86 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneive_lcell_comb \my_processor|mux32_2|start[23].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[23].mux0|or_1~0_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & ((\my_processor|alu_1|ShiftLeft0~28_combout ) # ((\my_processor|mux32_2|start[17].mux0|or_1~3_combout )))) # 
// (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & (((\my_processor|alu_1|ShiftLeft0~86_combout  & !\my_processor|mux32_2|start[17].mux0|or_1~3_combout ))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~28_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~86_combout ),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[23].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[23].mux0|or_1~0 .lut_mask = 16'hAAD8;
defparam \my_processor|mux32_2|start[23].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneive_lcell_comb \my_processor|mux32_2|start[23].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[23].mux0|or_1~1_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & ((\my_processor|mux32_2|start[23].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~90_combout ))) # 
// (!\my_processor|mux32_2|start[23].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~61_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & (((\my_processor|mux32_2|start[23].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~61_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.datac(\my_processor|mux32_2|start[23].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[23].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[23].mux0|or_1~1 .lut_mask = 16'hF838;
defparam \my_processor|mux32_2|start[23].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \my_processor|mux32_2|start[23].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[23].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Selector31~11_combout )) # (!\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|alu_1|Selector31~11_combout  & 
// ((\my_processor|mux32_2|start[23].mux0|or_1~1_combout ))) # (!\my_processor|alu_1|Selector31~11_combout  & (\my_processor|alu_1|Add1~46_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|alu_1|Selector31~11_combout ),
	.datac(\my_processor|alu_1|Add1~46_combout ),
	.datad(\my_processor|mux32_2|start[23].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[23].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[23].mux0|or_1~2 .lut_mask = 16'hDC98;
defparam \my_processor|mux32_2|start[23].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneive_lcell_comb \my_processor|mux32_2|start[23].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[23].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_regfile|start4[0].trb1|out[23]~765_combout  & ((\my_processor|mux32_1|start[23].mux0|or_1~0_combout ) # 
// (\my_processor|mux32_2|start[23].mux0|or_1~2_combout ))) # (!\my_regfile|start4[0].trb1|out[23]~765_combout  & (\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & \my_processor|mux32_2|start[23].mux0|or_1~2_combout )))) # 
// (!\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|mux32_2|start[23].mux0|or_1~2_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.datac(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_2|start[23].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[23].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[23].mux0|or_1~3 .lut_mask = 16'hFD80;
defparam \my_processor|mux32_2|start[23].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[23].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[23].mux0|or_1~4_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[31]~689_combout ) # ((\my_processor|mux32_2|start[17].mux0|or_1~1_combout )))) # 
// (!\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & (((!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & \my_processor|mux32_2|start[23].mux0|or_1~3_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datad(\my_processor|mux32_2|start[23].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[23].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[23].mux0|or_1~4 .lut_mask = 16'hCBC8;
defparam \my_processor|mux32_2|start[23].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \my_processor|mux32_2|start[23].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[23].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & ((\my_processor|mux32_2|start[23].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [23]))) # 
// (!\my_processor|mux32_2|start[23].mux0|or_1~4_combout  & (\my_processor|alu_1|Add0~46_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & (((\my_processor|mux32_2|start[23].mux0|or_1~4_combout ))))

	.dataa(\my_processor|alu_1|Add0~46_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datac(\my_processor|mux32_2|start[23].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[23].mux0|or_1~5 .lut_mask = 16'hF838;
defparam \my_processor|mux32_2|start[23].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \my_regfile|start2[3].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[23].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~747 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~747_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & ((\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~747_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~747 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[23]~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~220 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~220_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|start2[2].reg32_2|start[23].dff1|q~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|start2[1].reg32_2|start[23].dff1|q~q  & \my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|start2[2].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[1].reg32_2|start[23].dff1|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~220 .lut_mask = 16'hFA88;
defparam \my_regfile|start4[0].trb1|out[23]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~955 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~955_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # 
// (\my_regfile|start4[0].trb1|out[23]~220_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|start4[0].trb1|out[23]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~955_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~955 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[23]~955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~749 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~749_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~749_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~749 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[23]~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~748 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~748_combout  = (\my_regfile|start2[5].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and2~4_combout ))) # 
// (!\my_regfile|start2[5].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and3~4_combout  & ((\my_regfile|start2[6].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~748_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~748 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[23]~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~750 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~750_combout  = (\my_regfile|start4[0].trb1|out[23]~747_combout  & (\my_regfile|start4[0].trb1|out[23]~955_combout  & (\my_regfile|start4[0].trb1|out[23]~749_combout  & \my_regfile|start4[0].trb1|out[23]~748_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[23]~747_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~955_combout ),
	.datac(\my_regfile|start4[0].trb1|out[23]~749_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~748_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~750_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~750 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[23]~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[23]~21 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[23]~21_combout  = (((\my_regfile|start2[27].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d5|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[23]~21 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~761 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~761_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~761_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~761 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[23]~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~762 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~762_combout  = (\my_regfile|start4[27].trb1|out[23]~21_combout  & (\my_regfile|start4[0].trb1|out[23]~761_combout  & ((\my_regfile|start2[28].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|start4[27].trb1|out[23]~21_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[23]~761_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~762_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~762 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[23]~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~763 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~763_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and2~4_combout  & (((\my_regfile|start2[31].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[30].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~763_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~763 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[23]~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~764 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~764_combout  = (\my_regfile|start4[0].trb1|out[23]~762_combout  & (\my_regfile|start4[0].trb1|out[23]~763_combout  & ((\my_regfile|start2[29].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[23]~762_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[23]~763_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~764_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~764 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[23]~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~759 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~759_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~759_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~759 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[23]~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~757 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~757_combout  = (\my_regfile|start2[20].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~4_combout  & ((\my_regfile|start2[19].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~757_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~757 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[23]~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~758 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~758_combout  = (\my_regfile|start2[21].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~4_combout  & ((\my_regfile|start2[22].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datad(\my_regfile|start2[22].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~758_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~758 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[23]~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~756 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~756_combout  = (\my_regfile|start2[17].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~756_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~756 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[23]~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~760 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~760_combout  = (\my_regfile|start4[0].trb1|out[23]~759_combout  & (\my_regfile|start4[0].trb1|out[23]~757_combout  & (\my_regfile|start4[0].trb1|out[23]~758_combout  & \my_regfile|start4[0].trb1|out[23]~756_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[23]~759_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~757_combout ),
	.datac(\my_regfile|start4[0].trb1|out[23]~758_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~756_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~760_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~760 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[23]~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~751 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~751_combout  = (\my_regfile|decoder2|d5|d2|and2~4_combout  & (\my_regfile|start2[10].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~4_combout  & ((\my_regfile|start2[9].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~751_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~751 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[23]~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~752 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~752_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~752_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~752 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[23]~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~753 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~753_combout  = (\my_regfile|decoder2|d5|d1|and2~4_combout  & (\my_regfile|start2[14].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~753_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~753 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[23]~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~754 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~754_combout  = (\my_regfile|decoder2|d6|d2|and4~4_combout  & (\my_regfile|start2[16].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and4~4_combout  & ((\my_regfile|start2[15].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~754_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~754 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[23]~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~755 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~755_combout  = (\my_regfile|start4[0].trb1|out[23]~751_combout  & (\my_regfile|start4[0].trb1|out[23]~752_combout  & (\my_regfile|start4[0].trb1|out[23]~753_combout  & \my_regfile|start4[0].trb1|out[23]~754_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[23]~751_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~752_combout ),
	.datac(\my_regfile|start4[0].trb1|out[23]~753_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~754_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~755_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~755 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[23]~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~765 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~765_combout  = (\my_regfile|start4[0].trb1|out[23]~750_combout  & (\my_regfile|start4[0].trb1|out[23]~764_combout  & (\my_regfile|start4[0].trb1|out[23]~760_combout  & \my_regfile|start4[0].trb1|out[23]~755_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[23]~750_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~764_combout ),
	.datac(\my_regfile|start4[0].trb1|out[23]~760_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~755_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~765 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[23]~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~51 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[25]~632_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[23]~765_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~51 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~14 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[26]~651_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[24]~670_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[26]~651_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~14 .lut_mask = 16'hEE44;
defparam \my_processor|alu_1|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~68 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~14_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~51_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~51_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~68 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~89 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~68_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~66_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~89 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~90 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|alu_1|ShiftRight0~89_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~90 .lut_mask = 16'hBB88;
defparam \my_processor|alu_1|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector24~4 (
// Equation(s):
// \my_processor|alu_1|Selector24~4_combout  = (\my_processor|alu_1|Selector24~1_combout  & ((\my_processor|alu_1|Selector24~3_combout  & ((\my_processor|alu_1|ShiftRight0~90_combout ))) # (!\my_processor|alu_1|Selector24~3_combout  & 
// (\my_processor|alu_1|ShiftRight0~74_combout )))) # (!\my_processor|alu_1|Selector24~1_combout  & (((\my_processor|alu_1|Selector24~3_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~74_combout ),
	.datab(\my_processor|alu_1|Selector24~1_combout ),
	.datac(\my_processor|alu_1|Selector24~3_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~4 .lut_mask = 16'hF838;
defparam \my_processor|alu_1|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector24~2 (
// Equation(s):
// \my_processor|alu_1|Selector24~2_combout  = (\my_processor|mux5_01|start[2].m3|and_1~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|mux5_01|start[2].m3|and_1~0_combout  & 
// ((!\my_processor|mux5_01|start[1].m3|and_1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.datac(gnd),
	.datad(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~2 .lut_mask = 16'h5533;
defparam \my_processor|alu_1|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector24~5 (
// Equation(s):
// \my_processor|alu_1|Selector24~5_combout  = (\my_processor|alu_1|Selector24~2_combout  & ((\my_processor|alu_1|Selector31~11_combout  & (\my_processor|alu_1|ShiftLeft0~28_combout )) # (!\my_processor|alu_1|Selector31~11_combout  & 
// ((\my_processor|alu_1|Add1~14_combout ))))) # (!\my_processor|alu_1|Selector24~2_combout  & (!\my_processor|alu_1|Selector31~11_combout ))

	.dataa(\my_processor|alu_1|Selector24~2_combout ),
	.datab(\my_processor|alu_1|Selector31~11_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~28_combout ),
	.datad(\my_processor|alu_1|Add1~14_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~5 .lut_mask = 16'hB391;
defparam \my_processor|alu_1|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector24~6 (
// Equation(s):
// \my_processor|alu_1|Selector24~6_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_regfile|start4[0].trb1|out[7]~385_combout  & ((\my_processor|mux32_1|start[7].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Selector24~5_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[7]~385_combout  & (\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & !\my_processor|alu_1|Selector24~5_combout )))) # (!\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|alu_1|Selector24~5_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.datac(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|Selector24~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~6 .lut_mask = 16'hD5A8;
defparam \my_processor|alu_1|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneive_lcell_comb \my_processor|alu_1|Selector24~7 (
// Equation(s):
// \my_processor|alu_1|Selector24~7_combout  = (!\my_processor|alu_1|Selector31~14_combout  & ((\my_processor|alu_1|Selector29~4_combout  & (\my_processor|alu_1|Selector24~4_combout )) # (!\my_processor|alu_1|Selector29~4_combout  & 
// ((\my_processor|alu_1|Selector24~6_combout )))))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(\my_processor|alu_1|Selector29~4_combout ),
	.datac(\my_processor|alu_1|Selector24~4_combout ),
	.datad(\my_processor|alu_1|Selector24~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~7 .lut_mask = 16'h5140;
defparam \my_processor|alu_1|Selector24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector24~8 (
// Equation(s):
// \my_processor|alu_1|Selector24~8_combout  = (\my_processor|alu_1|Selector24~7_combout ) # ((\my_processor|alu_1|Selector31~14_combout  & \my_processor|alu_1|Add0~14_combout ))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(\my_processor|alu_1|Add0~14_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|Selector24~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~8 .lut_mask = 16'hFF88;
defparam \my_processor|alu_1|Selector24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~609 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~609_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~609 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[27]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~611 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~611_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~611 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[27]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~608 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~608_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[27].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~608 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[27]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~610 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~610_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & (((\my_regfile|start2[14].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~610 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[27]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~612 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~612_combout  = (\my_regfile|start5[0].trb2|out[27]~609_combout  & (\my_regfile|start5[0].trb2|out[27]~611_combout  & (\my_regfile|start5[0].trb2|out[27]~608_combout  & \my_regfile|start5[0].trb2|out[27]~610_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[27]~609_combout ),
	.datab(\my_regfile|start5[0].trb2|out[27]~611_combout ),
	.datac(\my_regfile|start5[0].trb2|out[27]~608_combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~610_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~612 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[27]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~619 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~619_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~619 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[27]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~618 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~618_combout  = (\my_regfile|start2[25].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[25].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~618 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[27]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~620 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~620_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~620 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[27]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~621 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~621_combout  = (\my_regfile|start5[0].trb2|out[27]~620_combout  & ((\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(gnd),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[27]~620_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~621 .lut_mask = 16'hF300;
defparam \my_regfile|start5[0].trb2|out[27]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~616 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~616_combout  = (\my_regfile|start2[23].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[23].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~616 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[27]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~614 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~614_combout  = (\my_regfile|start2[19].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~614 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[27]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~615 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~615_combout  = (\my_regfile|start2[21].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~615 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[27]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~613 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~613_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and3~0_combout  & (((\my_regfile|start2[18].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~613 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[27]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~617 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~617_combout  = (\my_regfile|start5[0].trb2|out[27]~616_combout  & (\my_regfile|start5[0].trb2|out[27]~614_combout  & (\my_regfile|start5[0].trb2|out[27]~615_combout  & \my_regfile|start5[0].trb2|out[27]~613_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[27]~616_combout ),
	.datab(\my_regfile|start5[0].trb2|out[27]~614_combout ),
	.datac(\my_regfile|start5[0].trb2|out[27]~615_combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~613_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~617 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[27]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~622 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~622_combout  = (\my_regfile|start5[0].trb2|out[27]~619_combout  & (\my_regfile|start5[0].trb2|out[27]~618_combout  & (\my_regfile|start5[0].trb2|out[27]~621_combout  & \my_regfile|start5[0].trb2|out[27]~617_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[27]~619_combout ),
	.datab(\my_regfile|start5[0].trb2|out[27]~618_combout ),
	.datac(\my_regfile|start5[0].trb2|out[27]~621_combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~617_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~622 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[27]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~773 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~773_combout  = ((\my_regfile|start5[0].trb2|out[27]~612_combout  & (\my_regfile|start5[0].trb2|out[27]~607_combout  & \my_regfile|start5[0].trb2|out[27]~622_combout ))) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[27]~612_combout ),
	.datac(\my_regfile|start5[0].trb2|out[27]~607_combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~622_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~773_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~773 .lut_mask = 16'hD555;
defparam \my_regfile|start5[0].trb2|out[27]~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[27]~773_combout ,\my_regfile|start5[0].trb2|out[26]~772_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneive_lcell_comb \my_processor|mux32_2|start[26].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[26].mux0|or_1~4_combout  = (\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|alu_1|Selector29~10_combout  & ((\my_processor|mux32_1|start[26].mux0|or_1~0_combout ) # (\my_regfile|start4[0].trb1|out[26]~651_combout 
// ))) # (!\my_processor|alu_1|Selector29~10_combout  & (\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & \my_regfile|start4[0].trb1|out[26]~651_combout )))) # (!\my_processor|alu_1|Selector29~9_combout  & (\my_processor|alu_1|Selector29~10_combout ))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_processor|alu_1|Selector29~10_combout ),
	.datac(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[26]~651_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[26].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[26].mux0|or_1~4 .lut_mask = 16'hECC4;
defparam \my_processor|mux32_2|start[26].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \my_processor|alu_1|Add0~52 (
// Equation(s):
// \my_processor|alu_1|Add0~52_combout  = ((\my_processor|mux32_1|start[26].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[26]~651_combout  $ (!\my_processor|alu_1|Add0~51 )))) # (GND)
// \my_processor|alu_1|Add0~53  = CARRY((\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[26]~651_combout ) # (!\my_processor|alu_1|Add0~51 ))) # (!\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[26]~651_combout  & !\my_processor|alu_1|Add0~51 )))

	.dataa(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~651_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~51 ),
	.combout(\my_processor|alu_1|Add0~52_combout ),
	.cout(\my_processor|alu_1|Add0~53 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~47 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|start4[0].trb1|out[31]~689_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[30]~727_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~47 .lut_mask = 16'hF1E0;
defparam \my_processor|alu_1|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~50 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~47_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~49_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~49_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~50 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~93 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|alu_1|ShiftRight0~50_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~93 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \my_processor|alu_1|Add1~52 (
// Equation(s):
// \my_processor|alu_1|Add1~52_combout  = ((\my_processor|mux32_1|start[26].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[26]~651_combout  $ (\my_processor|alu_1|Add1~51 )))) # (GND)
// \my_processor|alu_1|Add1~53  = CARRY((\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[26]~651_combout  & !\my_processor|alu_1|Add1~51 )) # (!\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[26]~651_combout ) # (!\my_processor|alu_1|Add1~51 ))))

	.dataa(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~651_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~51 ),
	.combout(\my_processor|alu_1|Add1~52_combout ),
	.cout(\my_processor|alu_1|Add1~53 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~52 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~91 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[23]~765_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[24]~670_combout )))))

	.dataa(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~91 .lut_mask = 16'h88C0;
defparam \my_processor|alu_1|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~92 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[25]~632_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_regfile|start4[0].trb1|out[26]~651_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[26]~651_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~92 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~93 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~93_combout  = (\my_processor|alu_1|ShiftLeft0~91_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftLeft0~92_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu_1|ShiftLeft0~91_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~93 .lut_mask = 16'hF3F0;
defparam \my_processor|alu_1|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N12
cycloneive_lcell_comb \my_processor|mux32_2|start[26].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[26].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector24~1_combout  & (((\my_processor|alu_1|Selector24~0_combout  & \my_processor|alu_1|ShiftLeft0~82_combout )))) # (!\my_processor|alu_1|Selector24~1_combout  & 
// ((\my_processor|alu_1|ShiftLeft0~93_combout ) # ((!\my_processor|alu_1|Selector24~0_combout ))))

	.dataa(\my_processor|alu_1|Selector24~1_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~93_combout ),
	.datac(\my_processor|alu_1|Selector24~0_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[26].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[26].mux0|or_1~0 .lut_mask = 16'hE545;
defparam \my_processor|mux32_2|start[26].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~39 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~23_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~38_combout ))

	.dataa(\my_processor|alu_1|ShiftLeft0~38_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~39 .lut_mask = 16'hFA0A;
defparam \my_processor|alu_1|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~40 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~8_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|alu_1|ShiftLeft0~39_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_1|ShiftLeft0~8_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~40 .lut_mask = 16'h4F40;
defparam \my_processor|alu_1|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~71 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~55_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~70_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~70_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~71 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[26].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[26].mux0|or_1~1_combout  = (\my_processor|mux32_2|start[26].mux0|or_1~0_combout  & ((\my_processor|alu_1|Selector24~0_combout ) # ((\my_processor|alu_1|ShiftLeft0~71_combout )))) # 
// (!\my_processor|mux32_2|start[26].mux0|or_1~0_combout  & (!\my_processor|alu_1|Selector24~0_combout  & (\my_processor|alu_1|ShiftLeft0~40_combout )))

	.dataa(\my_processor|mux32_2|start[26].mux0|or_1~0_combout ),
	.datab(\my_processor|alu_1|Selector24~0_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~40_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[26].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[26].mux0|or_1~1 .lut_mask = 16'hBA98;
defparam \my_processor|mux32_2|start[26].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N24
cycloneive_lcell_comb \my_processor|mux32_2|start[26].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[26].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector29~6_combout  & ((\my_processor|alu_1|Selector29~4_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_processor|alu_1|Selector29~4_combout  & 
// ((\my_processor|mux32_2|start[26].mux0|or_1~1_combout ))))) # (!\my_processor|alu_1|Selector29~6_combout  & (((!\my_processor|alu_1|Selector29~4_combout ))))

	.dataa(\my_processor|alu_1|Selector29~6_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datac(\my_processor|mux32_2|start[26].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|Selector29~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[26].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[26].mux0|or_1~2 .lut_mask = 16'h88F5;
defparam \my_processor|mux32_2|start[26].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N6
cycloneive_lcell_comb \my_processor|mux32_2|start[26].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[26].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector29~6_combout  & (((\my_processor|mux32_2|start[26].mux0|or_1~2_combout )))) # (!\my_processor|alu_1|Selector29~6_combout  & 
// ((\my_processor|mux32_2|start[26].mux0|or_1~2_combout  & ((\my_processor|alu_1|Add1~52_combout ))) # (!\my_processor|mux32_2|start[26].mux0|or_1~2_combout  & (\my_processor|alu_1|ShiftRight0~93_combout ))))

	.dataa(\my_processor|alu_1|Selector29~6_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~93_combout ),
	.datac(\my_processor|alu_1|Add1~52_combout ),
	.datad(\my_processor|mux32_2|start[26].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[26].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[26].mux0|or_1~3 .lut_mask = 16'hFA44;
defparam \my_processor|mux32_2|start[26].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N0
cycloneive_lcell_comb \my_processor|mux32_2|start[26].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[26].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[26].mux0|or_1~4_combout  & ((\my_processor|alu_1|Selector29~9_combout ) # ((\my_processor|alu_1|Add0~52_combout )))) # 
// (!\my_processor|mux32_2|start[26].mux0|or_1~4_combout  & (!\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|mux32_2|start[26].mux0|or_1~3_combout ))))

	.dataa(\my_processor|mux32_2|start[26].mux0|or_1~4_combout ),
	.datab(\my_processor|alu_1|Selector29~9_combout ),
	.datac(\my_processor|alu_1|Add0~52_combout ),
	.datad(\my_processor|mux32_2|start[26].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[26].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[26].mux0|or_1~5 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_2|start[26].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N18
cycloneive_lcell_comb \my_processor|mux32_2|start[26].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_2|start[26].mux0|or_1~6_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|dec_1|d5|d2|and4~combout  & ((\my_processor|mux32_2|start[26].mux0|or_1~5_combout 
// )))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(gnd),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|mux32_2|start[26].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[26].mux0|or_1~6 .lut_mask = 16'hF5A0;
defparam \my_processor|mux32_2|start[26].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N5
dffeas \my_regfile|start2[6].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[26].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~585 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~585_combout  = (\my_regfile|decoder3|d4|d1|and3~2_combout  & (\my_regfile|start2[5].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~585 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[26]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~586 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~586_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~586 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[26]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~582 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~582_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[1].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~2_combout ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~582 .lut_mask = 16'h00BF;
defparam \my_regfile|start5[0].trb2|out[26]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~583 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~583_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~583 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[26]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~584 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~584_combout  = (\my_regfile|start5[0].trb2|out[26]~582_combout  & (\my_regfile|start5[0].trb2|out[26]~583_combout  & ((\my_regfile|start2[2].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~582_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[26]~583_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~584 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[26]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~588 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~588_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[11].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~588 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[26]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~587 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~587_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~587 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[26]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~590 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~590_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & (((\my_regfile|start2[15].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~590 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[26]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~589 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~589_combout  = (\my_regfile|decoder3|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and2~0_combout  & ((\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and3~2_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~589 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[26]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~591 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~591_combout  = (\my_regfile|start5[0].trb2|out[26]~588_combout  & (\my_regfile|start5[0].trb2|out[26]~587_combout  & (\my_regfile|start5[0].trb2|out[26]~590_combout  & \my_regfile|start5[0].trb2|out[26]~589_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[26]~588_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~587_combout ),
	.datac(\my_regfile|start5[0].trb2|out[26]~590_combout ),
	.datad(\my_regfile|start5[0].trb2|out[26]~589_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~591 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[26]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~592 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~592_combout  = (\my_regfile|start5[0].trb2|out[26]~585_combout  & (\my_regfile|start5[0].trb2|out[26]~586_combout  & (\my_regfile|start5[0].trb2|out[26]~584_combout  & \my_regfile|start5[0].trb2|out[26]~591_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[26]~585_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~586_combout ),
	.datac(\my_regfile|start5[0].trb2|out[26]~584_combout ),
	.datad(\my_regfile|start5[0].trb2|out[26]~591_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~592 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[26]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~581 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~581_combout  = (\my_regfile|start2[31].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~581 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[26]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~599 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~599_combout  = (\my_regfile|start2[28].reg32_2|start[26].dff1|q~q  & (((\my_regfile|decoder3|d7|d1|and3~0_combout  & !\my_regfile|start2[29].reg32_2|start[26].dff1|q~q )))) # 
// (!\my_regfile|start2[28].reg32_2|start[26].dff1|q~q  & ((\my_regfile|decoder3|d7|d1|and4~0_combout ) # ((\my_regfile|decoder3|d7|d1|and3~0_combout  & !\my_regfile|start2[29].reg32_2|start[26].dff1|q~q ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datac(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datad(\my_regfile|start2[29].reg32_2|start[26].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~599 .lut_mask = 16'h44F4;
defparam \my_regfile|start5[0].trb2|out[26]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~598 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~598_combout  = (\my_regfile|decoder3|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and3~0_combout  & (((\my_regfile|start2[26].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~598 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[26]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~600 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~600_combout  = (!\my_regfile|start5[0].trb2|out[26]~599_combout  & (\my_regfile|start5[0].trb2|out[26]~598_combout  & ((\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout 
// ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~599_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[26]~598_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~600 .lut_mask = 16'h3100;
defparam \my_regfile|start5[0].trb2|out[26]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~596 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~596_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[23].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~596 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[26]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~593 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~593_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~593 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[26]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~594 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~594_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[19].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~594 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[26]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~595 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~595_combout  = (\my_regfile|start2[21].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~595 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[26]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~597 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~597_combout  = (\my_regfile|start5[0].trb2|out[26]~596_combout  & (\my_regfile|start5[0].trb2|out[26]~593_combout  & (\my_regfile|start5[0].trb2|out[26]~594_combout  & \my_regfile|start5[0].trb2|out[26]~595_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[26]~596_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~593_combout ),
	.datac(\my_regfile|start5[0].trb2|out[26]~594_combout ),
	.datad(\my_regfile|start5[0].trb2|out[26]~595_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~597 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[26]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~601 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~601_combout  = (\my_regfile|start5[0].trb2|out[26]~592_combout  & (\my_regfile|start5[0].trb2|out[26]~581_combout  & (\my_regfile|start5[0].trb2|out[26]~600_combout  & \my_regfile|start5[0].trb2|out[26]~597_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[26]~592_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~581_combout ),
	.datac(\my_regfile|start5[0].trb2|out[26]~600_combout ),
	.datad(\my_regfile|start5[0].trb2|out[26]~597_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~601 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[26]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \my_processor|mux32_1|start[26].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[26].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[26]~601_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[26]~601_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[26].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[26].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \my_processor|alu_1|Add0~54 (
// Equation(s):
// \my_processor|alu_1|Add0~54_combout  = (\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[27]~613_combout  & (\my_processor|alu_1|Add0~53  & VCC)) # (!\my_regfile|start4[0].trb1|out[27]~613_combout  & 
// (!\my_processor|alu_1|Add0~53 )))) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[27]~613_combout  & (!\my_processor|alu_1|Add0~53 )) # (!\my_regfile|start4[0].trb1|out[27]~613_combout  & 
// ((\my_processor|alu_1|Add0~53 ) # (GND)))))
// \my_processor|alu_1|Add0~55  = CARRY((\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[27]~613_combout  & !\my_processor|alu_1|Add0~53 )) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~53 ) # (!\my_regfile|start4[0].trb1|out[27]~613_combout ))))

	.dataa(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~53 ),
	.combout(\my_processor|alu_1|Add0~54_combout ),
	.cout(\my_processor|alu_1|Add0~55 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~97 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|start4[0].trb1|out[31]~689_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~66_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~97 .lut_mask = 16'hF1E0;
defparam \my_processor|alu_1|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~42 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~37_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~41_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~41_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~42 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~43 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~42_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftLeft0~27_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~42_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~43 .lut_mask = 16'hCCF0;
defparam \my_processor|alu_1|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~44 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~25_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|alu_1|ShiftLeft0~43_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftLeft0~25_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~44 .lut_mask = 16'h7340;
defparam \my_processor|alu_1|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~94 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[24]~670_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[25]~632_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~94 .lut_mask = 16'h8A80;
defparam \my_processor|alu_1|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~95 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[26]~651_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_regfile|start4[0].trb1|out[27]~613_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|start4[0].trb1|out[26]~651_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~95 .lut_mask = 16'hFC0C;
defparam \my_processor|alu_1|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~96 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~96_combout  = (\my_processor|alu_1|ShiftLeft0~94_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftLeft0~95_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~94_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~96 .lut_mask = 16'hF5F0;
defparam \my_processor|alu_1|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~74 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~60_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~73_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_1|ShiftLeft0~73_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~74 .lut_mask = 16'hEE44;
defparam \my_processor|alu_1|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \my_processor|mux32_2|start[27].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[27].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector24~0_combout  & ((\my_processor|alu_1|ShiftLeft0~96_combout ) # ((\my_processor|alu_1|Selector24~1_combout )))) # (!\my_processor|alu_1|Selector24~0_combout  & 
// (((\my_processor|alu_1|ShiftLeft0~74_combout  & !\my_processor|alu_1|Selector24~1_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~96_combout ),
	.datab(\my_processor|alu_1|Selector24~0_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~74_combout ),
	.datad(\my_processor|alu_1|Selector24~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[27].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[27].mux0|or_1~0 .lut_mask = 16'hCCB8;
defparam \my_processor|mux32_2|start[27].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \my_processor|mux32_2|start[27].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[27].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector24~1_combout  & ((\my_processor|mux32_2|start[27].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~85_combout )) # 
// (!\my_processor|mux32_2|start[27].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~44_combout ))))) # (!\my_processor|alu_1|Selector24~1_combout  & (((\my_processor|mux32_2|start[27].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~85_combout ),
	.datab(\my_processor|alu_1|Selector24~1_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~44_combout ),
	.datad(\my_processor|mux32_2|start[27].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[27].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[27].mux0|or_1~1 .lut_mask = 16'hBBC0;
defparam \my_processor|mux32_2|start[27].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \my_processor|mux32_2|start[27].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[27].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector29~4_combout  & (\my_processor|alu_1|Selector29~6_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout ))) # (!\my_processor|alu_1|Selector29~4_combout  & 
// (((\my_processor|mux32_2|start[27].mux0|or_1~1_combout )) # (!\my_processor|alu_1|Selector29~6_combout )))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|Selector29~6_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|mux32_2|start[27].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[27].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[27].mux0|or_1~2 .lut_mask = 16'hD591;
defparam \my_processor|mux32_2|start[27].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \my_processor|alu_1|Add1~54 (
// Equation(s):
// \my_processor|alu_1|Add1~54_combout  = (\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[27]~613_combout  & (!\my_processor|alu_1|Add1~53 )) # (!\my_regfile|start4[0].trb1|out[27]~613_combout  & 
// ((\my_processor|alu_1|Add1~53 ) # (GND))))) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[27]~613_combout  & (\my_processor|alu_1|Add1~53  & VCC)) # (!\my_regfile|start4[0].trb1|out[27]~613_combout  & 
// (!\my_processor|alu_1|Add1~53 ))))
// \my_processor|alu_1|Add1~55  = CARRY((\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & ((!\my_processor|alu_1|Add1~53 ) # (!\my_regfile|start4[0].trb1|out[27]~613_combout ))) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[27]~613_combout  & !\my_processor|alu_1|Add1~53 )))

	.dataa(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~53 ),
	.combout(\my_processor|alu_1|Add1~54_combout ),
	.cout(\my_processor|alu_1|Add1~55 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~54 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \my_processor|mux32_2|start[27].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[27].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector29~6_combout  & (((\my_processor|mux32_2|start[27].mux0|or_1~2_combout )))) # (!\my_processor|alu_1|Selector29~6_combout  & 
// ((\my_processor|mux32_2|start[27].mux0|or_1~2_combout  & ((\my_processor|alu_1|Add1~54_combout ))) # (!\my_processor|mux32_2|start[27].mux0|or_1~2_combout  & (\my_processor|alu_1|ShiftRight0~97_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~97_combout ),
	.datab(\my_processor|alu_1|Selector29~6_combout ),
	.datac(\my_processor|mux32_2|start[27].mux0|or_1~2_combout ),
	.datad(\my_processor|alu_1|Add1~54_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[27].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[27].mux0|or_1~3 .lut_mask = 16'hF2C2;
defparam \my_processor|mux32_2|start[27].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \my_processor|mux32_2|start[27].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[27].mux0|or_1~4_combout  = (\my_processor|alu_1|Selector29~10_combout  & ((\my_processor|alu_1|Selector29~9_combout ) # ((\my_processor|alu_1|Add0~54_combout )))) # (!\my_processor|alu_1|Selector29~10_combout  & 
// (!\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|mux32_2|start[27].mux0|or_1~3_combout ))))

	.dataa(\my_processor|alu_1|Selector29~10_combout ),
	.datab(\my_processor|alu_1|Selector29~9_combout ),
	.datac(\my_processor|alu_1|Add0~54_combout ),
	.datad(\my_processor|mux32_2|start[27].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[27].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[27].mux0|or_1~4 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_2|start[27].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[27].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[27].mux0|or_1~5_combout  = (\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & ((\my_processor|mux32_2|start[27].mux0|or_1~4_combout ) # ((\my_regfile|start4[0].trb1|out[27]~613_combout  & 
// \my_processor|alu_1|Selector29~9_combout )))) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & (\my_processor|mux32_2|start[27].mux0|or_1~4_combout  & ((\my_regfile|start4[0].trb1|out[27]~613_combout ) # 
// (!\my_processor|alu_1|Selector29~9_combout ))))

	.dataa(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.datac(\my_processor|alu_1|Selector29~9_combout ),
	.datad(\my_processor|mux32_2|start[27].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[27].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[27].mux0|or_1~5 .lut_mask = 16'hEF80;
defparam \my_processor|mux32_2|start[27].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \my_processor|mux32_2|start[27].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_2|start[27].mux0|or_1~6_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [27]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|mux32_2|start[27].mux0|or_1~5_combout 
// ))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[27].mux0|or_1~5_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[27].mux0|or_1~6 .lut_mask = 16'hFA50;
defparam \my_processor|mux32_2|start[27].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N9
dffeas \my_regfile|start2[4].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[27].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~604 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~604_combout  = (\my_regfile|decoder3|d4|d2|and1~4_combout  & (\my_regfile|start2[3].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and1~4_combout  & (((\my_regfile|start2[4].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datab(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start2[3].reg32_2|start[27].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~604 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[27]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~602 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~602_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[1].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~2_combout ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~602 .lut_mask = 16'h00BF;
defparam \my_regfile|start5[0].trb2|out[27]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~603 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~603_combout  = (\my_regfile|start5[0].trb2|out[27]~602_combout  & ((\my_regfile|start2[2].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start2[2].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[27]~602_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~603 .lut_mask = 16'hF500;
defparam \my_regfile|start5[0].trb2|out[27]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~605 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~605_combout  = (\my_regfile|decoder3|d4|d1|and3~2_combout  & (\my_regfile|start2[5].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~2_combout  & (((\my_regfile|start2[6].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~605 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[27]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~606 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~606_combout  = (\my_regfile|start2[7].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[7].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~606 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[27]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~607 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~607_combout  = (\my_regfile|start5[0].trb2|out[27]~604_combout  & (\my_regfile|start5[0].trb2|out[27]~603_combout  & (\my_regfile|start5[0].trb2|out[27]~605_combout  & \my_regfile|start5[0].trb2|out[27]~606_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[27]~604_combout ),
	.datab(\my_regfile|start5[0].trb2|out[27]~603_combout ),
	.datac(\my_regfile|start5[0].trb2|out[27]~605_combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~606_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~607 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[27]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~623 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~623_combout  = (\my_regfile|start5[0].trb2|out[27]~607_combout  & (\my_regfile|start5[0].trb2|out[27]~612_combout  & \my_regfile|start5[0].trb2|out[27]~622_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[27]~607_combout ),
	.datac(\my_regfile|start5[0].trb2|out[27]~612_combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~622_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~623 .lut_mask = 16'hC000;
defparam \my_regfile|start5[0].trb2|out[27]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \my_processor|mux32_1|start[27].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[27].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[27]~623_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~623_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[27].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[27].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \my_processor|alu_1|Add0~56 (
// Equation(s):
// \my_processor|alu_1|Add0~56_combout  = ((\my_processor|mux32_1|start[28].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[28]~746_combout  $ (!\my_processor|alu_1|Add0~55 )))) # (GND)
// \my_processor|alu_1|Add0~57  = CARRY((\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[28]~746_combout ) # (!\my_processor|alu_1|Add0~55 ))) # (!\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[28]~746_combout  & !\my_processor|alu_1|Add0~55 )))

	.dataa(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~55 ),
	.combout(\my_processor|alu_1|Add0~56_combout ),
	.cout(\my_processor|alu_1|Add0~57 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~16 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[31]~689_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[29]~708_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~16 .lut_mask = 16'hE400;
defparam \my_processor|alu_1|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
cycloneive_lcell_comb \my_processor|alu_1|Selector29~1 (
// Equation(s):
// \my_processor|alu_1|Selector29~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # (\my_imem|altsyncram_component|auto_generated|q_a [9])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~1 .lut_mask = 16'hFFAA;
defparam \my_processor|alu_1|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~94 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~94_combout  = (\my_processor|alu_1|Selector29~1_combout  & (((\my_regfile|start4[0].trb1|out[31]~689_combout )))) # (!\my_processor|alu_1|Selector29~1_combout  & ((\my_processor|alu_1|ShiftRight0~17_combout ) # 
// ((\my_processor|alu_1|ShiftRight0~16_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~17_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~16_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|alu_1|Selector29~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~94 .lut_mask = 16'hF0EE;
defparam \my_processor|alu_1|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector29~0 (
// Equation(s):
// \my_processor|alu_1|Selector29~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~0 .lut_mask = 16'hAAFA;
defparam \my_processor|alu_1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~97 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[27]~613_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|start4[0].trb1|out[28]~746_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.datac(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~97 .lut_mask = 16'hD8D8;
defparam \my_processor|alu_1|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N4
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector29~0_combout  & (\my_processor|alu_1|Selector29~1_combout )) # (!\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|alu_1|Selector29~1_combout  & 
// (\my_processor|alu_1|ShiftLeft0~88_combout )) # (!\my_processor|alu_1|Selector29~1_combout  & ((\my_processor|alu_1|ShiftLeft0~97_combout )))))

	.dataa(\my_processor|alu_1|Selector29~0_combout ),
	.datab(\my_processor|alu_1|Selector29~1_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~88_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~0 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_2|start[28].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~77 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~64_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~76_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~64_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~77 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|mux32_2|start[28].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~77_combout ))) # 
// (!\my_processor|mux32_2|start[28].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~92_combout )))) # (!\my_processor|alu_1|Selector29~0_combout  & (((\my_processor|mux32_2|start[28].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~92_combout ),
	.datab(\my_processor|alu_1|Selector29~0_combout ),
	.datac(\my_processor|mux32_2|start[28].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~1 .lut_mask = 16'hF838;
defparam \my_processor|mux32_2|start[28].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~11 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~11_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~11 .lut_mask = 16'h0033;
defparam \my_processor|alu_1|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~15 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~11_combout  & (\my_regfile|start4[0].trb1|out[0]~307_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] 
// & (((\my_processor|alu_1|ShiftLeft0~14_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~15 .lut_mask = 16'hB380;
defparam \my_processor|alu_1|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~47 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~30_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~46_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~30_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~47 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~48 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftLeft0~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftLeft0~47_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftLeft0~15_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~48 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N12
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~2_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_1|ShiftLeft0~48_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|mux32_2|start[28].mux0|or_1~1_combout ))))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|mux32_2|start[28].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~2 .lut_mask = 16'h7632;
defparam \my_processor|mux32_2|start[28].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~3_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|mux32_2|start[28].mux0|or_1~2_combout  & ((\my_processor|alu_1|ShiftRight0~94_combout ))) # 
// (!\my_processor|mux32_2|start[28].mux0|or_1~2_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout )))) # (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (((\my_processor|mux32_2|start[28].mux0|or_1~2_combout ))))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~94_combout ),
	.datad(\my_processor|mux32_2|start[28].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~3 .lut_mask = 16'hF588;
defparam \my_processor|mux32_2|start[28].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~4_combout  = (\my_processor|alu_1|Selector31~11_combout  & ((\my_regfile|start4[0].trb1|out[28]~746_combout ) # ((\my_processor|mux32_1|start[28].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Selector31~10_combout 
// )))) # (!\my_processor|alu_1|Selector31~11_combout  & (\my_regfile|start4[0].trb1|out[28]~746_combout  & (\my_processor|alu_1|Selector31~10_combout  & \my_processor|mux32_1|start[28].mux0|or_1~0_combout )))

	.dataa(\my_processor|alu_1|Selector31~11_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.datac(\my_processor|alu_1|Selector31~10_combout ),
	.datad(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~4 .lut_mask = 16'hEA8A;
defparam \my_processor|mux32_2|start[28].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \my_processor|alu_1|Add1~56 (
// Equation(s):
// \my_processor|alu_1|Add1~56_combout  = ((\my_processor|mux32_1|start[28].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[28]~746_combout  $ (\my_processor|alu_1|Add1~55 )))) # (GND)
// \my_processor|alu_1|Add1~57  = CARRY((\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[28]~746_combout  & !\my_processor|alu_1|Add1~55 )) # (!\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[28]~746_combout ) # (!\my_processor|alu_1|Add1~55 ))))

	.dataa(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~55 ),
	.combout(\my_processor|alu_1|Add1~56_combout ),
	.cout(\my_processor|alu_1|Add1~57 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~56 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N8
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[28].mux0|or_1~4_combout  & ((\my_processor|mux32_2|start[28].mux0|or_1~3_combout ) # ((\my_processor|alu_1|Selector31~10_combout )))) # 
// (!\my_processor|mux32_2|start[28].mux0|or_1~4_combout  & (((\my_processor|alu_1|Add1~56_combout  & !\my_processor|alu_1|Selector31~10_combout ))))

	.dataa(\my_processor|mux32_2|start[28].mux0|or_1~3_combout ),
	.datab(\my_processor|mux32_2|start[28].mux0|or_1~4_combout ),
	.datac(\my_processor|alu_1|Add1~56_combout ),
	.datad(\my_processor|alu_1|Selector31~10_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~5 .lut_mask = 16'hCCB8;
defparam \my_processor|mux32_2|start[28].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~774 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~774_combout  = (\my_regfile|start5[0].trb2|out[28]~644_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[28]~644_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~774_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~774 .lut_mask = 16'hFF33;
defparam \my_regfile|start5[0].trb2|out[28]~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~775 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~775_combout  = (\my_regfile|start5[0].trb2|out[29]~665_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[29]~665_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~775_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~775 .lut_mask = 16'hDDDD;
defparam \my_regfile|start5[0].trb2|out[29]~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[29]~775_combout ,\my_regfile|start5[0].trb2|out[28]~774_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N6
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~6_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [28])))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (!\my_processor|alu_1|Selector31~14_combout  & 
// (\my_processor|mux32_2|start[28].mux0|or_1~5_combout )))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|mux32_2|start[28].mux0|or_1~5_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~6 .lut_mask = 16'hDC10;
defparam \my_processor|mux32_2|start[28].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N2
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~7_combout  = (\my_processor|mux32_2|start[28].mux0|or_1~6_combout ) # ((\my_processor|alu_1|Selector31~14_combout  & (\my_processor|alu_1|Add0~56_combout  & !\my_processor|dec_1|d5|d2|and4~combout )))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(\my_processor|alu_1|Add0~56_combout ),
	.datac(\my_processor|dec_1|d5|d2|and4~combout ),
	.datad(\my_processor|mux32_2|start[28].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~7 .lut_mask = 16'hFF08;
defparam \my_processor|mux32_2|start[28].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N17
dffeas \my_regfile|start2[7].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[28].mux0|or_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~627 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~627_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~627 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[28]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \my_regfile|start5[5].trb2|out[28]~6 (
// Equation(s):
// \my_regfile|start5[5].trb2|out[28]~6_combout  = (\my_processor|mux5_1|start[3].mux0|or_1~0_combout ) # (((\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # 
// (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout ))

	.dataa(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[5].trb2|out[28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[5].trb2|out[28]~6 .lut_mask = 16'hFBFF;
defparam \my_regfile|start5[5].trb2|out[28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~628 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~628_combout  = (\my_regfile|start5[0].trb2|out[28]~627_combout  & (\my_regfile|start5[5].trb2|out[28]~6_combout  & ((\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[28]~627_combout ),
	.datab(\my_regfile|start5[5].trb2|out[28]~6_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~628 .lut_mask = 16'h8088;
defparam \my_regfile|start5[0].trb2|out[28]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~624 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~624_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[1].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~3_combout )))

	.dataa(\my_regfile|start2[1].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and3~3_combout ),
	.datac(gnd),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~624 .lut_mask = 16'h00BB;
defparam \my_regfile|start5[0].trb2|out[28]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~625 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~625_combout  = (\my_regfile|start2[3].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~625 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[28]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~626 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~626_combout  = (\my_regfile|start5[0].trb2|out[28]~624_combout  & (\my_regfile|start5[0].trb2|out[28]~625_combout  & ((\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[28]~624_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[28]~625_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~626 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[28]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~630 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~630_combout  = (\my_regfile|start2[11].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~630 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[28]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~629 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~629_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~629 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[28]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~632 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~632_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~632 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[28]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~631 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~631_combout  = (\my_regfile|decoder3|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and2~0_combout  & ((\my_regfile|start2[13].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and3~2_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~631 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[28]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~633 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~633_combout  = (\my_regfile|start5[0].trb2|out[28]~630_combout  & (\my_regfile|start5[0].trb2|out[28]~629_combout  & (\my_regfile|start5[0].trb2|out[28]~632_combout  & \my_regfile|start5[0].trb2|out[28]~631_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[28]~630_combout ),
	.datab(\my_regfile|start5[0].trb2|out[28]~629_combout ),
	.datac(\my_regfile|start5[0].trb2|out[28]~632_combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~631_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~633 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[28]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~640 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~640_combout  = (\my_regfile|start2[28].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[28].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~640 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[28]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~641 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~641_combout  = (\my_regfile|decoder3|d7|d1|and2~0_combout  & (\my_regfile|start2[30].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~0_combout  & (((\my_regfile|start2[31].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~641 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[28]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~642 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~642_combout  = (\my_regfile|start5[0].trb2|out[28]~641_combout  & ((\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[28]~641_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ),
	.datac(gnd),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~642 .lut_mask = 16'h88AA;
defparam \my_regfile|start5[0].trb2|out[28]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~639 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~639_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~639 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[28]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~634 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~634_combout  = (\my_regfile|decoder3|d6|d2|and2~0_combout  & (\my_regfile|start2[18].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and2~0_combout  & (((\my_regfile|start2[17].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start2[18].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~634 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[28]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~636 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~636_combout  = (\my_regfile|start2[21].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~636 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[28]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~635 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~635_combout  = (\my_regfile|decoder3|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~635 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[28]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~637 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~637_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and1~0_combout  & (((\my_regfile|start2[24].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~637 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[28]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~638 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~638_combout  = (\my_regfile|start5[0].trb2|out[28]~634_combout  & (\my_regfile|start5[0].trb2|out[28]~636_combout  & (\my_regfile|start5[0].trb2|out[28]~635_combout  & \my_regfile|start5[0].trb2|out[28]~637_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[28]~634_combout ),
	.datab(\my_regfile|start5[0].trb2|out[28]~636_combout ),
	.datac(\my_regfile|start5[0].trb2|out[28]~635_combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~637_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~638 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[28]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~643 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~643_combout  = (\my_regfile|start5[0].trb2|out[28]~640_combout  & (\my_regfile|start5[0].trb2|out[28]~642_combout  & (\my_regfile|start5[0].trb2|out[28]~639_combout  & \my_regfile|start5[0].trb2|out[28]~638_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[28]~640_combout ),
	.datab(\my_regfile|start5[0].trb2|out[28]~642_combout ),
	.datac(\my_regfile|start5[0].trb2|out[28]~639_combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~638_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~643 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[28]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~644 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~644_combout  = (\my_regfile|start5[0].trb2|out[28]~628_combout  & (\my_regfile|start5[0].trb2|out[28]~626_combout  & (\my_regfile|start5[0].trb2|out[28]~633_combout  & \my_regfile|start5[0].trb2|out[28]~643_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[28]~628_combout ),
	.datab(\my_regfile|start5[0].trb2|out[28]~626_combout ),
	.datac(\my_regfile|start5[0].trb2|out[28]~633_combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~643_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~644 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[28]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \my_processor|mux32_1|start[28].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[28].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[28]~644_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~644_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[28].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[28].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \my_processor|alu_1|Add0~58 (
// Equation(s):
// \my_processor|alu_1|Add0~58_combout  = (\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[29]~708_combout  & (\my_processor|alu_1|Add0~57  & VCC)) # (!\my_regfile|start4[0].trb1|out[29]~708_combout  & 
// (!\my_processor|alu_1|Add0~57 )))) # (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[29]~708_combout  & (!\my_processor|alu_1|Add0~57 )) # (!\my_regfile|start4[0].trb1|out[29]~708_combout  & 
// ((\my_processor|alu_1|Add0~57 ) # (GND)))))
// \my_processor|alu_1|Add0~59  = CARRY((\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[29]~708_combout  & !\my_processor|alu_1|Add0~57 )) # (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~57 ) # (!\my_regfile|start4[0].trb1|out[29]~708_combout ))))

	.dataa(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~57 ),
	.combout(\my_processor|alu_1|Add0~58_combout ),
	.cout(\my_processor|alu_1|Add0~59 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \my_processor|alu_1|Add1~58 (
// Equation(s):
// \my_processor|alu_1|Add1~58_combout  = (\my_regfile|start4[0].trb1|out[29]~708_combout  & ((\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~57 )) # (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~57  & VCC)))) # (!\my_regfile|start4[0].trb1|out[29]~708_combout  & ((\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~57 ) # (GND))) # (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~57 ))))
// \my_processor|alu_1|Add1~59  = CARRY((\my_regfile|start4[0].trb1|out[29]~708_combout  & (\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~57 )) # (!\my_regfile|start4[0].trb1|out[29]~708_combout  & 
// ((\my_processor|mux32_1|start[29].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~57 ))))

	.dataa(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.datab(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~57 ),
	.combout(\my_processor|alu_1|Add1~58_combout ),
	.cout(\my_processor|alu_1|Add1~59 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~58 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|alu_1|Selector31~11_combout  & (!\my_regfile|start4[0].trb1|out[29]~708_combout  & !\my_processor|mux32_1|start[29].mux0|or_1~0_combout )) 
// # (!\my_processor|alu_1|Selector31~11_combout  & ((!\my_processor|mux32_1|start[29].mux0|or_1~0_combout ) # (!\my_regfile|start4[0].trb1|out[29]~708_combout )))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|alu_1|Selector31~11_combout ),
	.datac(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.datad(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~0 .lut_mask = 16'h022A;
defparam \my_processor|mux32_2|start[29].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~1_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [29])))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (!\my_processor|alu_1|Selector31~14_combout  & 
// (!\my_processor|mux32_2|start[29].mux0|or_1~0_combout )))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|alu_1|Selector31~14_combout ),
	.datac(\my_processor|mux32_2|start[29].mux0|or_1~0_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~1 .lut_mask = 16'hAB01;
defparam \my_processor|mux32_2|start[29].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~51 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~34_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~50_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~50_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~51 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~19 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~6_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [8]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|alu_1|ShiftLeft0~18_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~19 .lut_mask = 16'h2F20;
defparam \my_processor|alu_1|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~52 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftLeft0~19_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftLeft0~51_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_1|ShiftLeft0~51_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~52 .lut_mask = 16'hEE44;
defparam \my_processor|alu_1|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~95 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|alu_1|Selector31~3_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_processor|alu_1|Selector31~3_combout  & ((\my_processor|alu_1|ShiftRight0~36_combout )))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftRight0~36_combout ),
	.datad(\my_processor|alu_1|Selector31~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~95 .lut_mask = 16'hAAB8;
defparam \my_processor|alu_1|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~2_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_1|ShiftRight0~95_combout ))))) # (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~2 .lut_mask = 16'hE6C4;
defparam \my_processor|mux32_2|start[29].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~80 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~79_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~67_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~80 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~98 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~98_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[28]~746_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_regfile|start4[0].trb1|out[29]~708_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~98 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector29~0_combout  & (((\my_processor|alu_1|Selector29~1_combout )))) # (!\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|alu_1|Selector29~1_combout  & 
// ((\my_processor|alu_1|ShiftLeft0~90_combout ))) # (!\my_processor|alu_1|Selector29~1_combout  & (\my_processor|alu_1|ShiftLeft0~98_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~98_combout ),
	.datab(\my_processor|alu_1|Selector29~0_combout ),
	.datac(\my_processor|alu_1|Selector29~1_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~3 .lut_mask = 16'hF2C2;
defparam \my_processor|mux32_2|start[29].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~4_combout  = (\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|mux32_2|start[29].mux0|or_1~3_combout  & ((\my_processor|alu_1|ShiftLeft0~80_combout ))) # 
// (!\my_processor|mux32_2|start[29].mux0|or_1~3_combout  & (\my_processor|alu_1|ShiftLeft0~95_combout )))) # (!\my_processor|alu_1|Selector29~0_combout  & (((\my_processor|mux32_2|start[29].mux0|or_1~3_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~95_combout ),
	.datab(\my_processor|alu_1|Selector29~0_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~80_combout ),
	.datad(\my_processor|mux32_2|start[29].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~4 .lut_mask = 16'hF388;
defparam \my_processor|mux32_2|start[29].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~5_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_processor|mux32_2|start[29].mux0|or_1~2_combout  $ (\my_dmem|altsyncram_component|auto_generated|q_a [29])))) # 
// (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|mux32_2|start[29].mux0|or_1~4_combout  & (!\my_processor|mux32_2|start[29].mux0|or_1~2_combout )))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|mux32_2|start[29].mux0|or_1~4_combout ),
	.datac(\my_processor|mux32_2|start[29].mux0|or_1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~5 .lut_mask = 16'h0EA4;
defparam \my_processor|mux32_2|start[29].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~6_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (((\my_processor|mux32_2|start[29].mux0|or_1~2_combout )))) # (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & 
// ((\my_processor|mux32_2|start[29].mux0|or_1~2_combout  & (\my_processor|alu_1|ShiftLeft0~52_combout  & !\my_processor|mux32_2|start[29].mux0|or_1~5_combout )) # (!\my_processor|mux32_2|start[29].mux0|or_1~2_combout  & 
// ((\my_processor|mux32_2|start[29].mux0|or_1~5_combout )))))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~52_combout ),
	.datac(\my_processor|mux32_2|start[29].mux0|or_1~2_combout ),
	.datad(\my_processor|mux32_2|start[29].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~6 .lut_mask = 16'hA5E0;
defparam \my_processor|mux32_2|start[29].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~7_combout  = (\my_processor|dec_1|d5|d2|and4~combout ) # ((\my_processor|alu_1|Selector31~10_combout ) # ((\my_processor|alu_1|Selector31~11_combout  & \my_processor|mux32_2|start[29].mux0|or_1~6_combout )))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|alu_1|Selector31~11_combout ),
	.datac(\my_processor|alu_1|Selector31~10_combout ),
	.datad(\my_processor|mux32_2|start[29].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~7 .lut_mask = 16'hFEFA;
defparam \my_processor|mux32_2|start[29].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~8 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~8_combout  = (\my_processor|mux32_2|start[29].mux0|or_1~1_combout  & ((\my_processor|mux32_2|start[29].mux0|or_1~7_combout ) # ((\my_processor|alu_1|Add1~58_combout  & !\my_processor|alu_1|Selector31~11_combout 
// ))))

	.dataa(\my_processor|alu_1|Add1~58_combout ),
	.datab(\my_processor|alu_1|Selector31~11_combout ),
	.datac(\my_processor|mux32_2|start[29].mux0|or_1~1_combout ),
	.datad(\my_processor|mux32_2|start[29].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~8 .lut_mask = 16'hF020;
defparam \my_processor|mux32_2|start[29].mux0|or_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~9 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~9_combout  = (\my_processor|mux32_2|start[29].mux0|or_1~8_combout ) # ((!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector31~14_combout  & \my_processor|alu_1|Add0~58_combout )))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|alu_1|Selector31~14_combout ),
	.datac(\my_processor|alu_1|Add0~58_combout ),
	.datad(\my_processor|mux32_2|start[29].mux0|or_1~8_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~9 .lut_mask = 16'hFF40;
defparam \my_processor|mux32_2|start[29].mux0|or_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \my_regfile|start2[9].reg32_2|start[29].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[9].reg32_2|start[29].dff1|q~feeder_combout  = \my_processor|mux32_2|start[29].mux0|or_1~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[29].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[9].reg32_2|start[29].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[29].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[9].reg32_2|start[29].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N15
dffeas \my_regfile|start2[9].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[9].reg32_2|start[29].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~694 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~694_combout  = (\my_regfile|decoder2|d5|d2|and3~4_combout  & (\my_regfile|start2[9].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~4_combout  & (((\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datad(\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~694 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[29]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~695 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~695_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & (((\my_regfile|start2[11].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~695 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[29]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~697 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~697_combout  = (\my_regfile|start2[15].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~5_combout  & ((\my_regfile|start2[16].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~697 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[29]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~696 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~696_combout  = (\my_regfile|start2[13].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~4_combout  & ((\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~696 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[29]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~698 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~698_combout  = (\my_regfile|start4[0].trb1|out[29]~694_combout  & (\my_regfile|start4[0].trb1|out[29]~695_combout  & (\my_regfile|start4[0].trb1|out[29]~697_combout  & \my_regfile|start4[0].trb1|out[29]~696_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[29]~694_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~695_combout ),
	.datac(\my_regfile|start4[0].trb1|out[29]~697_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~696_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~698 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[29]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~690 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~690_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & (((\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~690 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[29]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~193 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~193_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|start2[1].reg32_2|start[29].dff1|q~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|start2[2].reg32_2|start[29].dff1|q~q  & ((\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|start2[2].reg32_2|start[29].dff1|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[1].reg32_2|start[29].dff1|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~193 .lut_mask = 16'hEEC0;
defparam \my_regfile|start4[0].trb1|out[29]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~952 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~952_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_regfile|start4[0].trb1|out[29]~193_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|start4[0].trb1|out[29]~193_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~952_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~952 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[29]~952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~692 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~692_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~692 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[29]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~691 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~691_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start2[6].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~691 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[29]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~693 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~693_combout  = (\my_regfile|start4[0].trb1|out[29]~690_combout  & (\my_regfile|start4[0].trb1|out[29]~952_combout  & (\my_regfile|start4[0].trb1|out[29]~692_combout  & \my_regfile|start4[0].trb1|out[29]~691_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[29]~690_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~952_combout ),
	.datac(\my_regfile|start4[0].trb1|out[29]~692_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~691_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~693 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[29]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~702 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~702_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~702 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[29]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~701 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~701_combout  = (\my_regfile|decoder2|d6|d1|and2~4_combout  & (\my_regfile|start2[22].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and2~4_combout  & (((\my_regfile|start2[21].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~701 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[29]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~700 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~700_combout  = (\my_regfile|decoder2|d6|d1|and4~4_combout  & (\my_regfile|start2[20].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and4~4_combout  & (((\my_regfile|start2[19].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~700 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[29]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~699 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~699_combout  = (\my_regfile|start2[18].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[17].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~4_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~4_combout  & ((\my_regfile|start2[17].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~699 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[29]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~703 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~703_combout  = (\my_regfile|start4[0].trb1|out[29]~702_combout  & (\my_regfile|start4[0].trb1|out[29]~701_combout  & (\my_regfile|start4[0].trb1|out[29]~700_combout  & \my_regfile|start4[0].trb1|out[29]~699_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[29]~702_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~701_combout ),
	.datac(\my_regfile|start4[0].trb1|out[29]~700_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~699_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~703 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[29]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~706 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~706_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and2~4_combout  & (((\my_regfile|start2[31].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~706 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[29]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[29]~18 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[29]~18_combout  = (((\my_regfile|start2[27].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d5|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[29]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[29]~18 .lut_mask = 16'hFF7F;
defparam \my_regfile|start4[27].trb1|out[29]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~704 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~704_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and3~0_combout  & (((\my_regfile|start2[26].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~704 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[29]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~705 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~705_combout  = (\my_regfile|start4[27].trb1|out[29]~18_combout  & (\my_regfile|start4[0].trb1|out[29]~704_combout  & ((\my_regfile|start2[28].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[29]~18_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[29]~704_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~705 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[29]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~707 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~707_combout  = (\my_regfile|start4[0].trb1|out[29]~706_combout  & (\my_regfile|start4[0].trb1|out[29]~705_combout  & ((\my_regfile|start2[29].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~706_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[29]~705_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~707 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[29]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~708 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~708_combout  = (\my_regfile|start4[0].trb1|out[29]~698_combout  & (\my_regfile|start4[0].trb1|out[29]~693_combout  & (\my_regfile|start4[0].trb1|out[29]~703_combout  & \my_regfile|start4[0].trb1|out[29]~707_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[29]~698_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~693_combout ),
	.datac(\my_regfile|start4[0].trb1|out[29]~703_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~707_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~708 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[29]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \my_processor|alu_1|Add1~60 (
// Equation(s):
// \my_processor|alu_1|Add1~60_combout  = ((\my_processor|mux32_1|start[30].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[30]~727_combout  $ (\my_processor|alu_1|Add1~59 )))) # (GND)
// \my_processor|alu_1|Add1~61  = CARRY((\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[30]~727_combout  & !\my_processor|alu_1|Add1~59 )) # (!\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[30]~727_combout ) # (!\my_processor|alu_1|Add1~59 ))))

	.dataa(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~59 ),
	.combout(\my_processor|alu_1|Add1~60_combout ),
	.cout(\my_processor|alu_1|Add1~61 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~60 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \my_processor|alu_1|Add0~60 (
// Equation(s):
// \my_processor|alu_1|Add0~60_combout  = ((\my_regfile|start4[0].trb1|out[30]~727_combout  $ (\my_processor|mux32_1|start[30].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~59 )))) # (GND)
// \my_processor|alu_1|Add0~61  = CARRY((\my_regfile|start4[0].trb1|out[30]~727_combout  & ((\my_processor|mux32_1|start[30].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~59 ))) # (!\my_regfile|start4[0].trb1|out[30]~727_combout  & 
// (\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~59 )))

	.dataa(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.datab(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~59 ),
	.combout(\my_processor|alu_1|Add0~60_combout ),
	.cout(\my_processor|alu_1|Add0~61 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \my_processor|alu_1|Selector1~7 (
// Equation(s):
// \my_processor|alu_1|Selector1~7_combout  = (\my_processor|mux5_01|start[1].m3|and_1~0_combout  & (\my_processor|alu_1|Selector1~6_combout )) # (!\my_processor|mux5_01|start[1].m3|and_1~0_combout  & ((\my_processor|alu_1|Selector1~6_combout  & 
// (\my_processor|alu_1|Add1~60_combout )) # (!\my_processor|alu_1|Selector1~6_combout  & ((\my_processor|alu_1|Add0~60_combout )))))

	.dataa(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.datab(\my_processor|alu_1|Selector1~6_combout ),
	.datac(\my_processor|alu_1|Add1~60_combout ),
	.datad(\my_processor|alu_1|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector1~7 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_1|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~5_combout  = (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & !\my_processor|mux5_01|start[2].m3|and_1~0_combout ))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~5 .lut_mask = 16'h0044;
defparam \my_processor|mux32_2|start[30].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector1~5 (
// Equation(s):
// \my_processor|alu_1|Selector1~5_combout  = (\my_processor|alu_1|ShiftLeft0~4_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_regfile|start4[0].trb1|out[31]~689_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [11] & (\my_regfile|start4[0].trb1|out[30]~727_combout )))) # (!\my_processor|alu_1|ShiftLeft0~4_combout  & (((\my_regfile|start4[0].trb1|out[31]~689_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector1~5 .lut_mask = 16'hFD20;
defparam \my_processor|alu_1|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~2_combout  = (!\my_processor|mux5_01|start[1].m3|and_1~0_combout  & (\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & (!\my_processor|dec_1|d5|d2|and4~combout  & 
// \my_processor|mux5_01|start[2].m3|and_1~0_combout )))

	.dataa(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|dec_1|d5|d2|and4~combout ),
	.datad(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~2 .lut_mask = 16'h0400;
defparam \my_processor|mux32_2|start[30].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector1~0 (
// Equation(s):
// \my_processor|alu_1|Selector1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[29]~708_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[30]~727_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector1~0 .lut_mask = 16'h3210;
defparam \my_processor|alu_1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \my_processor|alu_1|Selector1~1 (
// Equation(s):
// \my_processor|alu_1|Selector1~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|Selector1~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftLeft0~97_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu_1|ShiftLeft0~97_combout ),
	.datad(\my_processor|alu_1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector1~1 .lut_mask = 16'h5540;
defparam \my_processor|alu_1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector1~2 (
// Equation(s):
// \my_processor|alu_1|Selector1~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|Selector1~1_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|alu_1|ShiftLeft0~93_combout ))))

	.dataa(\my_processor|alu_1|Selector1~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector1~2 .lut_mask = 16'h0E0A;
defparam \my_processor|alu_1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector1~3 (
// Equation(s):
// \my_processor|alu_1|Selector1~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_1|Selector1~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu_1|ShiftLeft0~83_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu_1|ShiftLeft0~83_combout ),
	.datad(\my_processor|alu_1|Selector1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector1~3 .lut_mask = 16'h3320;
defparam \my_processor|alu_1|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~53 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~8_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~23_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~23_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~53 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~57 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftLeft0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftLeft0~56_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftLeft0~53_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~57 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector1~4 (
// Equation(s):
// \my_processor|alu_1|Selector1~4_combout  = (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|alu_1|Selector1~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|alu_1|ShiftLeft0~57_combout ))))

	.dataa(\my_processor|alu_1|Selector1~3_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu_1|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector1~4 .lut_mask = 16'h3222;
defparam \my_processor|alu_1|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~3_combout  = (\my_processor|mux32_2|start[30].mux0|or_1~2_combout  & ((\my_processor|alu_1|Selector1~4_combout ) # ((\my_processor|alu_1|Selector1~5_combout  & \my_processor|mux5_01|start[0].m3|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|Selector1~5_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|mux32_2|start[30].mux0|or_1~2_combout ),
	.datad(\my_processor|alu_1|Selector1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~3 .lut_mask = 16'hF080;
defparam \my_processor|mux32_2|start[30].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector31~16 (
// Equation(s):
// \my_processor|alu_1|Selector31~16_combout  = (\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & ((!\my_processor|mux5_01|start[2].m3|and_1~0_combout ) # (!\my_processor|mux5_01|start[1].m3|and_1~0_combout )))

	.dataa(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~16 .lut_mask = 16'h44CC;
defparam \my_processor|alu_1|Selector31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~776 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~776_combout  = (\my_regfile|start5[0].trb2|out[30]~687_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[30]~687_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~776_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~776 .lut_mask = 16'hFF33;
defparam \my_regfile|start5[0].trb2|out[30]~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N9
dffeas \my_regfile|start2[10].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N31
dffeas \my_regfile|start2[9].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~694 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~694_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~694 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[31]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
cycloneive_lcell_comb \my_regfile|start2[15].reg32_2|start[31].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[15].reg32_2|start[31].dff1|q~feeder_combout  = \my_processor|mux32_2|start[31].mux0|or_1~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[15].reg32_2|start[31].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[31].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[15].reg32_2|start[31].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N17
dffeas \my_regfile|start2[15].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[15].reg32_2|start[31].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N21
dffeas \my_regfile|start2[16].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~697 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~697_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~697 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[31]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N15
dffeas \my_regfile|start2[11].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N13
dffeas \my_regfile|start2[12].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~695 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~695_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & (((\my_regfile|start2[12].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~695 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[31]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N21
dffeas \my_regfile|start2[13].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N31
dffeas \my_regfile|start2[14].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~696 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~696_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & (((\my_regfile|start2[14].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start2[14].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~696 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[31]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~698 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~698_combout  = (\my_regfile|start5[0].trb2|out[31]~694_combout  & (\my_regfile|start5[0].trb2|out[31]~697_combout  & (\my_regfile|start5[0].trb2|out[31]~695_combout  & \my_regfile|start5[0].trb2|out[31]~696_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[31]~694_combout ),
	.datab(\my_regfile|start5[0].trb2|out[31]~697_combout ),
	.datac(\my_regfile|start5[0].trb2|out[31]~695_combout ),
	.datad(\my_regfile|start5[0].trb2|out[31]~696_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~698 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[31]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N19
dffeas \my_regfile|start2[5].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N17
dffeas \my_regfile|start2[6].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~691 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~691_combout  = (\my_regfile|start2[5].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~691 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[31]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N27
dffeas \my_regfile|start2[8].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N17
dffeas \my_regfile|start2[7].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~692 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~692_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & (((\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datad(\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~692 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[31]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~693 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~693_combout  = (\my_regfile|start5[0].trb2|out[31]~691_combout  & \my_regfile|start5[0].trb2|out[31]~692_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[31]~691_combout ),
	.datad(\my_regfile|start5[0].trb2|out[31]~692_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~693 .lut_mask = 16'hF000;
defparam \my_regfile|start5[0].trb2|out[31]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~688 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~688_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[1].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~3_combout )))

	.dataa(\my_regfile|start2[1].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and3~3_combout ),
	.datac(gnd),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~688 .lut_mask = 16'h00BB;
defparam \my_regfile|start5[0].trb2|out[31]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \my_regfile|start2[2].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y26_N7
dffeas \my_regfile|start2[3].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y26_N5
dffeas \my_regfile|start2[4].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~689 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~689_combout  = (\my_regfile|start2[3].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~689 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[31]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~690 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~690_combout  = (\my_regfile|start5[0].trb2|out[31]~688_combout  & (\my_regfile|start5[0].trb2|out[31]~689_combout  & ((\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[31]~688_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[31]~689_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~690 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[31]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N13
dffeas \my_regfile|start2[25].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N11
dffeas \my_regfile|start2[26].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~704 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~704_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~704 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[31]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N13
dffeas \my_regfile|start2[29].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N3
dffeas \my_regfile|start2[30].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N25
dffeas \my_regfile|start2[31].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~706 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~706_combout  = (\my_regfile|decoder3|d7|d1|and2~0_combout  & (\my_regfile|start2[30].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~0_combout  & (((\my_regfile|start2[31].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~706 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[31]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~707 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~707_combout  = (\my_regfile|start5[0].trb2|out[31]~706_combout  & ((\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[31]~706_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~707 .lut_mask = 16'hDD00;
defparam \my_regfile|start5[0].trb2|out[31]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N21
dffeas \my_regfile|start2[20].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N19
dffeas \my_regfile|start2[19].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~700 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~700_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[19].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~700 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[31]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \my_regfile|start2[22].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \my_regfile|start2[21].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~701 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~701_combout  = (\my_regfile|start2[22].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[21].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~701 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[31]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N27
dffeas \my_regfile|start2[17].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N21
dffeas \my_regfile|start2[18].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~699 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~699_combout  = (\my_regfile|decoder3|d6|d2|and2~0_combout  & (\my_regfile|start2[18].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and2~0_combout  & (((\my_regfile|start2[17].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~699 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[31]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N31
dffeas \my_regfile|start2[24].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N29
dffeas \my_regfile|start2[23].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~702 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~702_combout  = (\my_regfile|start2[24].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~0_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[23].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~702 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[31]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~703 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~703_combout  = (\my_regfile|start5[0].trb2|out[31]~700_combout  & (\my_regfile|start5[0].trb2|out[31]~701_combout  & (\my_regfile|start5[0].trb2|out[31]~699_combout  & \my_regfile|start5[0].trb2|out[31]~702_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[31]~700_combout ),
	.datab(\my_regfile|start5[0].trb2|out[31]~701_combout ),
	.datac(\my_regfile|start5[0].trb2|out[31]~699_combout ),
	.datad(\my_regfile|start5[0].trb2|out[31]~702_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~703 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[31]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N27
dffeas \my_regfile|start2[27].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N21
dffeas \my_regfile|start2[28].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~705 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~705_combout  = (\my_regfile|start2[27].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[28].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[27].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and1~0_combout  & ((\my_regfile|start2[28].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datac(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datad(\my_regfile|start2[28].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~705 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[31]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~708 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~708_combout  = (\my_regfile|start5[0].trb2|out[31]~704_combout  & (\my_regfile|start5[0].trb2|out[31]~707_combout  & (\my_regfile|start5[0].trb2|out[31]~703_combout  & \my_regfile|start5[0].trb2|out[31]~705_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[31]~704_combout ),
	.datab(\my_regfile|start5[0].trb2|out[31]~707_combout ),
	.datac(\my_regfile|start5[0].trb2|out[31]~703_combout ),
	.datad(\my_regfile|start5[0].trb2|out[31]~705_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~708 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[31]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~709 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~709_combout  = (\my_regfile|start5[0].trb2|out[31]~698_combout  & (\my_regfile|start5[0].trb2|out[31]~693_combout  & (\my_regfile|start5[0].trb2|out[31]~690_combout  & \my_regfile|start5[0].trb2|out[31]~708_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[31]~698_combout ),
	.datab(\my_regfile|start5[0].trb2|out[31]~693_combout ),
	.datac(\my_regfile|start5[0].trb2|out[31]~690_combout ),
	.datad(\my_regfile|start5[0].trb2|out[31]~708_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~709_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~709 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[31]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~777 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~777_combout  = (\my_regfile|start5[0].trb2|out[31]~709_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[31]~709_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~777_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~777 .lut_mask = 16'hFF33;
defparam \my_regfile|start5[0].trb2|out[31]~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[31]~777_combout ,\my_regfile|start5[0].trb2|out[30]~776_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~4_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [30])))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (!\my_processor|alu_1|Selector31~16_combout  & 
// (\my_processor|alu_1|Add0~60_combout )))

	.dataa(\my_processor|alu_1|Selector31~16_combout ),
	.datab(\my_processor|alu_1|Add0~60_combout ),
	.datac(\my_processor|dec_1|d5|d2|and4~combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~4 .lut_mask = 16'hF404;
defparam \my_processor|mux32_2|start[30].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~6_combout  = (\my_processor|mux32_2|start[30].mux0|or_1~3_combout ) # ((\my_processor|mux32_2|start[30].mux0|or_1~4_combout ) # ((\my_processor|alu_1|Selector1~7_combout  & 
// \my_processor|mux32_2|start[30].mux0|or_1~5_combout )))

	.dataa(\my_processor|alu_1|Selector1~7_combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~5_combout ),
	.datac(\my_processor|mux32_2|start[30].mux0|or_1~3_combout ),
	.datad(\my_processor|mux32_2|start[30].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~6 .lut_mask = 16'hFFF8;
defparam \my_processor|mux32_2|start[30].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N21
dffeas \my_regfile|start2[9].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~713 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~713_combout  = (\my_regfile|decoder2|d5|d2|and2~4_combout  & (\my_regfile|start2[10].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~4_combout  & ((\my_regfile|start2[9].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~713_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~713 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[30]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~715 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~715_combout  = (\my_regfile|decoder2|d5|d1|and2~4_combout  & (\my_regfile|start2[14].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~4_combout  & (((\my_regfile|start2[13].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[14].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~715_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~715 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[30]~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~716 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~716_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~5_combout  & (((\my_regfile|start2[16].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~716_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~716 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[30]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~714 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~714_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~714_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~714 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[30]~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~717 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~717_combout  = (\my_regfile|start4[0].trb1|out[30]~713_combout  & (\my_regfile|start4[0].trb1|out[30]~715_combout  & (\my_regfile|start4[0].trb1|out[30]~716_combout  & \my_regfile|start4[0].trb1|out[30]~714_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[30]~713_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~715_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~716_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~714_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~717_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~717 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[30]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~709 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~709_combout  = (\my_regfile|decoder2|d4|d2|and1~5_combout  & (\my_regfile|start2[3].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~5_combout  & ((\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~709_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~709 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[30]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~710 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~710_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~710_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~710 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[30]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~711 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~711_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~711_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~711 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[30]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~202 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~202_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|start2[1].reg32_2|start[30].dff1|q~q  & \my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[1].reg32_2|start[30].dff1|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~202 .lut_mask = 16'hFA88;
defparam \my_regfile|start4[0].trb1|out[30]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~953 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~953_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|start4[0].trb1|out[30]~202_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|start4[0].trb1|out[30]~202_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~953_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~953 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[30]~953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~712 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~712_combout  = (\my_regfile|start4[0].trb1|out[30]~709_combout  & (\my_regfile|start4[0].trb1|out[30]~710_combout  & (\my_regfile|start4[0].trb1|out[30]~711_combout  & \my_regfile|start4[0].trb1|out[30]~953_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[30]~709_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~710_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~711_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~953_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~712_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~712 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[30]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~719 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~719_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~4_combout  & (((\my_regfile|start2[20].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[19].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~719_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~719 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[30]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~721 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~721_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~721_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~721 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[30]~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~718 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~718_combout  = (\my_regfile|start2[18].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[17].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~4_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~4_combout  & ((\my_regfile|start2[17].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~718_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~718 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[30]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~720 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~720_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~4_combout  & (((\my_regfile|start2[22].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~720_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~720 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[30]~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~722 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~722_combout  = (\my_regfile|start4[0].trb1|out[30]~719_combout  & (\my_regfile|start4[0].trb1|out[30]~721_combout  & (\my_regfile|start4[0].trb1|out[30]~718_combout  & \my_regfile|start4[0].trb1|out[30]~720_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[30]~719_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~721_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~718_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~720_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~722_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~722 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[30]~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~725 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~725_combout  = (\my_regfile|start2[31].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[31].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~4_combout  & ((\my_regfile|start2[30].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~725_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~725 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[30]~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[30]~19 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[30]~19_combout  = (((\my_regfile|start2[27].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[30]~19 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~723 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~723_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and3~0_combout  & (((\my_regfile|start2[26].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~723_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~723 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[30]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~724 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~724_combout  = (\my_regfile|start4[27].trb1|out[30]~19_combout  & (\my_regfile|start4[0].trb1|out[30]~723_combout  & ((\my_regfile|start2[28].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[30]~19_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[30]~723_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~724_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~724 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[30]~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~726 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~726_combout  = (\my_regfile|start4[0].trb1|out[30]~725_combout  & (\my_regfile|start4[0].trb1|out[30]~724_combout  & ((\my_regfile|start2[29].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~725_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~724_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~726_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~726 .lut_mask = 16'hB000;
defparam \my_regfile|start4[0].trb1|out[30]~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~727 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~727_combout  = (\my_regfile|start4[0].trb1|out[30]~717_combout  & (\my_regfile|start4[0].trb1|out[30]~712_combout  & (\my_regfile|start4[0].trb1|out[30]~722_combout  & \my_regfile|start4[0].trb1|out[30]~726_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[30]~717_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~712_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~722_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~726_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~727 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[30]~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~17 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~17_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[30]~727_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[28]~746_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~17 .lut_mask = 16'h0D08;
defparam \my_processor|alu_1|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~15 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~14_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~13_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~15 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~18 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~17_combout ) # ((\my_processor|alu_1|ShiftRight0~16_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|alu_1|ShiftRight0~15_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~17_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~16_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~18 .lut_mask = 16'hFBC8;
defparam \my_processor|alu_1|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~22 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[19]~841_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[17]~860_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[19]~841_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~860_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~22 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~23 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[18]~879_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[16]~898_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[16]~898_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~879_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~23 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~24 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~22_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~23_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~22_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~24 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~25 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~24_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~21_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~25 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~26 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftRight0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftRight0~25_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftRight0~18_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~26 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \my_processor|mux32_2|start[16].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[16].mux0|or_1~0_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & (((\my_processor|mux32_2|start[17].mux0|or_1~3_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & 
// ((\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & (\my_processor|alu_1|ShiftLeft0~31_combout )) # (!\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & ((\my_processor|alu_1|ShiftLeft0~65_combout )))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~31_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~65_combout ),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[16].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[16].mux0|or_1~0 .lut_mask = 16'hEE50;
defparam \my_processor|mux32_2|start[16].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \my_processor|mux32_2|start[16].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[16].mux0|or_1~1_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & ((\my_processor|mux32_2|start[16].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~26_combout ))) # 
// (!\my_processor|mux32_2|start[16].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~5_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & (((\my_processor|mux32_2|start[16].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~5_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~26_combout ),
	.datad(\my_processor|mux32_2|start[16].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[16].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[16].mux0|or_1~1 .lut_mask = 16'hF588;
defparam \my_processor|mux32_2|start[16].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \my_processor|mux32_2|start[16].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[16].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|mux32_2|start[16].mux0|or_1~2_combout )))) # (!\my_processor|alu_1|Selector31~10_combout  & 
// ((\my_processor|mux32_2|start[16].mux0|or_1~2_combout  & ((\my_processor|mux32_2|start[16].mux0|or_1~1_combout ))) # (!\my_processor|mux32_2|start[16].mux0|or_1~2_combout  & (\my_processor|alu_1|Add1~32_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|alu_1|Add1~32_combout ),
	.datac(\my_processor|mux32_2|start[16].mux0|or_1~2_combout ),
	.datad(\my_processor|mux32_2|start[16].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[16].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[16].mux0|or_1~3 .lut_mask = 16'hF4A4;
defparam \my_processor|mux32_2|start[16].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneive_lcell_comb \my_processor|mux32_2|start[16].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[16].mux0|or_1~4_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & ((\my_processor|mux32_2|start[17].mux0|or_1~0_combout ) # ((\my_processor|alu_1|Add0~32_combout )))) # 
// (!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & (!\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & ((\my_processor|mux32_2|start[16].mux0|or_1~3_combout ))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|Add0~32_combout ),
	.datad(\my_processor|mux32_2|start[16].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[16].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[16].mux0|or_1~4 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_2|start[16].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~762 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~762_combout  = ((\my_regfile|start5[0].trb2|out[16]~384_combout  & (\my_regfile|start5[0].trb2|out[16]~389_combout  & \my_regfile|start5[0].trb2|out[16]~379_combout ))) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[16]~384_combout ),
	.datac(\my_regfile|start5[0].trb2|out[16]~389_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~379_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~762_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~762 .lut_mask = 16'hD555;
defparam \my_regfile|start5[0].trb2|out[16]~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~763 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~763_combout  = (\my_regfile|start5[0].trb2|out[17]~411_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[17]~411_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~763_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~763 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[17]~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[17]~763_combout ,\my_regfile|start5[0].trb2|out[16]~762_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \my_processor|mux32_2|start[16].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[16].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[16].mux0|or_1~4_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|mux32_2|start[17].mux0|or_1~0_combout ))) # 
// (!\my_processor|mux32_2|start[16].mux0|or_1~4_combout  & (\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout )))

	.dataa(\my_processor|mux32_2|start[16].mux0|or_1~4_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[16].mux0|or_1~5 .lut_mask = 16'hEA62;
defparam \my_processor|mux32_2|start[16].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N11
dffeas \my_regfile|start2[3].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[16].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~880 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~880_combout  = (\my_regfile|start2[3].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and1~5_combout  & ((\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~880_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~880 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[16]~880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~283 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~283_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\my_regfile|start2[1].reg32_2|start[16].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|start2[1].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~283 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[16]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~962 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~962_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[16]~283_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[16]~283_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~962_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~962 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[16]~962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~882 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~882_combout  = (\my_regfile|start2[8].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[8].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and4~4_combout  & ((\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~882_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~882 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[16]~882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~881 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~881_combout  = (\my_regfile|start2[6].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~4_combout  & ((\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~881_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~881 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[16]~881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~883 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~883_combout  = (\my_regfile|start4[0].trb1|out[16]~880_combout  & (\my_regfile|start4[0].trb1|out[16]~962_combout  & (\my_regfile|start4[0].trb1|out[16]~882_combout  & \my_regfile|start4[0].trb1|out[16]~881_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[16]~880_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~962_combout ),
	.datac(\my_regfile|start4[0].trb1|out[16]~882_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~881_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~883_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~883 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[16]~883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~890 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~890_combout  = (\my_regfile|start2[20].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~4_combout  & ((\my_regfile|start2[19].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~890_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~890 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[16]~890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~891 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~891_combout  = (\my_regfile|decoder2|d6|d1|and2~4_combout  & (\my_regfile|start2[22].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and2~4_combout  & (((\my_regfile|start2[21].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~891_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~891 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[16]~891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~892 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~892_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & (((\my_regfile|start2[24].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.datad(\my_regfile|start2[24].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~892_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~892 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[16]~892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~889 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~889_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~889_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~889 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[16]~889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~893 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~893_combout  = (\my_regfile|start4[0].trb1|out[16]~890_combout  & (\my_regfile|start4[0].trb1|out[16]~891_combout  & (\my_regfile|start4[0].trb1|out[16]~892_combout  & \my_regfile|start4[0].trb1|out[16]~889_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[16]~890_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~891_combout ),
	.datac(\my_regfile|start4[0].trb1|out[16]~892_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~889_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~893_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~893 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[16]~893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~884 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~884_combout  = (\my_regfile|start2[9].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[9].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~4_combout  & ((\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~884_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~884 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[16]~884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~887 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~887_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~5_combout  & (((\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~887_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~887 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[16]~887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~886 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~886_combout  = (\my_regfile|decoder2|d5|d1|and2~4_combout  & (\my_regfile|start2[14].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~886_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~886 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[16]~886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~885 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~885_combout  = (\my_regfile|start2[11].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))) # 
// (!\my_regfile|start2[11].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~5_combout  & ((\my_regfile|start2[12].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~885_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~885 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[16]~885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~888 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~888_combout  = (\my_regfile|start4[0].trb1|out[16]~884_combout  & (\my_regfile|start4[0].trb1|out[16]~887_combout  & (\my_regfile|start4[0].trb1|out[16]~886_combout  & \my_regfile|start4[0].trb1|out[16]~885_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[16]~884_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~887_combout ),
	.datac(\my_regfile|start4[0].trb1|out[16]~886_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~885_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~888_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~888 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[16]~888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~896 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~896_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and2~4_combout  & (((\my_regfile|start2[31].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|start2[30].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~896_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~896 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[16]~896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[16]~28 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[16]~28_combout  = (((\my_regfile|start2[27].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[16]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[16]~28 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[16]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~894 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~894_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~894_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~894 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[16]~894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~895 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~895_combout  = (\my_regfile|start4[27].trb1|out[16]~28_combout  & (\my_regfile|start4[0].trb1|out[16]~894_combout  & ((\my_regfile|start2[28].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[16]~28_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[16]~894_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~895_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~895 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[16]~895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~897 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~897_combout  = (\my_regfile|start4[0].trb1|out[16]~896_combout  & (\my_regfile|start4[0].trb1|out[16]~895_combout  & ((\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[16]~896_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~895_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~897_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~897 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[16]~897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~898 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~898_combout  = (\my_regfile|start4[0].trb1|out[16]~883_combout  & (\my_regfile|start4[0].trb1|out[16]~893_combout  & (\my_regfile|start4[0].trb1|out[16]~888_combout  & \my_regfile|start4[0].trb1|out[16]~897_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[16]~883_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~893_combout ),
	.datac(\my_regfile|start4[0].trb1|out[16]~888_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~897_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~898_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~898 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[16]~898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \my_processor|alu_1|Add0~34 (
// Equation(s):
// \my_processor|alu_1|Add0~34_combout  = (\my_regfile|start4[0].trb1|out[17]~860_combout  & ((\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~33  & VCC)) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~33 )))) # (!\my_regfile|start4[0].trb1|out[17]~860_combout  & ((\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~33 )) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~33 ) # (GND)))))
// \my_processor|alu_1|Add0~35  = CARRY((\my_regfile|start4[0].trb1|out[17]~860_combout  & (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~33 )) # (!\my_regfile|start4[0].trb1|out[17]~860_combout  & 
// ((!\my_processor|alu_1|Add0~33 ) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[17]~860_combout ),
	.datab(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~33 ),
	.combout(\my_processor|alu_1|Add0~34_combout ),
	.cout(\my_processor|alu_1|Add0~35 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~99 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~99_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// \my_processor|alu_1|ShiftLeft0~6_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~99 .lut_mask = 16'h0100;
defparam \my_processor|alu_1|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \my_processor|mux32_2|start[17].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[17].mux0|or_1~4_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & (((\my_processor|mux32_2|start[17].mux0|or_1~2_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & 
// ((\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & (\my_processor|alu_1|ShiftLeft0~99_combout )) # (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & ((\my_processor|alu_1|ShiftLeft0~68_combout )))))

	.dataa(\my_processor|alu_1|ShiftLeft0~99_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~68_combout ),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[17].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[17].mux0|or_1~4 .lut_mask = 16'hEE30;
defparam \my_processor|mux32_2|start[17].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~42 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~41_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~19_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~41_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~42 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~43 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[20]~822_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[18]~879_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[20]~822_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~879_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~43 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~44 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~43_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~22_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~22_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~44 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~45 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~42_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~44_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~42_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~45 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~46 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftRight0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftRight0~45_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_1|ShiftRight0~40_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~46 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \my_processor|mux32_2|start[17].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[17].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~4_combout  & (((\my_processor|alu_1|ShiftRight0~46_combout )) # (!\my_processor|mux32_2|start[17].mux0|or_1~3_combout ))) # 
// (!\my_processor|mux32_2|start[17].mux0|or_1~4_combout  & (\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & ((\my_processor|alu_1|ShiftLeft0~35_combout ))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~4_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~46_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[17].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[17].mux0|or_1~5 .lut_mask = 16'hE6A2;
defparam \my_processor|mux32_2|start[17].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \my_processor|mux32_2|start[17].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_2|start[17].mux0|or_1~6_combout  = (\my_processor|alu_1|Selector31~11_combout  & ((\my_processor|alu_1|Selector31~10_combout ) # ((\my_processor|mux32_2|start[17].mux0|or_1~5_combout )))) # (!\my_processor|alu_1|Selector31~11_combout  
// & (!\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Add1~34_combout )))

	.dataa(\my_processor|alu_1|Selector31~11_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_processor|alu_1|Add1~34_combout ),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[17].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[17].mux0|or_1~6 .lut_mask = 16'hBA98;
defparam \my_processor|mux32_2|start[17].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[17].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_2|start[17].mux0|or_1~7_combout  = (\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & ((\my_processor|mux32_2|start[17].mux0|or_1~6_combout ) # ((\my_processor|alu_1|Selector31~10_combout  & 
// \my_regfile|start4[0].trb1|out[17]~860_combout )))) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & (\my_processor|mux32_2|start[17].mux0|or_1~6_combout  & ((\my_regfile|start4[0].trb1|out[17]~860_combout ) # 
// (!\my_processor|alu_1|Selector31~10_combout ))))

	.dataa(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~860_combout ),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[17].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[17].mux0|or_1~7 .lut_mask = 16'hFB80;
defparam \my_processor|mux32_2|start[17].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[17].mux0|or_1~8 (
// Equation(s):
// \my_processor|mux32_2|start[17].mux0|or_1~8_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & ((\my_processor|mux32_2|start[17].mux0|or_1~1_combout ) # ((\my_regfile|start4[0].trb1|out[31]~689_combout )))) # 
// (!\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & (!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & ((\my_processor|mux32_2|start[17].mux0|or_1~7_combout ))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[17].mux0|or_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[17].mux0|or_1~8 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_2|start[17].mux0|or_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneive_lcell_comb \my_processor|mux32_2|start[17].mux0|or_1~9 (
// Equation(s):
// \my_processor|mux32_2|start[17].mux0|or_1~9_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & ((\my_processor|mux32_2|start[17].mux0|or_1~8_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\my_processor|mux32_2|start[17].mux0|or_1~8_combout  & (\my_processor|alu_1|Add0~34_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & (((\my_processor|mux32_2|start[17].mux0|or_1~8_combout ))))

	.dataa(\my_processor|alu_1|Add0~34_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datac(\my_processor|mux32_2|start[17].mux0|or_1~8_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[17].mux0|or_1~9 .lut_mask = 16'hF838;
defparam \my_processor|mux32_2|start[17].mux0|or_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \my_regfile|start2[4].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[17].mux0|or_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~842 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~842_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & (((\my_regfile|start2[3].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~842_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~842 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[17]~842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~265 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~265_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[17].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[17].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~265 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[17]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~960 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~960_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[17]~265_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[17]~265_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~960_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~960 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[17]~960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~844 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~844_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~844_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~844 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[17]~844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~843 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~843_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~843_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~843 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[17]~843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~845 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~845_combout  = (\my_regfile|start4[0].trb1|out[17]~842_combout  & (\my_regfile|start4[0].trb1|out[17]~960_combout  & (\my_regfile|start4[0].trb1|out[17]~844_combout  & \my_regfile|start4[0].trb1|out[17]~843_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[17]~842_combout ),
	.datab(\my_regfile|start4[0].trb1|out[17]~960_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~844_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~843_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~845_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~845 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[17]~845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~849 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~849_combout  = (\my_regfile|start2[16].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[16].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and4~4_combout  & ((\my_regfile|start2[15].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~849_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~849 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[17]~849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~846 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~846_combout  = (\my_regfile|decoder2|d5|d2|and3~4_combout  & (\my_regfile|start2[9].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~4_combout  & ((\my_regfile|start2[10].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~846_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~846 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[17]~846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~848 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~848_combout  = (\my_regfile|decoder2|d5|d1|and3~4_combout  & (\my_regfile|start2[13].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and3~4_combout  & (((\my_regfile|start2[14].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[14].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~848_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~848 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[17]~848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~847 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~847_combout  = (\my_regfile|start2[12].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~847_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~847 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[17]~847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~850 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~850_combout  = (\my_regfile|start4[0].trb1|out[17]~849_combout  & (\my_regfile|start4[0].trb1|out[17]~846_combout  & (\my_regfile|start4[0].trb1|out[17]~848_combout  & \my_regfile|start4[0].trb1|out[17]~847_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[17]~849_combout ),
	.datab(\my_regfile|start4[0].trb1|out[17]~846_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~848_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~847_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~850_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~850 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[17]~850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~853 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~853_combout  = (\my_regfile|start2[21].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~4_combout  & ((\my_regfile|start2[22].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~853_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~853 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[17]~853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~854 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~854_combout  = (\my_regfile|start2[24].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~4_combout  & ((\my_regfile|start2[23].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datac(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.datad(\my_regfile|start2[23].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~854_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~854 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[17]~854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~852 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~852_combout  = (\my_regfile|start2[19].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and1~4_combout  & ((\my_regfile|start2[20].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~852_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~852 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[17]~852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~851 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~851_combout  = (\my_regfile|start2[17].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~851_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~851 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[17]~851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~855 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~855_combout  = (\my_regfile|start4[0].trb1|out[17]~853_combout  & (\my_regfile|start4[0].trb1|out[17]~854_combout  & (\my_regfile|start4[0].trb1|out[17]~852_combout  & \my_regfile|start4[0].trb1|out[17]~851_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[17]~853_combout ),
	.datab(\my_regfile|start4[0].trb1|out[17]~854_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~852_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~851_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~855_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~855 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[17]~855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~858 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~858_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datad(\my_regfile|start2[30].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~858_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~858 .lut_mask = 16'hCF45;
defparam \my_regfile|start4[0].trb1|out[17]~858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[17]~26 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[17]~26_combout  = (((\my_regfile|start2[27].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[17]~26 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~856 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~856_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~856_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~856 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[17]~856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~857 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~857_combout  = (\my_regfile|start4[27].trb1|out[17]~26_combout  & (\my_regfile|start4[0].trb1|out[17]~856_combout  & ((\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[17]~26_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[17]~856_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~857_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~857 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[17]~857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~859 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~859_combout  = (\my_regfile|start4[0].trb1|out[17]~858_combout  & (\my_regfile|start4[0].trb1|out[17]~857_combout  & ((\my_regfile|start2[29].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|start4[0].trb1|out[17]~858_combout ),
	.datac(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~857_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~859_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~859 .lut_mask = 16'h8C00;
defparam \my_regfile|start4[0].trb1|out[17]~859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~860 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~860_combout  = (\my_regfile|start4[0].trb1|out[17]~845_combout  & (\my_regfile|start4[0].trb1|out[17]~850_combout  & (\my_regfile|start4[0].trb1|out[17]~855_combout  & \my_regfile|start4[0].trb1|out[17]~859_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[17]~845_combout ),
	.datab(\my_regfile|start4[0].trb1|out[17]~850_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~855_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~859_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~860_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~860 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[17]~860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneive_lcell_comb \my_processor|alu_1|Add0~36 (
// Equation(s):
// \my_processor|alu_1|Add0~36_combout  = ((\my_processor|mux32_1|start[18].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[18]~879_combout  $ (!\my_processor|alu_1|Add0~35 )))) # (GND)
// \my_processor|alu_1|Add0~37  = CARRY((\my_processor|mux32_1|start[18].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[18]~879_combout ) # (!\my_processor|alu_1|Add0~35 ))) # (!\my_processor|mux32_1|start[18].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[18]~879_combout  & !\my_processor|alu_1|Add0~35 )))

	.dataa(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~879_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~35 ),
	.combout(\my_processor|alu_1|Add0~36_combout ),
	.cout(\my_processor|alu_1|Add0~37 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \my_processor|mux32_2|start[18].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[18].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector31~11_combout  & (((\my_regfile|start4[0].trb1|out[18]~879_combout ) # (\my_processor|mux32_1|start[18].mux0|or_1~0_combout )) # 
// (!\my_processor|alu_1|Selector31~10_combout ))) # (!\my_processor|alu_1|Selector31~11_combout  & (\my_processor|alu_1|Selector31~10_combout  & (\my_regfile|start4[0].trb1|out[18]~879_combout  & \my_processor|mux32_1|start[18].mux0|or_1~0_combout )))

	.dataa(\my_processor|alu_1|Selector31~11_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~879_combout ),
	.datad(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[18].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[18].mux0|or_1~2 .lut_mask = 16'hEAA2;
defparam \my_processor|mux32_2|start[18].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~100 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~100_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|alu_1|ShiftLeft0~8_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~100 .lut_mask = 16'h0300;
defparam \my_processor|alu_1|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N4
cycloneive_lcell_comb \my_processor|mux32_2|start[18].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[18].mux0|or_1~0_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & (\my_processor|mux32_2|start[17].mux0|or_1~3_combout )) # (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & 
// ((\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & (\my_processor|alu_1|ShiftLeft0~39_combout )) # (!\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & ((\my_processor|alu_1|ShiftLeft0~71_combout )))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~39_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[18].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[18].mux0|or_1~0 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_2|start[18].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~54 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~43_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~53_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~54 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~55 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~54_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~52_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~55 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~56 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftRight0~50_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftRight0~55_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftRight0~50_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~56 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N10
cycloneive_lcell_comb \my_processor|mux32_2|start[18].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[18].mux0|or_1~1_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & ((\my_processor|mux32_2|start[18].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~56_combout ))) # 
// (!\my_processor|mux32_2|start[18].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~100_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & (((\my_processor|mux32_2|start[18].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~100_combout ),
	.datac(\my_processor|mux32_2|start[18].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[18].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[18].mux0|or_1~1 .lut_mask = 16'hF858;
defparam \my_processor|mux32_2|start[18].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N8
cycloneive_lcell_comb \my_processor|mux32_2|start[18].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[18].mux0|or_1~3_combout  = (\my_processor|mux32_2|start[18].mux0|or_1~2_combout  & ((\my_processor|alu_1|Selector31~10_combout ) # ((\my_processor|mux32_2|start[18].mux0|or_1~1_combout )))) # 
// (!\my_processor|mux32_2|start[18].mux0|or_1~2_combout  & (!\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Add1~36_combout )))

	.dataa(\my_processor|mux32_2|start[18].mux0|or_1~2_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_processor|alu_1|Add1~36_combout ),
	.datad(\my_processor|mux32_2|start[18].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[18].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[18].mux0|or_1~3 .lut_mask = 16'hBA98;
defparam \my_processor|mux32_2|start[18].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N22
cycloneive_lcell_comb \my_processor|mux32_2|start[18].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[18].mux0|or_1~4_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & ((\my_processor|alu_1|Add0~36_combout ) # ((\my_processor|mux32_2|start[17].mux0|or_1~0_combout )))) # 
// (!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & (((\my_processor|mux32_2|start[18].mux0|or_1~3_combout  & !\my_processor|mux32_2|start[17].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|Add0~36_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datac(\my_processor|mux32_2|start[18].mux0|or_1~3_combout ),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[18].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[18].mux0|or_1~4 .lut_mask = 16'hCCB8;
defparam \my_processor|mux32_2|start[18].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~764 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~764_combout  = (\my_regfile|start5[0].trb2|out[18]~432_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[18]~432_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~764_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~764 .lut_mask = 16'hF0FF;
defparam \my_regfile|start5[0].trb2|out[18]~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~765 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~765_combout  = ((\my_regfile|start5[0].trb2|out[19]~452_combout  & (\my_regfile|start5[0].trb2|out[19]~448_combout  & \my_regfile|start5[0].trb2|out[19]~443_combout ))) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[19]~452_combout ),
	.datab(\my_regfile|start5[0].trb2|out[19]~448_combout ),
	.datac(\my_regfile|start5[0].trb2|out[19]~443_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~765_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~765 .lut_mask = 16'h80FF;
defparam \my_regfile|start5[0].trb2|out[19]~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[19]~765_combout ,\my_regfile|start5[0].trb2|out[18]~764_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N20
cycloneive_lcell_comb \my_processor|mux32_2|start[18].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[18].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[18].mux0|or_1~4_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [18]) # (!\my_processor|mux32_2|start[17].mux0|or_1~0_combout )))) # 
// (!\my_processor|mux32_2|start[18].mux0|or_1~4_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout  & ((\my_processor|mux32_2|start[17].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_2|start[18].mux0|or_1~4_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[18].mux0|or_1~5 .lut_mask = 16'hE4AA;
defparam \my_processor|mux32_2|start[18].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N21
dffeas \my_regfile|start2[2].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[18].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~413 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~413_combout  = (\my_regfile|start2[3].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~413 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[18]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~412 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~412_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~412 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[18]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~414 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~414_combout  = (\my_regfile|start5[0].trb2|out[18]~413_combout  & (\my_regfile|start5[0].trb2|out[18]~412_combout  & ((\my_regfile|start2[2].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[18]~413_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~412_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~414 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[18]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~418 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~418_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~418 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[18]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~417 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~417_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~417 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[18]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~420 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~420_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & (((\my_regfile|start2[15].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~420 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[18]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~419 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~419_combout  = (\my_regfile|start2[14].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and3~2_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~0_combout  & ((\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~419 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[18]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~421 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~421_combout  = (\my_regfile|start5[0].trb2|out[18]~418_combout  & (\my_regfile|start5[0].trb2|out[18]~417_combout  & (\my_regfile|start5[0].trb2|out[18]~420_combout  & \my_regfile|start5[0].trb2|out[18]~419_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[18]~418_combout ),
	.datab(\my_regfile|start5[0].trb2|out[18]~417_combout ),
	.datac(\my_regfile|start5[0].trb2|out[18]~420_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~419_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~421 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[18]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \my_regfile|start5[8].trb2|out[18]~0 (
// Equation(s):
// \my_regfile|start5[8].trb2|out[18]~0_combout  = (\my_regfile|start2[8].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start2[8].reg32_2|start[18].dff1|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start5[8].trb2|out[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[8].trb2|out[18]~0 .lut_mask = 16'hF5F5;
defparam \my_regfile|start5[8].trb2|out[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~415 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~415_combout  = (\my_regfile|start2[5].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~415 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[18]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~416 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~416_combout  = (\my_regfile|start5[8].trb2|out[18]~0_combout  & (\my_regfile|start5[0].trb2|out[18]~415_combout  & ((\my_regfile|start2[7].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start5[8].trb2|out[18]~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~415_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~416 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[18]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~427 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~427_combout  = (\my_regfile|decoder3|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~427 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[18]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~428 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~428_combout  = (\my_regfile|start2[28].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|start2[27].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~428 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[18]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~429 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~429_combout  = (\my_regfile|decoder3|d7|d1|and2~0_combout  & (\my_regfile|start2[30].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~0_combout  & (((\my_regfile|start2[31].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~429 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[18]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~430 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~430_combout  = (\my_regfile|start5[0].trb2|out[18]~429_combout  & ((\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[18]~429_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~430 .lut_mask = 16'hC0CC;
defparam \my_regfile|start5[0].trb2|out[18]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~422 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~422_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and3~0_combout  & (((\my_regfile|start2[18].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~422 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[18]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~424 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~424_combout  = (\my_regfile|start2[21].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~424 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[18]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~425 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~425_combout  = (\my_regfile|start2[23].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[23].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~425 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[18]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~423 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~423_combout  = (\my_regfile|start2[19].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~423 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[18]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~426 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~426_combout  = (\my_regfile|start5[0].trb2|out[18]~422_combout  & (\my_regfile|start5[0].trb2|out[18]~424_combout  & (\my_regfile|start5[0].trb2|out[18]~425_combout  & \my_regfile|start5[0].trb2|out[18]~423_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[18]~422_combout ),
	.datab(\my_regfile|start5[0].trb2|out[18]~424_combout ),
	.datac(\my_regfile|start5[0].trb2|out[18]~425_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~423_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~426 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[18]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~431 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~431_combout  = (\my_regfile|start5[0].trb2|out[18]~427_combout  & (\my_regfile|start5[0].trb2|out[18]~428_combout  & (\my_regfile|start5[0].trb2|out[18]~430_combout  & \my_regfile|start5[0].trb2|out[18]~426_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[18]~427_combout ),
	.datab(\my_regfile|start5[0].trb2|out[18]~428_combout ),
	.datac(\my_regfile|start5[0].trb2|out[18]~430_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~426_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~431 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[18]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~432 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~432_combout  = (\my_regfile|start5[0].trb2|out[18]~414_combout  & (\my_regfile|start5[0].trb2|out[18]~421_combout  & (\my_regfile|start5[0].trb2|out[18]~416_combout  & \my_regfile|start5[0].trb2|out[18]~431_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[18]~414_combout ),
	.datab(\my_regfile|start5[0].trb2|out[18]~421_combout ),
	.datac(\my_regfile|start5[0].trb2|out[18]~416_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~431_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~432 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[18]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \my_processor|mux32_1|start[18].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[18].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[18]~432_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout )))

	.dataa(\my_processor|or_3~combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|start5[0].trb2|out[18]~432_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[18].mux0|or_1~0 .lut_mask = 16'hF5B1;
defparam \my_processor|mux32_1|start[18].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \my_processor|alu_1|Add0~38 (
// Equation(s):
// \my_processor|alu_1|Add0~38_combout  = (\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[19]~841_combout  & (\my_processor|alu_1|Add0~37  & VCC)) # (!\my_regfile|start4[0].trb1|out[19]~841_combout  & 
// (!\my_processor|alu_1|Add0~37 )))) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[19]~841_combout  & (!\my_processor|alu_1|Add0~37 )) # (!\my_regfile|start4[0].trb1|out[19]~841_combout  & 
// ((\my_processor|alu_1|Add0~37 ) # (GND)))))
// \my_processor|alu_1|Add0~39  = CARRY((\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[19]~841_combout  & !\my_processor|alu_1|Add0~37 )) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~37 ) # (!\my_regfile|start4[0].trb1|out[19]~841_combout ))))

	.dataa(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~841_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~37 ),
	.combout(\my_processor|alu_1|Add0~38_combout ),
	.cout(\my_processor|alu_1|Add0~39 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~10 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~10_combout  = (!\my_processor|alu_1|Selector29~1_combout  & ((\my_processor|alu_1|ShiftLeft0~9_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftLeft0~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|alu_1|ShiftLeft0~9_combout ),
	.datac(\my_processor|alu_1|Selector29~1_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~10 .lut_mask = 16'h0E0C;
defparam \my_processor|alu_1|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \my_processor|mux32_2|start[19].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[19].mux0|or_1~0_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & ((\my_processor|alu_1|ShiftLeft0~10_combout ) # ((\my_processor|mux32_2|start[17].mux0|or_1~3_combout )))) # 
// (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & (((!\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & \my_processor|alu_1|ShiftLeft0~74_combout ))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~10_combout ),
	.datac(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[19].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[19].mux0|or_1~0 .lut_mask = 16'hADA8;
defparam \my_processor|mux32_2|start[19].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~67 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~66_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~67 .lut_mask = 16'hA280;
defparam \my_processor|alu_1|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~70 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~68_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~69_combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftRight0~69_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~70 .lut_mask = 16'hFC0C;
defparam \my_processor|alu_1|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~71 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~71_combout  = (\my_processor|alu_1|ShiftRight0~67_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu_1|ShiftRight0~70_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftRight0~67_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~71 .lut_mask = 16'hF3F0;
defparam \my_processor|alu_1|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \my_processor|mux32_2|start[19].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[19].mux0|or_1~1_combout  = (\my_processor|mux32_2|start[19].mux0|or_1~0_combout  & (((\my_processor|alu_1|ShiftRight0~71_combout ) # (!\my_processor|mux32_2|start[17].mux0|or_1~3_combout )))) # 
// (!\my_processor|mux32_2|start[19].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~43_combout  & (\my_processor|mux32_2|start[17].mux0|or_1~3_combout )))

	.dataa(\my_processor|alu_1|ShiftLeft0~43_combout ),
	.datab(\my_processor|mux32_2|start[19].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[19].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[19].mux0|or_1~1 .lut_mask = 16'hEC2C;
defparam \my_processor|mux32_2|start[19].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[19].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[19].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector31~11_combout  & ((\my_processor|alu_1|Selector31~10_combout ) # ((\my_processor|mux32_2|start[19].mux0|or_1~1_combout )))) # (!\my_processor|alu_1|Selector31~11_combout  
// & (!\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Add1~38_combout )))

	.dataa(\my_processor|alu_1|Selector31~11_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_processor|alu_1|Add1~38_combout ),
	.datad(\my_processor|mux32_2|start[19].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[19].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[19].mux0|or_1~2 .lut_mask = 16'hBA98;
defparam \my_processor|mux32_2|start[19].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \my_processor|mux32_2|start[19].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[19].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[19]~841_combout ) # 
// (\my_processor|mux32_2|start[19].mux0|or_1~2_combout ))) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[19]~841_combout  & \my_processor|mux32_2|start[19].mux0|or_1~2_combout )))) # 
// (!\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|mux32_2|start[19].mux0|or_1~2_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[19]~841_combout ),
	.datad(\my_processor|mux32_2|start[19].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[19].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[19].mux0|or_1~3 .lut_mask = 16'hFD80;
defparam \my_processor|mux32_2|start[19].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \my_processor|mux32_2|start[19].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[19].mux0|or_1~4_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & (\my_processor|mux32_2|start[17].mux0|or_1~0_combout )) # (!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & 
// ((\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & ((\my_processor|mux32_2|start[19].mux0|or_1~3_combout )))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|mux32_2|start[19].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[19].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[19].mux0|or_1~4 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_2|start[19].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneive_lcell_comb \my_processor|mux32_2|start[19].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[19].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & ((\my_processor|mux32_2|start[19].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\my_processor|mux32_2|start[19].mux0|or_1~4_combout  & (\my_processor|alu_1|Add0~38_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & (((\my_processor|mux32_2|start[19].mux0|or_1~4_combout ))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datab(\my_processor|alu_1|Add0~38_combout ),
	.datac(\my_processor|mux32_2|start[19].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[19].mux0|or_1~5 .lut_mask = 16'hF858;
defparam \my_processor|mux32_2|start[19].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \my_regfile|start2[15].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[19].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~830 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~830_combout  = (\my_regfile|start2[15].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~5_combout  & ((\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~830_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~830 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[19]~830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~829 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~829_combout  = (\my_regfile|start2[13].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~4_combout  & ((\my_regfile|start2[14].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~829_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~829 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[19]~829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~828 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~828_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~828_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~828 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[19]~828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~827 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~827_combout  = (\my_regfile|start2[9].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~4_combout  & ((\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~827_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~827 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[19]~827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~831 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~831_combout  = (\my_regfile|start4[0].trb1|out[19]~830_combout  & (\my_regfile|start4[0].trb1|out[19]~829_combout  & (\my_regfile|start4[0].trb1|out[19]~828_combout  & \my_regfile|start4[0].trb1|out[19]~827_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[19]~830_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~829_combout ),
	.datac(\my_regfile|start4[0].trb1|out[19]~828_combout ),
	.datad(\my_regfile|start4[0].trb1|out[19]~827_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~831_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~831 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[19]~831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~839 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~839_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and2~4_combout  & (((\my_regfile|start2[31].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start2[30].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~839_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~839 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[19]~839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[19]~25 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[19]~25_combout  = (((\my_regfile|start2[27].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d5|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[19]~25 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~837 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~837_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~837_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~837 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[19]~837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~838 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~838_combout  = (\my_regfile|start4[27].trb1|out[19]~25_combout  & (\my_regfile|start4[0].trb1|out[19]~837_combout  & ((\my_regfile|start2[28].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|start4[27].trb1|out[19]~25_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[19]~837_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~838_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~838 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[19]~838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~840 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~840_combout  = (\my_regfile|start4[0].trb1|out[19]~839_combout  & (\my_regfile|start4[0].trb1|out[19]~838_combout  & ((\my_regfile|start2[29].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[19]~839_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datad(\my_regfile|start4[0].trb1|out[19]~838_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~840_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~840 .lut_mask = 16'h8A00;
defparam \my_regfile|start4[0].trb1|out[19]~840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~256 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~256_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|start2[2].reg32_2|start[19].dff1|q~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|start2[1].reg32_2|start[19].dff1|q~q  & ((\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|start2[1].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[2].reg32_2|start[19].dff1|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~256 .lut_mask = 16'hEEA0;
defparam \my_regfile|start4[0].trb1|out[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~959 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~959_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # 
// (\my_regfile|start4[0].trb1|out[19]~256_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|start4[0].trb1|out[19]~256_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~959_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~959 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[19]~959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~825 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~825_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~825_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~825 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[19]~825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~823 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~823_combout  = (\my_regfile|start2[3].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and1~5_combout  & ((\my_regfile|start2[4].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~823_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~823 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[19]~823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~824 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~824_combout  = (\my_regfile|start2[5].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and2~4_combout ))) # 
// (!\my_regfile|start2[5].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and3~4_combout  & ((\my_regfile|start2[6].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~824_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~824 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[19]~824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~826 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~826_combout  = (\my_regfile|start4[0].trb1|out[19]~959_combout  & (\my_regfile|start4[0].trb1|out[19]~825_combout  & (\my_regfile|start4[0].trb1|out[19]~823_combout  & \my_regfile|start4[0].trb1|out[19]~824_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[19]~959_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~825_combout ),
	.datac(\my_regfile|start4[0].trb1|out[19]~823_combout ),
	.datad(\my_regfile|start4[0].trb1|out[19]~824_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~826_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~826 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[19]~826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~833 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~833_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~4_combout  & (((\my_regfile|start2[20].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datad(\my_regfile|start2[20].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~833_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~833 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[19]~833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~834 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~834_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~4_combout  & ((\my_regfile|start2[22].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~834_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~834 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[19]~834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~832 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~832_combout  = (\my_regfile|start2[17].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~832_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~832 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[19]~832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~835 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~835_combout  = (\my_regfile|start2[24].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~4_combout  & ((\my_regfile|start2[23].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~835_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~835 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[19]~835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~836 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~836_combout  = (\my_regfile|start4[0].trb1|out[19]~833_combout  & (\my_regfile|start4[0].trb1|out[19]~834_combout  & (\my_regfile|start4[0].trb1|out[19]~832_combout  & \my_regfile|start4[0].trb1|out[19]~835_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[19]~833_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~834_combout ),
	.datac(\my_regfile|start4[0].trb1|out[19]~832_combout ),
	.datad(\my_regfile|start4[0].trb1|out[19]~835_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~836_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~836 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[19]~836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~841 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~841_combout  = (\my_regfile|start4[0].trb1|out[19]~831_combout  & (\my_regfile|start4[0].trb1|out[19]~840_combout  & (\my_regfile|start4[0].trb1|out[19]~826_combout  & \my_regfile|start4[0].trb1|out[19]~836_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[19]~831_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~840_combout ),
	.datac(\my_regfile|start4[0].trb1|out[19]~826_combout ),
	.datad(\my_regfile|start4[0].trb1|out[19]~836_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~841_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~841 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[19]~841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~53 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[21]~784_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[19]~841_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[19]~841_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~784_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~53 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~20 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[22]~803_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[20]~822_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[20]~822_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~803_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~20 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~69 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~53_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~53_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~69 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~60 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[17]~860_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[15]~461_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[17]~860_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~461_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~60 .lut_mask = 16'hD8D8;
defparam \my_processor|alu_1|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~73 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~60_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~23_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~73 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~88 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~69_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~73_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~69_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~88 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector31~17 (
// Equation(s):
// \my_processor|alu_1|Selector31~17_combout  = \my_imem|altsyncram_component|auto_generated|q_a [11] $ (((!\my_processor|or_3~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [2]) # (!\my_processor|or_1~2_combout )))))

	.dataa(\my_processor|or_3~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|or_1~2_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~17 .lut_mask = 16'hBA45;
defparam \my_processor|alu_1|Selector31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N10
cycloneive_lcell_comb \my_processor|alu_1|Selector31~7 (
// Equation(s):
// \my_processor|alu_1|Selector31~7_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~7 .lut_mask = 16'hE0E0;
defparam \my_processor|alu_1|Selector31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \my_processor|mux32_2|start[15].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[15].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector31~17_combout  & (((\my_processor|alu_1|Selector31~7_combout )))) # (!\my_processor|alu_1|Selector31~17_combout  & ((\my_processor|alu_1|Selector31~7_combout  & 
// (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_processor|alu_1|Selector31~7_combout  & ((\my_processor|alu_1|ShiftLeft0~62_combout )))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datab(\my_processor|alu_1|Selector31~17_combout ),
	.datac(\my_processor|alu_1|Selector31~7_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[15].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[15].mux0|or_1~0 .lut_mask = 16'hE3E0;
defparam \my_processor|mux32_2|start[15].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \my_processor|mux32_2|start[15].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[15].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector31~6_combout  & (((\my_processor|mux32_2|start[15].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector31~6_combout  & 
// ((\my_processor|mux32_2|start[15].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~89_combout ))) # (!\my_processor|mux32_2|start[15].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~88_combout ))))

	.dataa(\my_processor|alu_1|Selector31~6_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~88_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~89_combout ),
	.datad(\my_processor|mux32_2|start[15].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[15].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[15].mux0|or_1~1 .lut_mask = 16'hFA44;
defparam \my_processor|mux32_2|start[15].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \my_processor|mux32_2|start[15].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[15].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Selector31~11_combout )) # (!\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|alu_1|Selector31~11_combout  & 
// (\my_processor|mux32_2|start[15].mux0|or_1~1_combout )) # (!\my_processor|alu_1|Selector31~11_combout  & ((\my_processor|alu_1|Add1~30_combout )))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|alu_1|Selector31~11_combout ),
	.datac(\my_processor|mux32_2|start[15].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|Add1~30_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[15].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[15].mux0|or_1~2 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_2|start[15].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \my_processor|mux32_2|start[15].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[15].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_regfile|start4[0].trb1|out[15]~461_combout  & ((\my_processor|mux32_1|start[15].mux0|or_1~0_combout ) # 
// (\my_processor|mux32_2|start[15].mux0|or_1~2_combout ))) # (!\my_regfile|start4[0].trb1|out[15]~461_combout  & (\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & \my_processor|mux32_2|start[15].mux0|or_1~2_combout )))) # 
// (!\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|mux32_2|start[15].mux0|or_1~2_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_regfile|start4[0].trb1|out[15]~461_combout ),
	.datac(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_2|start[15].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[15].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[15].mux0|or_1~3 .lut_mask = 16'hFD80;
defparam \my_processor|mux32_2|start[15].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \my_processor|mux32_2|start[15].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[15].mux0|or_1~4_combout  = (!\my_processor|dec_1|d5|d2|and4~combout  & ((\my_processor|alu_1|Selector31~14_combout  & (\my_processor|alu_1|Add0~30_combout )) # (!\my_processor|alu_1|Selector31~14_combout  & 
// ((\my_processor|mux32_2|start[15].mux0|or_1~3_combout )))))

	.dataa(\my_processor|alu_1|Add0~30_combout ),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|alu_1|Selector31~14_combout ),
	.datad(\my_processor|mux32_2|start[15].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[15].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[15].mux0|or_1~4 .lut_mask = 16'h2320;
defparam \my_processor|mux32_2|start[15].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~760 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~760_combout  = ((\my_regfile|start5[0].trb2|out[14]~345_combout  & \my_regfile|start5[0].trb2|out[14]~335_combout )) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[14]~345_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~335_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~760_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~760 .lut_mask = 16'hF555;
defparam \my_regfile|start5[0].trb2|out[14]~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~761 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~761_combout  = ((\my_regfile|start5[0].trb2|out[15]~367_combout  & \my_regfile|start5[0].trb2|out[15]~357_combout )) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[15]~367_combout ),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~357_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~761_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~761 .lut_mask = 16'hAF0F;
defparam \my_regfile|start5[0].trb2|out[15]~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[15]~761_combout ,\my_regfile|start5[0].trb2|out[14]~760_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[15].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[15].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[15].mux0|or_1~4_combout ) # ((\my_processor|dec_1|d5|d2|and4~combout  & \my_dmem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|mux32_2|start[15].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[15].mux0|or_1~5 .lut_mask = 16'hFCF0;
defparam \my_processor|mux32_2|start[15].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N13
dffeas \my_regfile|start2[21].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[15].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~454 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~454_combout  = (\my_regfile|start2[21].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~4_combout  & ((\my_regfile|start2[22].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~454 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[15]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~452 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~452_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~4_combout  & (((\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~452 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[15]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~453 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~453_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~4_combout  & (((\my_regfile|start2[20].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~453 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[15]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~455 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~455_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & (((\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~455 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[15]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~456 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~456_combout  = (\my_regfile|start4[0].trb1|out[15]~454_combout  & (\my_regfile|start4[0].trb1|out[15]~452_combout  & (\my_regfile|start4[0].trb1|out[15]~453_combout  & \my_regfile|start4[0].trb1|out[15]~455_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[15]~454_combout ),
	.datab(\my_regfile|start4[0].trb1|out[15]~452_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~453_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~455_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~456 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[15]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~448 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~448_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~448 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[15]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~450 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~450_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~5_combout  & (((\my_regfile|start2[16].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start2[16].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~450 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[15]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~449 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~449_combout  = (\my_regfile|decoder2|d5|d1|and2~4_combout  & (\my_regfile|start2[14].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~4_combout  & (((\my_regfile|start2[13].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~449 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[15]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~447 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~447_combout  = (\my_regfile|start2[9].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[9].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~4_combout  & ((\my_regfile|start2[10].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~447 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[15]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~451 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~451_combout  = (\my_regfile|start4[0].trb1|out[15]~448_combout  & (\my_regfile|start4[0].trb1|out[15]~450_combout  & (\my_regfile|start4[0].trb1|out[15]~449_combout  & \my_regfile|start4[0].trb1|out[15]~447_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[15]~448_combout ),
	.datab(\my_regfile|start4[0].trb1|out[15]~450_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~449_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~447_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~451 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[15]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~445 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~445_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~445 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[15]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~443 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~443_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & ((\my_regfile|start2[3].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~443 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[15]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~76 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\my_regfile|start2[1].reg32_2|start[15].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|start2[2].reg32_2|start[15].dff1|q~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|start2[2].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~76 .lut_mask = 16'hEAC8;
defparam \my_regfile|start4[0].trb1|out[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~939 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~939_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[15]~76_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[15]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~939_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~939 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[15]~939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~444 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~444_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~444 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[15]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~446 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~446_combout  = (\my_regfile|start4[0].trb1|out[15]~445_combout  & (\my_regfile|start4[0].trb1|out[15]~443_combout  & (\my_regfile|start4[0].trb1|out[15]~939_combout  & \my_regfile|start4[0].trb1|out[15]~444_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[15]~445_combout ),
	.datab(\my_regfile|start4[0].trb1|out[15]~443_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~939_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~444_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~446 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[15]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[15]~5 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[15]~5_combout  = (((\my_regfile|start2[27].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[15]~5 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~457 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~457_combout  = (\my_regfile|start2[25].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~457 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[15]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~458 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~458_combout  = (\my_regfile|start4[27].trb1|out[15]~5_combout  & (\my_regfile|start4[0].trb1|out[15]~457_combout  & ((\my_regfile|start2[28].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[15]~5_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[15]~457_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~458 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[15]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~459 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~459_combout  = (\my_regfile|start2[30].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~459 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[15]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~460 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~460_combout  = (\my_regfile|start4[0].trb1|out[15]~458_combout  & (\my_regfile|start4[0].trb1|out[15]~459_combout  & ((\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[15]~458_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~459_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~460 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[15]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~461 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~461_combout  = (\my_regfile|start4[0].trb1|out[15]~456_combout  & (\my_regfile|start4[0].trb1|out[15]~451_combout  & (\my_regfile|start4[0].trb1|out[15]~446_combout  & \my_regfile|start4[0].trb1|out[15]~460_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[15]~456_combout ),
	.datab(\my_regfile|start4[0].trb1|out[15]~451_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~446_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~460_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~461 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[15]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~59 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[13]~480_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[15]~461_combout ))

	.dataa(\my_regfile|start4[0].trb1|out[15]~461_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[13]~480_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~59 .lut_mask = 16'hEE22;
defparam \my_processor|alu_1|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~60 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~54_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~59_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~59_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~60 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~61 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~42_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~60_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~60_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~61 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~62 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftLeft0~58_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftLeft0~61_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftLeft0~58_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~62 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[31].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_2|start[31].mux0|or_1~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|alu_1|ShiftLeft0~98_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|start4[0].trb1|out[30]~727_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~98_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[31].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[31].mux0|or_1~7 .lut_mask = 16'hACA0;
defparam \my_processor|mux32_2|start[31].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[31].mux0|or_1~8 (
// Equation(s):
// \my_processor|mux32_2|start[31].mux0|or_1~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~96_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|mux32_2|start[31].mux0|or_1~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|mux32_2|start[31].mux0|or_1~7_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[31].mux0|or_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[31].mux0|or_1~8 .lut_mask = 16'h3210;
defparam \my_processor|mux32_2|start[31].mux0|or_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \my_processor|mux32_2|start[31].mux0|or_1~9 (
// Equation(s):
// \my_processor|mux32_2|start[31].mux0|or_1~9_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|mux32_2|start[31].mux0|or_1~8_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// \my_processor|alu_1|ShiftLeft0~86_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|mux32_2|start[31].mux0|or_1~8_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[31].mux0|or_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[31].mux0|or_1~9 .lut_mask = 16'h3230;
defparam \my_processor|mux32_2|start[31].mux0|or_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \my_processor|mux32_2|start[31].mux0|or_1~10 (
// Equation(s):
// \my_processor|mux32_2|start[31].mux0|or_1~10_combout  = (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|mux32_2|start[31].mux0|or_1~9_combout ) # ((\my_processor|alu_1|ShiftLeft0~62_combout  & 
// \my_imem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\my_processor|alu_1|ShiftLeft0~62_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|mux32_2|start[31].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[31].mux0|or_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[31].mux0|or_1~10 .lut_mask = 16'h3320;
defparam \my_processor|mux32_2|start[31].mux0|or_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[31].mux0|or_1~11 (
// Equation(s):
// \my_processor|mux32_2|start[31].mux0|or_1~11_combout  = (\my_processor|mux32_2|start[31].mux0|or_1~10_combout ) # ((\my_regfile|start4[0].trb1|out[31]~689_combout  & ((\my_processor|mux5_01|start[0].m3|or_1~0_combout ) # 
// (\my_processor|mux32_2|start[31].mux0|or_1~13_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|mux32_2|start[31].mux0|or_1~13_combout ),
	.datad(\my_processor|mux32_2|start[31].mux0|or_1~10_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[31].mux0|or_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[31].mux0|or_1~11 .lut_mask = 16'hFFA8;
defparam \my_processor|mux32_2|start[31].mux0|or_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \my_processor|mux32_1|start[31].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[31].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[31]~709_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_processor|or_3~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[31]~709_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[31].mux0|or_1~0 .lut_mask = 16'hDD8D;
defparam \my_processor|mux32_1|start[31].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector0~0 (
// Equation(s):
// \my_processor|alu_1|Selector0~0_combout  = (\my_regfile|start4[0].trb1|out[31]~689_combout  & ((\my_processor|mux5_01|start[0].m3|or_1~0_combout ) # ((\my_processor|mux32_1|start[31].mux0|or_1~0_combout  & \my_processor|mux5_01|start[1].m3|and_1~0_combout 
// )))) # (!\my_regfile|start4[0].trb1|out[31]~689_combout  & (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|mux32_1|start[31].mux0|or_1~0_combout ) # (!\my_processor|mux5_01|start[1].m3|and_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector0~0 .lut_mask = 16'hE8CC;
defparam \my_processor|alu_1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \my_processor|alu_1|Add0~62 (
// Equation(s):
// \my_processor|alu_1|Add0~62_combout  = \my_regfile|start4[0].trb1|out[31]~689_combout  $ (\my_processor|alu_1|Add0~61  $ (\my_processor|mux32_1|start[31].mux0|or_1~0_combout ))

	.dataa(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.cin(\my_processor|alu_1|Add0~61 ),
	.combout(\my_processor|alu_1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Add0~62 .lut_mask = 16'hA55A;
defparam \my_processor|alu_1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \my_processor|alu_1|Add1~62 (
// Equation(s):
// \my_processor|alu_1|Add1~62_combout  = \my_regfile|start4[0].trb1|out[31]~689_combout  $ (\my_processor|alu_1|Add1~61  $ (!\my_processor|mux32_1|start[31].mux0|or_1~0_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datac(gnd),
	.datad(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.cin(\my_processor|alu_1|Add1~61 ),
	.combout(\my_processor|alu_1|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Add1~62 .lut_mask = 16'h3CC3;
defparam \my_processor|alu_1|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector0~1 (
// Equation(s):
// \my_processor|alu_1|Selector0~1_combout  = (\my_processor|mux5_01|start[1].m3|and_1~0_combout  & (\my_processor|alu_1|Selector0~0_combout )) # (!\my_processor|mux5_01|start[1].m3|and_1~0_combout  & ((\my_processor|alu_1|Selector0~0_combout  & 
// ((\my_processor|alu_1|Add1~62_combout ))) # (!\my_processor|alu_1|Selector0~0_combout  & (\my_processor|alu_1|Add0~62_combout ))))

	.dataa(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.datab(\my_processor|alu_1|Selector0~0_combout ),
	.datac(\my_processor|alu_1|Add0~62_combout ),
	.datad(\my_processor|alu_1|Add1~62_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector0~1 .lut_mask = 16'hDC98;
defparam \my_processor|alu_1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \my_processor|mux32_2|start[31].mux0|or_1~12 (
// Equation(s):
// \my_processor|mux32_2|start[31].mux0|or_1~12_combout  = (\my_processor|mux5_01|start[2].m3|and_1~0_combout  & (!\my_processor|mux5_01|start[1].m3|and_1~0_combout  & (\my_processor|mux32_2|start[31].mux0|or_1~11_combout ))) # 
// (!\my_processor|mux5_01|start[2].m3|and_1~0_combout  & (((\my_processor|alu_1|Selector0~1_combout ))))

	.dataa(\my_processor|mux5_01|start[1].m3|and_1~0_combout ),
	.datab(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.datac(\my_processor|mux32_2|start[31].mux0|or_1~11_combout ),
	.datad(\my_processor|alu_1|Selector0~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[31].mux0|or_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[31].mux0|or_1~12 .lut_mask = 16'h7340;
defparam \my_processor|mux32_2|start[31].mux0|or_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \my_processor|mux32_2|start[31].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_2|start[31].mux0|or_1~6_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [31])))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (!\my_processor|alu_1|Selector31~16_combout  & 
// (\my_processor|alu_1|Add0~62_combout )))

	.dataa(\my_processor|alu_1|Selector31~16_combout ),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|alu_1|Add0~62_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[31].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[31].mux0|or_1~6 .lut_mask = 16'hDC10;
defparam \my_processor|mux32_2|start[31].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[31].mux0|or_1~14 (
// Equation(s):
// \my_processor|mux32_2|start[31].mux0|or_1~14_combout  = (\my_processor|mux32_2|start[31].mux0|or_1~6_combout ) # ((!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & 
// \my_processor|mux32_2|start[31].mux0|or_1~12_combout )))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_2|start[31].mux0|or_1~12_combout ),
	.datad(\my_processor|mux32_2|start[31].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[31].mux0|or_1~14 .lut_mask = 16'hFF40;
defparam \my_processor|mux32_2|start[31].mux0|or_1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \my_regfile|start2[1].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[31].mux0|or_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~184 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~184_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\my_regfile|start2[1].reg32_2|start[31].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|start2[1].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~184 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[31]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~951 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~951_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[31]~184_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[31]~184_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~951_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~951 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[31]~951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~672 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~672_combout  = (\my_regfile|decoder2|d4|d1|and3~4_combout  & (\my_regfile|start2[5].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~4_combout  & (((\my_regfile|start2[6].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start2[6].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~672 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[31]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~671 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~671_combout  = (\my_regfile|decoder2|d4|d2|and1~5_combout  & (\my_regfile|start2[3].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~5_combout  & ((\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~671 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[31]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~673 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~673_combout  = (\my_regfile|start2[8].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~5_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and4~4_combout  & ((\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~673 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[31]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~674 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~674_combout  = (\my_regfile|start4[0].trb1|out[31]~951_combout  & (\my_regfile|start4[0].trb1|out[31]~672_combout  & (\my_regfile|start4[0].trb1|out[31]~671_combout  & \my_regfile|start4[0].trb1|out[31]~673_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[31]~951_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~672_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~671_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~673_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~674 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[31]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~678 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~678_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~5_combout  & (((\my_regfile|start2[16].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.datad(\my_regfile|start2[16].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~678 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[31]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~676 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~676_combout  = (\my_regfile|start2[12].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~676 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[31]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~675 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~675_combout  = (\my_regfile|decoder2|d5|d2|and2~4_combout  & (\my_regfile|start2[10].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~4_combout  & ((\my_regfile|start2[9].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~675 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[31]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~677 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~677_combout  = (\my_regfile|decoder2|d5|d1|and2~4_combout  & (\my_regfile|start2[14].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~677 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[31]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~679 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~679_combout  = (\my_regfile|start4[0].trb1|out[31]~678_combout  & (\my_regfile|start4[0].trb1|out[31]~676_combout  & (\my_regfile|start4[0].trb1|out[31]~675_combout  & \my_regfile|start4[0].trb1|out[31]~677_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[31]~678_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~676_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~675_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~677_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~679 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[31]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~687 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~687_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and2~4_combout  & (((\my_regfile|start2[31].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~687 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[31]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[31]~17 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[31]~17_combout  = (((\my_regfile|start2[27].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[31]~17 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~685 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~685_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~685 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[31]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~686 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~686_combout  = (\my_regfile|start4[27].trb1|out[31]~17_combout  & (\my_regfile|start4[0].trb1|out[31]~685_combout  & ((\my_regfile|start2[28].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[31]~17_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[31]~685_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~686 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[31]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~688 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~688_combout  = (\my_regfile|start4[0].trb1|out[31]~687_combout  & (\my_regfile|start4[0].trb1|out[31]~686_combout  & ((\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~687_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~686_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~688 .lut_mask = 16'hB000;
defparam \my_regfile|start4[0].trb1|out[31]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~681 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~681_combout  = (\my_regfile|decoder2|d6|d1|and4~4_combout  & (\my_regfile|start2[20].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and4~4_combout  & ((\my_regfile|start2[19].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~681 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[31]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~682 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~682_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~4_combout  & (((\my_regfile|start2[22].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~682 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[31]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~680 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~680_combout  = (\my_regfile|start2[17].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~680 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[31]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~683 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~683_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & (((\my_regfile|start2[24].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~683 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[31]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~684 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~684_combout  = (\my_regfile|start4[0].trb1|out[31]~681_combout  & (\my_regfile|start4[0].trb1|out[31]~682_combout  & (\my_regfile|start4[0].trb1|out[31]~680_combout  & \my_regfile|start4[0].trb1|out[31]~683_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[31]~681_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~682_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~680_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~683_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~684 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[31]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~689 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~689_combout  = (\my_regfile|start4[0].trb1|out[31]~674_combout  & (\my_regfile|start4[0].trb1|out[31]~679_combout  & (\my_regfile|start4[0].trb1|out[31]~688_combout  & \my_regfile|start4[0].trb1|out[31]~684_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[31]~674_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~679_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~688_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~684_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~689 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[31]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \my_processor|alu_1|Add0~40 (
// Equation(s):
// \my_processor|alu_1|Add0~40_combout  = ((\my_processor|mux32_1|start[20].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[20]~822_combout  $ (!\my_processor|alu_1|Add0~39 )))) # (GND)
// \my_processor|alu_1|Add0~41  = CARRY((\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[20]~822_combout ) # (!\my_processor|alu_1|Add0~39 ))) # (!\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[20]~822_combout  & !\my_processor|alu_1|Add0~39 )))

	.dataa(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~822_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~39 ),
	.combout(\my_processor|alu_1|Add0~40_combout ),
	.cout(\my_processor|alu_1|Add0~41 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[20].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[20].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_regfile|start4[0].trb1|out[20]~822_combout  & ((\my_processor|alu_1|Selector31~11_combout ) # (\my_processor|mux32_1|start[20].mux0|or_1~0_combout 
// ))) # (!\my_regfile|start4[0].trb1|out[20]~822_combout  & (\my_processor|alu_1|Selector31~11_combout  & \my_processor|mux32_1|start[20].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|alu_1|Selector31~11_combout 
// ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~822_combout ),
	.datac(\my_processor|alu_1|Selector31~11_combout ),
	.datad(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[20].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[20].mux0|or_1~2 .lut_mask = 16'hF8D0;
defparam \my_processor|mux32_2|start[20].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~77 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|alu_1|ShiftRight0~16_combout ) # (\my_processor|alu_1|ShiftRight0~17_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~16_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~77 .lut_mask = 16'hDDD8;
defparam \my_processor|alu_1|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~79 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftRight0~77_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftRight0~78_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~78_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~79 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~16 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~16_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu_1|ShiftLeft0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~16 .lut_mask = 16'h0F00;
defparam \my_processor|alu_1|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N16
cycloneive_lcell_comb \my_processor|mux32_2|start[20].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[20].mux0|or_1~0_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & (\my_processor|mux32_2|start[17].mux0|or_1~3_combout )) # (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & 
// ((\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & (\my_processor|alu_1|ShiftLeft0~47_combout )) # (!\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & ((\my_processor|alu_1|ShiftLeft0~77_combout )))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~47_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[20].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[20].mux0|or_1~0 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_2|start[20].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[20].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[20].mux0|or_1~1_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & ((\my_processor|mux32_2|start[20].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~79_combout )) # 
// (!\my_processor|mux32_2|start[20].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~16_combout ))))) # (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & (((\my_processor|mux32_2|start[20].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~79_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~16_combout ),
	.datac(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.datad(\my_processor|mux32_2|start[20].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[20].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[20].mux0|or_1~1 .lut_mask = 16'hAFC0;
defparam \my_processor|mux32_2|start[20].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \my_processor|mux32_2|start[20].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[20].mux0|or_1~3_combout  = (\my_processor|mux32_2|start[20].mux0|or_1~2_combout  & (((\my_processor|alu_1|Selector31~10_combout ) # (\my_processor|mux32_2|start[20].mux0|or_1~1_combout )))) # 
// (!\my_processor|mux32_2|start[20].mux0|or_1~2_combout  & (\my_processor|alu_1|Add1~40_combout  & (!\my_processor|alu_1|Selector31~10_combout )))

	.dataa(\my_processor|mux32_2|start[20].mux0|or_1~2_combout ),
	.datab(\my_processor|alu_1|Add1~40_combout ),
	.datac(\my_processor|alu_1|Selector31~10_combout ),
	.datad(\my_processor|mux32_2|start[20].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[20].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[20].mux0|or_1~3 .lut_mask = 16'hAEA4;
defparam \my_processor|mux32_2|start[20].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[20].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[20].mux0|or_1~4_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & (((\my_processor|mux32_2|start[17].mux0|or_1~1_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & 
// ((\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & (\my_processor|alu_1|Add0~40_combout )) # (!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & ((\my_processor|mux32_2|start[20].mux0|or_1~3_combout )))))

	.dataa(\my_processor|alu_1|Add0~40_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datad(\my_processor|mux32_2|start[20].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[20].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[20].mux0|or_1~4 .lut_mask = 16'hE3E0;
defparam \my_processor|mux32_2|start[20].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~766 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~766_combout  = (\my_regfile|start5[0].trb2|out[20]~474_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[20]~474_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~766_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~766 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[20]~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~767 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~767_combout  = (\my_regfile|start5[0].trb2|out[21]~495_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[21]~495_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~767_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~767 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[21]~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[21]~767_combout ,\my_regfile|start5[0].trb2|out[20]~766_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[20].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[20].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & ((\my_processor|mux32_2|start[20].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\my_processor|mux32_2|start[20].mux0|or_1~4_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & (((\my_processor|mux32_2|start[20].mux0|or_1~4_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_2|start[20].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[20].mux0|or_1~5 .lut_mask = 16'hF838;
defparam \my_processor|mux32_2|start[20].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \my_regfile|start2[5].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[20].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~454 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~454_combout  = (\my_regfile|decoder3|d4|d1|and3~2_combout  & (\my_regfile|start2[5].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~2_combout  & (((\my_regfile|start2[6].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~454 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[20]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~455 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~455_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[1].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~455 .lut_mask = 16'h00DF;
defparam \my_regfile|start5[0].trb2|out[20]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~456 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~456_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~456 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[20]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~457 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~457_combout  = (\my_regfile|start5[0].trb2|out[20]~455_combout  & (\my_regfile|start5[0].trb2|out[20]~456_combout  & ((\my_regfile|start2[2].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[20]~455_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[20]~456_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~457 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[20]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~469 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~469_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and1~0_combout  & (((\my_regfile|start2[28].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~469 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[20]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~471 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~471_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~471 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[20]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~470 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~470_combout  = (\my_regfile|start2[31].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~470 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[20]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~472 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~472_combout  = (\my_regfile|start5[0].trb2|out[20]~471_combout  & (\my_regfile|start5[0].trb2|out[20]~470_combout  & ((\my_regfile|start2[29].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout 
// ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|start5[0].trb2|out[20]~471_combout ),
	.datac(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[20]~470_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~472 .lut_mask = 16'h8C00;
defparam \my_regfile|start5[0].trb2|out[20]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~463 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~463_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~463 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[20]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~465 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~465_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[19].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~465 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[20]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~467 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~467_combout  = (\my_regfile|start2[24].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[23].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~467 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[20]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~466 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~466_combout  = (\my_regfile|start2[22].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[21].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~466 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[20]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~464 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~464_combout  = (\my_regfile|start2[17].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~464 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[20]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~468 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~468_combout  = (\my_regfile|start5[0].trb2|out[20]~465_combout  & (\my_regfile|start5[0].trb2|out[20]~467_combout  & (\my_regfile|start5[0].trb2|out[20]~466_combout  & \my_regfile|start5[0].trb2|out[20]~464_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[20]~465_combout ),
	.datab(\my_regfile|start5[0].trb2|out[20]~467_combout ),
	.datac(\my_regfile|start5[0].trb2|out[20]~466_combout ),
	.datad(\my_regfile|start5[0].trb2|out[20]~464_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~468 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[20]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~473 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~473_combout  = (\my_regfile|start5[0].trb2|out[20]~469_combout  & (\my_regfile|start5[0].trb2|out[20]~472_combout  & (\my_regfile|start5[0].trb2|out[20]~463_combout  & \my_regfile|start5[0].trb2|out[20]~468_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[20]~469_combout ),
	.datab(\my_regfile|start5[0].trb2|out[20]~472_combout ),
	.datac(\my_regfile|start5[0].trb2|out[20]~463_combout ),
	.datad(\my_regfile|start5[0].trb2|out[20]~468_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~473 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[20]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~458 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~458_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~458 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[20]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~459 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~459_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & (((\my_regfile|start2[12].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~459 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[20]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~460 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~460_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & (((\my_regfile|start2[14].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~460 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[20]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~461 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~461_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~461 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[20]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~462 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~462_combout  = (\my_regfile|start5[0].trb2|out[20]~458_combout  & (\my_regfile|start5[0].trb2|out[20]~459_combout  & (\my_regfile|start5[0].trb2|out[20]~460_combout  & \my_regfile|start5[0].trb2|out[20]~461_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[20]~458_combout ),
	.datab(\my_regfile|start5[0].trb2|out[20]~459_combout ),
	.datac(\my_regfile|start5[0].trb2|out[20]~460_combout ),
	.datad(\my_regfile|start5[0].trb2|out[20]~461_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~462 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[20]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~474 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~474_combout  = (\my_regfile|start5[0].trb2|out[20]~454_combout  & (\my_regfile|start5[0].trb2|out[20]~457_combout  & (\my_regfile|start5[0].trb2|out[20]~473_combout  & \my_regfile|start5[0].trb2|out[20]~462_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[20]~454_combout ),
	.datab(\my_regfile|start5[0].trb2|out[20]~457_combout ),
	.datac(\my_regfile|start5[0].trb2|out[20]~473_combout ),
	.datad(\my_regfile|start5[0].trb2|out[20]~462_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~474 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[20]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \my_processor|mux32_1|start[20].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[20].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[20]~474_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_processor|or_3~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|start5[0].trb2|out[20]~474_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[20].mux0|or_1~0 .lut_mask = 16'hF3D1;
defparam \my_processor|mux32_1|start[20].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~82 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~39_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~42_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~42_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~82 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~81 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|Selector31~3_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_processor|alu_1|Selector31~3_combout  & 
// ((\my_processor|alu_1|ShiftRight0~36_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_1|Selector31~3_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~81 .lut_mask = 16'hA280;
defparam \my_processor|alu_1|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~83 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~83_combout  = (\my_processor|alu_1|ShiftRight0~81_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu_1|ShiftRight0~82_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~82_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~83 .lut_mask = 16'hFF50;
defparam \my_processor|alu_1|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~20 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~20_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu_1|ShiftLeft0~19_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~20 .lut_mask = 16'h5500;
defparam \my_processor|alu_1|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[21].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[21].mux0|or_1~0_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & ((\my_processor|mux32_2|start[17].mux0|or_1~3_combout ) # ((\my_processor|alu_1|ShiftLeft0~20_combout )))) # 
// (!\my_processor|mux32_2|start[17].mux0|or_1~2_combout  & (!\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & (\my_processor|alu_1|ShiftLeft0~80_combout )))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~2_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~80_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[21].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[21].mux0|or_1~0 .lut_mask = 16'hBA98;
defparam \my_processor|mux32_2|start[21].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[21].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[21].mux0|or_1~1_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & ((\my_processor|mux32_2|start[21].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~83_combout )) # 
// (!\my_processor|mux32_2|start[21].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~51_combout ))))) # (!\my_processor|mux32_2|start[17].mux0|or_1~3_combout  & (((\my_processor|mux32_2|start[21].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~3_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~83_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~51_combout ),
	.datad(\my_processor|mux32_2|start[21].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[21].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[21].mux0|or_1~1 .lut_mask = 16'hDDA0;
defparam \my_processor|mux32_2|start[21].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneive_lcell_comb \my_processor|mux32_2|start[21].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[21].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector31~11_combout  & ((\my_processor|alu_1|Selector31~10_combout ) # ((\my_processor|mux32_2|start[21].mux0|or_1~1_combout )))) # (!\my_processor|alu_1|Selector31~11_combout  
// & (!\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Add1~42_combout )))

	.dataa(\my_processor|alu_1|Selector31~11_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_processor|alu_1|Add1~42_combout ),
	.datad(\my_processor|mux32_2|start[21].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[21].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[21].mux0|or_1~2 .lut_mask = 16'hBA98;
defparam \my_processor|mux32_2|start[21].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \my_processor|mux32_2|start[21].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[21].mux0|or_1~3_combout  = (\my_regfile|start4[0].trb1|out[21]~784_combout  & ((\my_processor|mux32_2|start[21].mux0|or_1~2_combout ) # ((\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & 
// \my_processor|alu_1|Selector31~10_combout )))) # (!\my_regfile|start4[0].trb1|out[21]~784_combout  & (\my_processor|mux32_2|start[21].mux0|or_1~2_combout  & ((\my_processor|mux32_1|start[21].mux0|or_1~0_combout ) # 
// (!\my_processor|alu_1|Selector31~10_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[21]~784_combout ),
	.datab(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|Selector31~10_combout ),
	.datad(\my_processor|mux32_2|start[21].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[21].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[21].mux0|or_1~3 .lut_mask = 16'hEF80;
defparam \my_processor|mux32_2|start[21].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneive_lcell_comb \my_processor|mux32_2|start[21].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[21].mux0|or_1~4_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & (((\my_processor|mux32_2|start[17].mux0|or_1~0_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & 
// ((\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout )) # (!\my_processor|mux32_2|start[17].mux0|or_1~0_combout  & ((\my_processor|mux32_2|start[21].mux0|or_1~3_combout )))))

	.dataa(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datac(\my_processor|mux32_2|start[17].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_2|start[21].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[21].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[21].mux0|or_1~4 .lut_mask = 16'hE5E0;
defparam \my_processor|mux32_2|start[21].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[21].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[21].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & ((\my_processor|mux32_2|start[21].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [21]))) # 
// (!\my_processor|mux32_2|start[21].mux0|or_1~4_combout  & (\my_processor|alu_1|Add0~42_combout )))) # (!\my_processor|mux32_2|start[17].mux0|or_1~1_combout  & (((\my_processor|mux32_2|start[21].mux0|or_1~4_combout ))))

	.dataa(\my_processor|alu_1|Add0~42_combout ),
	.datab(\my_processor|mux32_2|start[17].mux0|or_1~1_combout ),
	.datac(\my_processor|mux32_2|start[21].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[21].mux0|or_1~5 .lut_mask = 16'hF838;
defparam \my_processor|mux32_2|start[21].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N23
dffeas \my_regfile|start2[1].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[21].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~229 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~229_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|start2[2].reg32_2|start[21].dff1|q~q  & \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[21].dff1|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~229 .lut_mask = 16'hFC88;
defparam \my_regfile|start4[0].trb1|out[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~956 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~956_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # 
// (\my_regfile|start4[0].trb1|out[21]~229_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|start4[0].trb1|out[21]~229_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~956_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~956 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[21]~956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~766 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~766_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & (((\my_regfile|start2[3].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~766_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~766 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[21]~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~768 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~768_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~768_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~768 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[21]~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~767 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~767_combout  = (\my_regfile|start2[6].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))) # 
// (!\my_regfile|start2[6].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~4_combout  & ((\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~767_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~767 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[21]~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~769 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~769_combout  = (\my_regfile|start4[0].trb1|out[21]~956_combout  & (\my_regfile|start4[0].trb1|out[21]~766_combout  & (\my_regfile|start4[0].trb1|out[21]~768_combout  & \my_regfile|start4[0].trb1|out[21]~767_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[21]~956_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~766_combout ),
	.datac(\my_regfile|start4[0].trb1|out[21]~768_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~767_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~769_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~769 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[21]~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~773 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~773_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~5_combout  & (((\my_regfile|start2[16].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~773_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~773 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[21]~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~772 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~772_combout  = (\my_regfile|start2[14].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~772_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~772 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[21]~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~770 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~770_combout  = (\my_regfile|start2[9].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~4_combout  & ((\my_regfile|start2[10].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~770_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~770 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[21]~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~771 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~771_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~771_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~771 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[21]~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~774 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~774_combout  = (\my_regfile|start4[0].trb1|out[21]~773_combout  & (\my_regfile|start4[0].trb1|out[21]~772_combout  & (\my_regfile|start4[0].trb1|out[21]~770_combout  & \my_regfile|start4[0].trb1|out[21]~771_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[21]~773_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~772_combout ),
	.datac(\my_regfile|start4[0].trb1|out[21]~770_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~771_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~774_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~774 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[21]~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~777 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~777_combout  = (\my_regfile|start2[21].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~4_combout  & ((\my_regfile|start2[22].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|start2[22].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~777_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~777 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[21]~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~776 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~776_combout  = (\my_regfile|start2[20].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~4_combout  & ((\my_regfile|start2[19].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~776_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~776 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[21]~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~778 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~778_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~778_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~778 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[21]~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~775 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~775_combout  = (\my_regfile|start2[17].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~775_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~775 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[21]~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~779 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~779_combout  = (\my_regfile|start4[0].trb1|out[21]~777_combout  & (\my_regfile|start4[0].trb1|out[21]~776_combout  & (\my_regfile|start4[0].trb1|out[21]~778_combout  & \my_regfile|start4[0].trb1|out[21]~775_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[21]~777_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~776_combout ),
	.datac(\my_regfile|start4[0].trb1|out[21]~778_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~775_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~779_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~779 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[21]~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~782 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~782_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[30].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~782_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~782 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[21]~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[21]~22 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[21]~22_combout  = (((\my_regfile|start2[27].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[21]~22 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~780 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~780_combout  = (\my_regfile|start2[26].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|start2[25].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~780_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~780 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[21]~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~781 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~781_combout  = (\my_regfile|start4[27].trb1|out[21]~22_combout  & (\my_regfile|start4[0].trb1|out[21]~780_combout  & ((\my_regfile|start2[28].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[21]~22_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[21]~780_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~781_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~781 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[21]~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~783 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~783_combout  = (\my_regfile|start4[0].trb1|out[21]~782_combout  & (\my_regfile|start4[0].trb1|out[21]~781_combout  & ((\my_regfile|start2[29].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[21]~782_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~781_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~783_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~783 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[21]~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~784 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~784_combout  = (\my_regfile|start4[0].trb1|out[21]~769_combout  & (\my_regfile|start4[0].trb1|out[21]~774_combout  & (\my_regfile|start4[0].trb1|out[21]~779_combout  & \my_regfile|start4[0].trb1|out[21]~783_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[21]~769_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~774_combout ),
	.datac(\my_regfile|start4[0].trb1|out[21]~779_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~783_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~784_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~784 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[21]~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~19 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[23]~765_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[21]~784_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[21]~784_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~19 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~21 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~20_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~19_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~21 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~78 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~15_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~21_combout 
// ))

	.dataa(\my_processor|alu_1|ShiftRight0~21_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~78 .lut_mask = 16'hFA0A;
defparam \my_processor|alu_1|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N22
cycloneive_lcell_comb \my_processor|mux32_2|start[12].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[12].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector31~17_combout  & (\my_processor|alu_1|Selector31~7_combout )) # (!\my_processor|alu_1|Selector31~17_combout  & ((\my_processor|alu_1|Selector31~7_combout  & 
// (\my_processor|alu_1|ShiftRight0~94_combout )) # (!\my_processor|alu_1|Selector31~7_combout  & ((\my_processor|alu_1|ShiftLeft0~48_combout )))))

	.dataa(\my_processor|alu_1|Selector31~17_combout ),
	.datab(\my_processor|alu_1|Selector31~7_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~94_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[12].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[12].mux0|or_1~0 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_2|start[12].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~6 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[15]~461_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[13]~480_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[15]~461_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~480_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~6 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~8 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~6_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~7_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftRight0~6_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|alu_1|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~8 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_1|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~76 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~24_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~8_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~8_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~76 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N16
cycloneive_lcell_comb \my_processor|mux32_2|start[12].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[12].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector31~6_combout  & (((\my_processor|mux32_2|start[12].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector31~6_combout  & 
// ((\my_processor|mux32_2|start[12].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~78_combout )) # (!\my_processor|mux32_2|start[12].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~76_combout )))))

	.dataa(\my_processor|alu_1|Selector31~6_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~78_combout ),
	.datac(\my_processor|mux32_2|start[12].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[12].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[12].mux0|or_1~1 .lut_mask = 16'hE5E0;
defparam \my_processor|mux32_2|start[12].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[12].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[12].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector31~10_combout  & (\my_processor|mux32_2|start[12].mux0|or_1~2_combout )) # (!\my_processor|alu_1|Selector31~10_combout  & 
// ((\my_processor|mux32_2|start[12].mux0|or_1~2_combout  & ((\my_processor|mux32_2|start[12].mux0|or_1~1_combout ))) # (!\my_processor|mux32_2|start[12].mux0|or_1~2_combout  & (\my_processor|alu_1|Add1~24_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|mux32_2|start[12].mux0|or_1~2_combout ),
	.datac(\my_processor|alu_1|Add1~24_combout ),
	.datad(\my_processor|mux32_2|start[12].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[12].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[12].mux0|or_1~3 .lut_mask = 16'hDC98;
defparam \my_processor|mux32_2|start[12].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N20
cycloneive_lcell_comb \my_processor|mux32_2|start[12].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[12].mux0|or_1~4_combout  = (\my_processor|alu_1|Selector31~14_combout  & (\my_processor|alu_1|Add0~24_combout )) # (!\my_processor|alu_1|Selector31~14_combout  & ((\my_processor|mux32_2|start[12].mux0|or_1~3_combout )))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(\my_processor|alu_1|Add0~24_combout ),
	.datac(\my_processor|mux32_2|start[12].mux0|or_1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[12].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[12].mux0|or_1~4 .lut_mask = 16'hD8D8;
defparam \my_processor|mux32_2|start[12].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~758 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~758_combout  = (\my_regfile|start5[0].trb2|out[12]~303_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[12]~303_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~758_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~758 .lut_mask = 16'hF0FF;
defparam \my_regfile|start5[0].trb2|out[12]~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~759 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~759_combout  = (\my_regfile|start5[0].trb2|out[13]~324_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[13]~324_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~759_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~759 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[13]~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[13]~759_combout ,\my_regfile|start5[0].trb2|out[12]~758_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[12].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[12].mux0|or_1~5_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [12]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|mux32_2|start[12].mux0|or_1~4_combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|mux32_2|start[12].mux0|or_1~4_combout ),
	.datac(\my_processor|dec_1|d5|d2|and4~combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[12].mux0|or_1~5 .lut_mask = 16'hFC0C;
defparam \my_processor|mux32_2|start[12].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N11
dffeas \my_regfile|start2[2].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[12].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~284 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~284_combout  = (\my_regfile|start2[3].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~284 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[12]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~283 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~283_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~283 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[12]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~285 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~285_combout  = (\my_regfile|start5[0].trb2|out[12]~284_combout  & (\my_regfile|start5[0].trb2|out[12]~283_combout  & ((\my_regfile|start2[2].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[12]~284_combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~283_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~285 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[12]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~300 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~300_combout  = (\my_regfile|decoder3|d7|d1|and2~0_combout  & (\my_regfile|start2[30].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~0_combout  & (((\my_regfile|start2[31].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~300 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[12]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~301 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~301_combout  = (\my_regfile|start5[0].trb2|out[12]~300_combout  & ((\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(gnd),
	.datab(\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~300_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~301 .lut_mask = 16'hCF00;
defparam \my_regfile|start5[0].trb2|out[12]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~299 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~299_combout  = (\my_regfile|start2[28].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[28].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datac(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~299 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[12]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~298 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~298_combout  = (\my_regfile|start2[26].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[25].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~298 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[12]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~296 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~296_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~296 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[12]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~295 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~295_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~295 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[12]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~294 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~294_combout  = (\my_regfile|start2[20].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[19].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~294 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[12]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~293 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~293_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and3~0_combout  & (((\my_regfile|start2[18].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[18].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~293 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[12]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~297 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~297_combout  = (\my_regfile|start5[0].trb2|out[12]~296_combout  & (\my_regfile|start5[0].trb2|out[12]~295_combout  & (\my_regfile|start5[0].trb2|out[12]~294_combout  & \my_regfile|start5[0].trb2|out[12]~293_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[12]~296_combout ),
	.datab(\my_regfile|start5[0].trb2|out[12]~295_combout ),
	.datac(\my_regfile|start5[0].trb2|out[12]~294_combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~297 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[12]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~302 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~302_combout  = (\my_regfile|start5[0].trb2|out[12]~301_combout  & (\my_regfile|start5[0].trb2|out[12]~299_combout  & (\my_regfile|start5[0].trb2|out[12]~298_combout  & \my_regfile|start5[0].trb2|out[12]~297_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[12]~301_combout ),
	.datab(\my_regfile|start5[0].trb2|out[12]~299_combout ),
	.datac(\my_regfile|start5[0].trb2|out[12]~298_combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~297_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~302 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[12]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~288 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~288_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~288 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[12]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~291 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~291_combout  = (\my_regfile|decoder3|d5|d1|and1~1_combout  & (\my_regfile|start2[15].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~1_combout  & (((\my_regfile|start2[16].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~291 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[12]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~289 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~289_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & (((\my_regfile|start2[12].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~289 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[12]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~290 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~290_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~2_combout  & (((\my_regfile|start2[14].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~290 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[12]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~292 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~292_combout  = (\my_regfile|start5[0].trb2|out[12]~288_combout  & (\my_regfile|start5[0].trb2|out[12]~291_combout  & (\my_regfile|start5[0].trb2|out[12]~289_combout  & \my_regfile|start5[0].trb2|out[12]~290_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[12]~288_combout ),
	.datab(\my_regfile|start5[0].trb2|out[12]~291_combout ),
	.datac(\my_regfile|start5[0].trb2|out[12]~289_combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~290_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~292 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[12]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \my_regfile|start5[5].trb2|out[12]~3 (
// Equation(s):
// \my_regfile|start5[5].trb2|out[12]~3_combout  = (\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~2_combout ) # (!\my_regfile|decoder3|d4|d1|and1~5_combout ))

	.dataa(\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.datac(gnd),
	.datad(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[5].trb2|out[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[5].trb2|out[12]~3 .lut_mask = 16'hBBFF;
defparam \my_regfile|start5[5].trb2|out[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~286 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~286_combout  = (\my_regfile|start2[7].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[7].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~286 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[12]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~287 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~287_combout  = (\my_regfile|start5[5].trb2|out[12]~3_combout  & (\my_regfile|start5[0].trb2|out[12]~286_combout  & ((\my_regfile|start2[6].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datab(\my_regfile|start5[5].trb2|out[12]~3_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[12]~286_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~287 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[12]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~303 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~303_combout  = (\my_regfile|start5[0].trb2|out[12]~285_combout  & (\my_regfile|start5[0].trb2|out[12]~302_combout  & (\my_regfile|start5[0].trb2|out[12]~292_combout  & \my_regfile|start5[0].trb2|out[12]~287_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[12]~285_combout ),
	.datab(\my_regfile|start5[0].trb2|out[12]~302_combout ),
	.datac(\my_regfile|start5[0].trb2|out[12]~292_combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~287_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~303 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[12]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \my_processor|mux32_1|start[12].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[12].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [12])))) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[12]~303_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~303_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[12].mux0|or_1~0 .lut_mask = 16'hCFC5;
defparam \my_processor|mux32_1|start[12].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \my_processor|alu_1|Add0~26 (
// Equation(s):
// \my_processor|alu_1|Add0~26_combout  = (\my_regfile|start4[0].trb1|out[13]~480_combout  & ((\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~25  & VCC)) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~25 )))) # (!\my_regfile|start4[0].trb1|out[13]~480_combout  & ((\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~25 )) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~25 ) # (GND)))))
// \my_processor|alu_1|Add0~27  = CARRY((\my_regfile|start4[0].trb1|out[13]~480_combout  & (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~25 )) # (!\my_regfile|start4[0].trb1|out[13]~480_combout  & 
// ((!\my_processor|alu_1|Add0~25 ) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[13]~480_combout ),
	.datab(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~25 ),
	.combout(\my_processor|alu_1|Add0~26_combout ),
	.cout(\my_processor|alu_1|Add0~27 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~80 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~44_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~32_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~32_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~80 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[13].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[13].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector31~7_combout  & ((\my_processor|alu_1|ShiftRight0~95_combout ) # ((\my_processor|alu_1|Selector31~17_combout )))) # (!\my_processor|alu_1|Selector31~7_combout  & 
// (((!\my_processor|alu_1|Selector31~17_combout  & \my_processor|alu_1|ShiftLeft0~52_combout ))))

	.dataa(\my_processor|alu_1|Selector31~7_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~95_combout ),
	.datac(\my_processor|alu_1|Selector31~17_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[13].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[13].mux0|or_1~0 .lut_mask = 16'hADA8;
defparam \my_processor|mux32_2|start[13].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \my_processor|mux32_2|start[13].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[13].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector31~6_combout  & (((\my_processor|mux32_2|start[13].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector31~6_combout  & 
// ((\my_processor|mux32_2|start[13].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~82_combout )) # (!\my_processor|mux32_2|start[13].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~80_combout )))))

	.dataa(\my_processor|alu_1|ShiftRight0~82_combout ),
	.datab(\my_processor|alu_1|Selector31~6_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~80_combout ),
	.datad(\my_processor|mux32_2|start[13].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[13].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[13].mux0|or_1~1 .lut_mask = 16'hEE30;
defparam \my_processor|mux32_2|start[13].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \my_processor|mux32_2|start[13].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[13].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector31~11_combout  & ((\my_processor|alu_1|Selector31~10_combout ) # ((\my_processor|mux32_2|start[13].mux0|or_1~1_combout )))) # (!\my_processor|alu_1|Selector31~11_combout  
// & (!\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Add1~26_combout )))

	.dataa(\my_processor|alu_1|Selector31~11_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_processor|alu_1|Add1~26_combout ),
	.datad(\my_processor|mux32_2|start[13].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[13].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[13].mux0|or_1~2 .lut_mask = 16'hBA98;
defparam \my_processor|mux32_2|start[13].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \my_processor|mux32_2|start[13].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[13].mux0|or_1~3_combout  = (\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & ((\my_processor|mux32_2|start[13].mux0|or_1~2_combout ) # ((\my_processor|alu_1|Selector31~10_combout  & 
// \my_regfile|start4[0].trb1|out[13]~480_combout )))) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (\my_processor|mux32_2|start[13].mux0|or_1~2_combout  & ((\my_regfile|start4[0].trb1|out[13]~480_combout ) # 
// (!\my_processor|alu_1|Selector31~10_combout ))))

	.dataa(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_regfile|start4[0].trb1|out[13]~480_combout ),
	.datad(\my_processor|mux32_2|start[13].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[13].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[13].mux0|or_1~3 .lut_mask = 16'hFB80;
defparam \my_processor|mux32_2|start[13].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \my_processor|mux32_2|start[13].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[13].mux0|or_1~4_combout  = (!\my_processor|dec_1|d5|d2|and4~combout  & ((\my_processor|alu_1|Selector31~14_combout  & (\my_processor|alu_1|Add0~26_combout )) # (!\my_processor|alu_1|Selector31~14_combout  & 
// ((\my_processor|mux32_2|start[13].mux0|or_1~3_combout )))))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|alu_1|Selector31~14_combout ),
	.datac(\my_processor|alu_1|Add0~26_combout ),
	.datad(\my_processor|mux32_2|start[13].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[13].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[13].mux0|or_1~4 .lut_mask = 16'h5140;
defparam \my_processor|mux32_2|start[13].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[13].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[13].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[13].mux0|or_1~4_combout ) # ((\my_processor|dec_1|d5|d2|and4~combout  & \my_dmem|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[13].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[13].mux0|or_1~5 .lut_mask = 16'hFAF0;
defparam \my_processor|mux32_2|start[13].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N7
dffeas \my_regfile|start2[11].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[13].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~467 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~467_combout  = (\my_regfile|start2[11].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))) # 
// (!\my_regfile|start2[11].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~5_combout  & ((\my_regfile|start2[12].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~467 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[13]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~466 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~466_combout  = (\my_regfile|decoder2|d5|d2|and2~4_combout  & (\my_regfile|start2[10].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~4_combout  & (((\my_regfile|start2[9].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~466 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[13]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~469 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~469_combout  = (\my_regfile|start2[15].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~5_combout  & ((\my_regfile|start2[16].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~469 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[13]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~468 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~468_combout  = (\my_regfile|decoder2|d5|d1|and3~4_combout  & (\my_regfile|start2[13].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and3~4_combout  & (((\my_regfile|start2[14].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~468 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[13]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~470 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~470_combout  = (\my_regfile|start4[0].trb1|out[13]~467_combout  & (\my_regfile|start4[0].trb1|out[13]~466_combout  & (\my_regfile|start4[0].trb1|out[13]~469_combout  & \my_regfile|start4[0].trb1|out[13]~468_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[13]~467_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~466_combout ),
	.datac(\my_regfile|start4[0].trb1|out[13]~469_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~468_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~470 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[13]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[13]~6 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[13]~6_combout  = (((\my_regfile|start2[27].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[13]~6 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~476 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~476_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and3~0_combout  & (((\my_regfile|start2[26].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~476 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[13]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~477 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~477_combout  = (\my_regfile|start4[27].trb1|out[13]~6_combout  & (\my_regfile|start4[0].trb1|out[13]~476_combout  & ((\my_regfile|start2[28].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[13]~6_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[13]~476_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~477 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[13]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~478 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~478_combout  = (\my_regfile|start2[31].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[31].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~4_combout  & ((\my_regfile|start2[30].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~478 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[13]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~479 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~479_combout  = (\my_regfile|start4[0].trb1|out[13]~477_combout  & (\my_regfile|start4[0].trb1|out[13]~478_combout  & ((\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[13]~477_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~478_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~479 .lut_mask = 16'h8088;
defparam \my_regfile|start4[0].trb1|out[13]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~472 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~472_combout  = (\my_regfile|start2[20].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~4_combout  & ((\my_regfile|start2[19].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~472 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[13]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~474 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~474_combout  = (\my_regfile|start2[24].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~4_combout  & ((\my_regfile|start2[23].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~474 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[13]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~473 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~473_combout  = (\my_regfile|start2[22].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~4_combout  & ((\my_regfile|start2[21].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~473 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[13]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~471 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~471_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~471 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[13]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~475 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~475_combout  = (\my_regfile|start4[0].trb1|out[13]~472_combout  & (\my_regfile|start4[0].trb1|out[13]~474_combout  & (\my_regfile|start4[0].trb1|out[13]~473_combout  & \my_regfile|start4[0].trb1|out[13]~471_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[13]~472_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~474_combout ),
	.datac(\my_regfile|start4[0].trb1|out[13]~473_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~471_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~475 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[13]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~462 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~462_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & (((\my_regfile|start2[3].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~462 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[13]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~463 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~463_combout  = (\my_regfile|start2[6].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~4_combout  & ((\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~463 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[13]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~85 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[13].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~85 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[13]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~940 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~940_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[13]~85_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[13]~85_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~940_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~940 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[13]~940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~464 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~464_combout  = (\my_regfile|start2[8].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~5_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and4~4_combout  & ((\my_regfile|start2[7].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~464 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[13]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~465 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~465_combout  = (\my_regfile|start4[0].trb1|out[13]~462_combout  & (\my_regfile|start4[0].trb1|out[13]~463_combout  & (\my_regfile|start4[0].trb1|out[13]~940_combout  & \my_regfile|start4[0].trb1|out[13]~464_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[13]~462_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~463_combout ),
	.datac(\my_regfile|start4[0].trb1|out[13]~940_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~464_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~465 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[13]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~480 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~480_combout  = (\my_regfile|start4[0].trb1|out[13]~470_combout  & (\my_regfile|start4[0].trb1|out[13]~479_combout  & (\my_regfile|start4[0].trb1|out[13]~475_combout  & \my_regfile|start4[0].trb1|out[13]~465_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[13]~470_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~479_combout ),
	.datac(\my_regfile|start4[0].trb1|out[13]~475_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~465_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~480 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[13]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
cycloneive_lcell_comb \my_processor|mux32_2|start[14].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[14].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector31~11_combout  & ((\my_processor|mux32_1|start[14].mux0|or_1~0_combout ) # ((\my_regfile|start4[0].trb1|out[14]~499_combout ) # (!\my_processor|alu_1|Selector31~10_combout 
// )))) # (!\my_processor|alu_1|Selector31~11_combout  & (\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & (\my_processor|alu_1|Selector31~10_combout  & \my_regfile|start4[0].trb1|out[14]~499_combout )))

	.dataa(\my_processor|alu_1|Selector31~11_combout ),
	.datab(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|Selector31~10_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~499_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[14].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[14].mux0|or_1~2 .lut_mask = 16'hEA8A;
defparam \my_processor|mux32_2|start[14].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~96 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~96_combout  = (\my_processor|alu_1|ShiftLeft0~4_combout  & ((\my_regfile|start4[0].trb1|out[30]~727_combout ))) # (!\my_processor|alu_1|ShiftLeft0~4_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout ))

	.dataa(\my_processor|alu_1|ShiftLeft0~4_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~96 .lut_mask = 16'hE4E4;
defparam \my_processor|alu_1|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneive_lcell_comb \my_processor|mux32_2|start[14].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[14].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector31~17_combout  & (\my_processor|alu_1|Selector31~7_combout )) # (!\my_processor|alu_1|Selector31~17_combout  & ((\my_processor|alu_1|Selector31~7_combout  & 
// (\my_processor|alu_1|ShiftRight0~96_combout )) # (!\my_processor|alu_1|Selector31~7_combout  & ((\my_processor|alu_1|ShiftLeft0~57_combout )))))

	.dataa(\my_processor|alu_1|Selector31~17_combout ),
	.datab(\my_processor|alu_1|Selector31~7_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~96_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[14].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[14].mux0|or_1~0 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_2|start[14].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~61 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~60_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~31_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~31_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~61 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~84 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~54_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~61_combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftRight0~61_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~84 .lut_mask = 16'hFC0C;
defparam \my_processor|alu_1|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[14].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[14].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector31~6_combout  & (\my_processor|mux32_2|start[14].mux0|or_1~0_combout )) # (!\my_processor|alu_1|Selector31~6_combout  & 
// ((\my_processor|mux32_2|start[14].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~86_combout )) # (!\my_processor|mux32_2|start[14].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~84_combout )))))

	.dataa(\my_processor|alu_1|Selector31~6_combout ),
	.datab(\my_processor|mux32_2|start[14].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~86_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[14].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[14].mux0|or_1~1 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_2|start[14].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[14].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[14].mux0|or_1~3_combout  = (\my_processor|mux32_2|start[14].mux0|or_1~2_combout  & ((\my_processor|alu_1|Selector31~10_combout ) # ((\my_processor|mux32_2|start[14].mux0|or_1~1_combout )))) # 
// (!\my_processor|mux32_2|start[14].mux0|or_1~2_combout  & (!\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|alu_1|Add1~28_combout ))))

	.dataa(\my_processor|mux32_2|start[14].mux0|or_1~2_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_processor|mux32_2|start[14].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|Add1~28_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[14].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[14].mux0|or_1~3 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_2|start[14].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[14].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[14].mux0|or_1~4_combout  = (!\my_processor|dec_1|d5|d2|and4~combout  & ((\my_processor|alu_1|Selector31~14_combout  & (\my_processor|alu_1|Add0~28_combout )) # (!\my_processor|alu_1|Selector31~14_combout  & 
// ((\my_processor|mux32_2|start[14].mux0|or_1~3_combout )))))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|alu_1|Selector31~14_combout ),
	.datac(\my_processor|alu_1|Add0~28_combout ),
	.datad(\my_processor|mux32_2|start[14].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[14].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[14].mux0|or_1~4 .lut_mask = 16'h5140;
defparam \my_processor|mux32_2|start[14].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N0
cycloneive_lcell_comb \my_processor|mux32_2|start[14].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[14].mux0|or_1~5_combout  = (\my_processor|mux32_2|start[14].mux0|or_1~4_combout ) # ((\my_processor|dec_1|d5|d2|and4~combout  & \my_dmem|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[14].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[14].mux0|or_1~5 .lut_mask = 16'hFAF0;
defparam \my_processor|mux32_2|start[14].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N7
dffeas \my_regfile|start2[30].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[14].mux0|or_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~497 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~497_combout  = (\my_regfile|start2[30].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[30].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~497 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[14]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[14]~7 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[14]~7_combout  = (((\my_regfile|start2[27].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[14]~7 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~495 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~495_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[14].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~495 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[14]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~496 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~496_combout  = (\my_regfile|start4[27].trb1|out[14]~7_combout  & (\my_regfile|start4[0].trb1|out[14]~495_combout  & ((\my_regfile|start2[28].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[14]~7_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[14]~495_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~496 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[14]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~498 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~498_combout  = (\my_regfile|start4[0].trb1|out[14]~497_combout  & (\my_regfile|start4[0].trb1|out[14]~496_combout  & ((\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[14]~497_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~496_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~498 .lut_mask = 16'h8A00;
defparam \my_regfile|start4[0].trb1|out[14]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~94 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\my_regfile|start2[1].reg32_2|start[14].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|start2[2].reg32_2|start[14].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|start2[1].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start2[2].reg32_2|start[14].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~94 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[14]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~941 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~941_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # 
// (\my_regfile|start4[0].trb1|out[14]~94_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|start4[0].trb1|out[14]~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~941_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~941 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[14]~941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~481 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~481_combout  = (\my_regfile|start2[4].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))) # 
// (!\my_regfile|start2[4].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and4~4_combout  & ((\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~481 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[14]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~483 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~483_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~483 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[14]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~482 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~482_combout  = (\my_regfile|decoder2|d4|d1|and3~4_combout  & (\my_regfile|start2[5].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~4_combout  & ((\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~482 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[14]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~484 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~484_combout  = (\my_regfile|start4[0].trb1|out[14]~941_combout  & (\my_regfile|start4[0].trb1|out[14]~481_combout  & (\my_regfile|start4[0].trb1|out[14]~483_combout  & \my_regfile|start4[0].trb1|out[14]~482_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[14]~941_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~481_combout ),
	.datac(\my_regfile|start4[0].trb1|out[14]~483_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~482_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~484 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[14]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~486 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~486_combout  = (\my_regfile|start2[11].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and4~4_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~5_combout  & ((\my_regfile|start2[12].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|start2[12].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~486 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[14]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~488 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~488_combout  = (\my_regfile|start2[15].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~5_combout  & ((\my_regfile|start2[16].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~488 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[14]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~485 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~485_combout  = (\my_regfile|start2[9].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[9].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~4_combout  & ((\my_regfile|start2[10].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~485 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[14]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~487 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~487_combout  = (\my_regfile|start2[14].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|start2[13].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~487 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[14]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~489 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~489_combout  = (\my_regfile|start4[0].trb1|out[14]~486_combout  & (\my_regfile|start4[0].trb1|out[14]~488_combout  & (\my_regfile|start4[0].trb1|out[14]~485_combout  & \my_regfile|start4[0].trb1|out[14]~487_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[14]~486_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~488_combout ),
	.datac(\my_regfile|start4[0].trb1|out[14]~485_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~487_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~489 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[14]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~493 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~493_combout  = (\my_regfile|start2[23].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~493 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[14]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~491 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~491_combout  = (\my_regfile|start2[19].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and1~4_combout  & ((\my_regfile|start2[20].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~491 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[14]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~492 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~492_combout  = (\my_regfile|decoder2|d6|d1|and2~4_combout  & (\my_regfile|start2[22].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and2~4_combout  & (((\my_regfile|start2[21].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[14].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~492 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[14]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~490 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~490_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~4_combout  & (((\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~490 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[14]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~494 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~494_combout  = (\my_regfile|start4[0].trb1|out[14]~493_combout  & (\my_regfile|start4[0].trb1|out[14]~491_combout  & (\my_regfile|start4[0].trb1|out[14]~492_combout  & \my_regfile|start4[0].trb1|out[14]~490_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[14]~493_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~491_combout ),
	.datac(\my_regfile|start4[0].trb1|out[14]~492_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~490_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~494 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[14]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~499 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~499_combout  = (\my_regfile|start4[0].trb1|out[14]~498_combout  & (\my_regfile|start4[0].trb1|out[14]~484_combout  & (\my_regfile|start4[0].trb1|out[14]~489_combout  & \my_regfile|start4[0].trb1|out[14]~494_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[14]~498_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~484_combout ),
	.datac(\my_regfile|start4[0].trb1|out[14]~489_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~494_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~499 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[14]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~31 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[16]~898_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[14]~499_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[14]~499_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~898_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~31 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~32 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~6_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~31_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~32 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~9 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[11]~537_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[9]~556_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[9]~556_combout ),
	.datac(\my_regfile|start4[0].trb1|out[11]~537_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~9 .lut_mask = 16'hE4E4;
defparam \my_processor|alu_1|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~33 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[12]~518_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[10]~575_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[10]~575_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~518_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~33 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~34 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~33_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~9_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~9_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~34 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~35 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~32_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~34_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~32_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~35 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneive_lcell_comb \my_processor|alu_1|Selector30~2 (
// Equation(s):
// \my_processor|alu_1|Selector30~2_combout  = (\my_processor|alu_1|Selector31~7_combout  & ((\my_processor|alu_1|Selector31~17_combout ) # ((\my_processor|alu_1|ShiftRight0~46_combout )))) # (!\my_processor|alu_1|Selector31~7_combout  & 
// (!\my_processor|alu_1|Selector31~17_combout  & (\my_processor|alu_1|ShiftLeft0~99_combout )))

	.dataa(\my_processor|alu_1|Selector31~7_combout ),
	.datab(\my_processor|alu_1|Selector31~17_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~99_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~2 .lut_mask = 16'hBA98;
defparam \my_processor|alu_1|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector30~3 (
// Equation(s):
// \my_processor|alu_1|Selector30~3_combout  = (\my_processor|alu_1|Selector31~6_combout  & (((\my_processor|alu_1|Selector30~2_combout )))) # (!\my_processor|alu_1|Selector31~6_combout  & ((\my_processor|alu_1|Selector30~2_combout  & 
// ((\my_processor|alu_1|ShiftRight0~35_combout ))) # (!\my_processor|alu_1|Selector30~2_combout  & (\my_processor|alu_1|Selector30~1_combout ))))

	.dataa(\my_processor|alu_1|Selector31~6_combout ),
	.datab(\my_processor|alu_1|Selector30~1_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~35_combout ),
	.datad(\my_processor|alu_1|Selector30~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~3 .lut_mask = 16'hFA44;
defparam \my_processor|alu_1|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector30~4 (
// Equation(s):
// \my_processor|alu_1|Selector30~4_combout  = (\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Selector31~11_combout )) # (!\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|alu_1|Selector31~11_combout  & 
// ((\my_processor|alu_1|Selector30~3_combout ))) # (!\my_processor|alu_1|Selector31~11_combout  & (\my_processor|alu_1|Add1~2_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|alu_1|Selector31~11_combout ),
	.datac(\my_processor|alu_1|Add1~2_combout ),
	.datad(\my_processor|alu_1|Selector30~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~4 .lut_mask = 16'hDC98;
defparam \my_processor|alu_1|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneive_lcell_comb \my_processor|alu_1|Selector30~5 (
// Equation(s):
// \my_processor|alu_1|Selector30~5_combout  = (\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & ((\my_processor|alu_1|Selector30~4_combout ) # ((\my_processor|alu_1|Selector31~10_combout  & \my_regfile|start4[0].trb1|out[1]~327_combout )))) # 
// (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & (\my_processor|alu_1|Selector30~4_combout  & ((\my_regfile|start4[0].trb1|out[1]~327_combout ) # (!\my_processor|alu_1|Selector31~10_combout ))))

	.dataa(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.datad(\my_processor|alu_1|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~5 .lut_mask = 16'hFB80;
defparam \my_processor|alu_1|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneive_lcell_comb \my_processor|alu_1|Selector30~6 (
// Equation(s):
// \my_processor|alu_1|Selector30~6_combout  = (\my_processor|alu_1|Selector31~14_combout  & (\my_processor|alu_1|Add0~2_combout )) # (!\my_processor|alu_1|Selector31~14_combout  & ((\my_processor|alu_1|Selector30~5_combout )))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_1|Add0~2_combout ),
	.datad(\my_processor|alu_1|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~6 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~743 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~743_combout  = (\my_regfile|start5[0].trb2|out[0]~742_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[0]~742_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~743_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~743 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[0]~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~26 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~26_combout  = (\my_regfile|start2[13].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and3~2_combout  & ((\my_regfile|start2[14].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~26 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~25 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~25_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and1~4_combout  & (((\my_regfile|start2[12].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~25 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~24 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~24_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~24 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~27 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~27_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and4~0_combout  & (((\my_regfile|start2[15].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~27 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~28 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~28_combout  = (\my_regfile|start5[0].trb2|out[1]~26_combout  & (\my_regfile|start5[0].trb2|out[1]~25_combout  & (\my_regfile|start5[0].trb2|out[1]~24_combout  & \my_regfile|start5[0].trb2|out[1]~27_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[1]~26_combout ),
	.datab(\my_regfile|start5[0].trb2|out[1]~25_combout ),
	.datac(\my_regfile|start5[0].trb2|out[1]~24_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~28 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~37 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~37_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & (((\my_regfile|start2[7].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~37 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~36 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~36_combout  = (\my_regfile|decoder3|d4|d1|and3~2_combout  & (\my_regfile|start2[5].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~36 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~35 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~35_combout  = (\my_regfile|decoder3|d4|d2|and1~4_combout  & (\my_regfile|start2[3].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~35 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneive_lcell_comb \my_regfile|start5[1].trb2|out[1]~1 (
// Equation(s):
// \my_regfile|start5[1].trb2|out[1]~1_combout  = (\my_regfile|start2[1].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~5_combout ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start2[1].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[1].trb2|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[1].trb2|out[1]~1 .lut_mask = 16'hCFFF;
defparam \my_regfile|start5[1].trb2|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~34 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~34_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (\my_regfile|start5[1].trb2|out[1]~1_combout  & ((\my_regfile|start2[2].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|start5[1].trb2|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~34 .lut_mask = 16'h5100;
defparam \my_regfile|start5[0].trb2|out[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~38 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~38_combout  = (\my_regfile|start5[0].trb2|out[1]~37_combout  & (\my_regfile|start5[0].trb2|out[1]~36_combout  & (\my_regfile|start5[0].trb2|out[1]~35_combout  & \my_regfile|start5[0].trb2|out[1]~34_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[1]~37_combout ),
	.datab(\my_regfile|start5[0].trb2|out[1]~36_combout ),
	.datac(\my_regfile|start5[0].trb2|out[1]~35_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~38 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~29 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~29_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and3~0_combout  & (((\my_regfile|start2[18].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|start2[18].reg32_2|start[1].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~29 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~32 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~32_combout  = (\my_regfile|start2[23].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[23].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~32 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~31 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~31_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and3~0_combout  & (((\my_regfile|start2[22].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|start2[22].reg32_2|start[1].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~31 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~30 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~30_combout  = (\my_regfile|start2[19].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~30 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~33 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~33_combout  = (\my_regfile|start5[0].trb2|out[1]~29_combout  & (\my_regfile|start5[0].trb2|out[1]~32_combout  & (\my_regfile|start5[0].trb2|out[1]~31_combout  & \my_regfile|start5[0].trb2|out[1]~30_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[1]~29_combout ),
	.datab(\my_regfile|start5[0].trb2|out[1]~32_combout ),
	.datac(\my_regfile|start5[0].trb2|out[1]~31_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~33 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~744 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~744_combout  = (\my_regfile|start5[0].trb2|out[1]~23_combout  & (\my_regfile|start5[0].trb2|out[1]~28_combout  & (\my_regfile|start5[0].trb2|out[1]~38_combout  & \my_regfile|start5[0].trb2|out[1]~33_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[1]~23_combout ),
	.datab(\my_regfile|start5[0].trb2|out[1]~28_combout ),
	.datac(\my_regfile|start5[0].trb2|out[1]~38_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~744_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~744 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[1]~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~745 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~745_combout  = (\my_regfile|start5[0].trb2|out[1]~744_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[1]~744_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~745_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~745 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[1]~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[1]~745_combout ,\my_regfile|start5[0].trb2|out[0]~743_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \my_processor|mux32_2|start[1].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[1].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [1]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector30~6_combout ))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|alu_1|Selector30~6_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[1].mux0|or_1~0 .lut_mask = 16'hFC30;
defparam \my_processor|mux32_2|start[1].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N27
dffeas \my_regfile|start2[29].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[1].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \my_regfile|start5[29].trb2|out[1]~1 (
// Equation(s):
// \my_regfile|start5[29].trb2|out[1]~1_combout  = (\my_regfile|start2[29].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start2[29].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[29].trb2|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[29].trb2|out[1]~1 .lut_mask = 16'hF0FF;
defparam \my_regfile|start5[29].trb2|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~21 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~21_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and1~0_combout  & ((\my_regfile|start2[28].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~21 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~20 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~20_combout  = (\my_regfile|start2[25].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[25].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~20 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~22 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~22_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~22 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~23 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~23_combout  = (\my_regfile|start5[29].trb2|out[1]~1_combout  & (\my_regfile|start5[0].trb2|out[1]~21_combout  & (\my_regfile|start5[0].trb2|out[1]~20_combout  & \my_regfile|start5[0].trb2|out[1]~22_combout )))

	.dataa(\my_regfile|start5[29].trb2|out[1]~1_combout ),
	.datab(\my_regfile|start5[0].trb2|out[1]~21_combout ),
	.datac(\my_regfile|start5[0].trb2|out[1]~20_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~23 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneive_lcell_comb \my_processor|mux32_1|start[1].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[1].mux0|or_1~0_combout  = (\my_regfile|start5[0].trb2|out[1]~23_combout  & (\my_regfile|start5[0].trb2|out[1]~28_combout  & (\my_regfile|start5[0].trb2|out[1]~38_combout  & \my_regfile|start5[0].trb2|out[1]~33_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[1]~23_combout ),
	.datab(\my_regfile|start5[0].trb2|out[1]~28_combout ),
	.datac(\my_regfile|start5[0].trb2|out[1]~38_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[1].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[1].mux0|or_1~0 .lut_mask = 16'h8000;
defparam \my_processor|mux32_1|start[1].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneive_lcell_comb \my_processor|mux32_1|start[1].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_1|start[1].mux0|or_1~1_combout  = (\my_processor|or_3~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [1])))) # (!\my_processor|or_3~combout  & (((\my_processor|mux32_1|start[1].mux0|or_1~0_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_processor|or_3~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\my_processor|mux32_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[1].mux0|or_1~1 .lut_mask = 16'hF3D1;
defparam \my_processor|mux32_1|start[1].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \my_processor|alu_1|Add0~4 (
// Equation(s):
// \my_processor|alu_1|Add0~4_combout  = ((\my_processor|mux32_1|start[2].mux0|or_1~1_combout  $ (\my_regfile|start4[0].trb1|out[2]~366_combout  $ (!\my_processor|alu_1|Add0~3 )))) # (GND)
// \my_processor|alu_1|Add0~5  = CARRY((\my_processor|mux32_1|start[2].mux0|or_1~1_combout  & ((\my_regfile|start4[0].trb1|out[2]~366_combout ) # (!\my_processor|alu_1|Add0~3 ))) # (!\my_processor|mux32_1|start[2].mux0|or_1~1_combout  & 
// (\my_regfile|start4[0].trb1|out[2]~366_combout  & !\my_processor|alu_1|Add0~3 )))

	.dataa(\my_processor|mux32_1|start[2].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~3 ),
	.combout(\my_processor|alu_1|Add0~4_combout ),
	.cout(\my_processor|alu_1|Add0~5 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector29~5 (
// Equation(s):
// \my_processor|alu_1|Selector29~5_combout  = ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_processor|mux5_01|start[0].m3|or_1~0_combout )) # (!\my_processor|mux5_01|start[2].m3|and_1~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(gnd),
	.datad(\my_processor|mux5_01|start[2].m3|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~5 .lut_mask = 16'h11FF;
defparam \my_processor|alu_1|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \my_processor|alu_1|Selector29~7 (
// Equation(s):
// \my_processor|alu_1|Selector29~7_combout  = (\my_processor|alu_1|Selector29~5_combout  & ((\my_processor|alu_1|Selector29~6_combout  & (\my_processor|alu_1|ShiftLeft0~100_combout )) # (!\my_processor|alu_1|Selector29~6_combout  & 
// ((\my_processor|alu_1|Add1~4_combout ))))) # (!\my_processor|alu_1|Selector29~5_combout  & (!\my_processor|alu_1|Selector29~6_combout ))

	.dataa(\my_processor|alu_1|Selector29~5_combout ),
	.datab(\my_processor|alu_1|Selector29~6_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~100_combout ),
	.datad(\my_processor|alu_1|Add1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~7 .lut_mask = 16'hB391;
defparam \my_processor|alu_1|Selector29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~4 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[5]~423_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|start4[0].trb1|out[4]~442_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[5]~423_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[4]~442_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~4 .lut_mask = 16'hB8B8;
defparam \my_processor|alu_1|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~57 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~57_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[8]~594_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[6]~404_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~57 .lut_mask = 16'h0E02;
defparam \my_processor|alu_1|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~59 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~59_combout  = (\my_processor|alu_1|ShiftRight0~57_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|alu_1|ShiftRight0~58_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~57_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~59 .lut_mask = 16'hFCF0;
defparam \my_processor|alu_1|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~2 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[3]~347_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_regfile|start4[0].trb1|out[2]~366_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~2 .lut_mask = 16'hFC0C;
defparam \my_processor|alu_1|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \my_processor|alu_1|Selector29~2 (
// Equation(s):
// \my_processor|alu_1|Selector29~2_combout  = (\my_processor|alu_1|Selector29~0_combout  & (\my_processor|alu_1|Selector29~1_combout )) # (!\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|alu_1|Selector29~1_combout  & 
// (\my_processor|alu_1|ShiftRight0~59_combout )) # (!\my_processor|alu_1|Selector29~1_combout  & ((\my_processor|alu_1|ShiftRight0~2_combout )))))

	.dataa(\my_processor|alu_1|Selector29~0_combout ),
	.datab(\my_processor|alu_1|Selector29~1_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~59_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~2 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_1|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~63 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~33_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~62_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~63 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~64 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~63_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~61_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~64 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \my_processor|alu_1|Selector29~3 (
// Equation(s):
// \my_processor|alu_1|Selector29~3_combout  = (\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|alu_1|Selector29~2_combout  & ((\my_processor|alu_1|ShiftRight0~64_combout ))) # (!\my_processor|alu_1|Selector29~2_combout  & 
// (\my_processor|alu_1|ShiftRight0~4_combout )))) # (!\my_processor|alu_1|Selector29~0_combout  & (((\my_processor|alu_1|Selector29~2_combout ))))

	.dataa(\my_processor|alu_1|Selector29~0_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~4_combout ),
	.datac(\my_processor|alu_1|Selector29~2_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~3 .lut_mask = 16'hF858;
defparam \my_processor|alu_1|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector29~8 (
// Equation(s):
// \my_processor|alu_1|Selector29~8_combout  = (\my_processor|alu_1|Selector29~4_combout  & ((\my_processor|alu_1|Selector29~7_combout  & ((\my_processor|alu_1|Selector29~3_combout ))) # (!\my_processor|alu_1|Selector29~7_combout  & 
// (\my_processor|alu_1|ShiftRight0~56_combout )))) # (!\my_processor|alu_1|Selector29~4_combout  & (((\my_processor|alu_1|Selector29~7_combout ))))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~56_combout ),
	.datac(\my_processor|alu_1|Selector29~7_combout ),
	.datad(\my_processor|alu_1|Selector29~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~8 .lut_mask = 16'hF858;
defparam \my_processor|alu_1|Selector29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneive_lcell_comb \my_processor|alu_1|Selector29~12 (
// Equation(s):
// \my_processor|alu_1|Selector29~12_combout  = (\my_processor|alu_1|Selector29~9_combout  & (\my_processor|alu_1|Selector29~11_combout )) # (!\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|alu_1|Selector29~11_combout  & 
// (\my_processor|alu_1|Add0~4_combout )) # (!\my_processor|alu_1|Selector29~11_combout  & ((\my_processor|alu_1|Selector29~8_combout )))))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_processor|alu_1|Selector29~11_combout ),
	.datac(\my_processor|alu_1|Add0~4_combout ),
	.datad(\my_processor|alu_1|Selector29~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~12 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_1|Selector29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~70 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~70_combout  = (\my_regfile|start2[21].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~70 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~68 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~68_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and3~0_combout  & (((\my_regfile|start2[18].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~68 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~71 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~71_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and1~0_combout  & (((\my_regfile|start2[24].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~71 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~69 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~69_combout  = (\my_regfile|start2[19].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~69 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~72 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~72_combout  = (\my_regfile|start5[0].trb2|out[3]~70_combout  & (\my_regfile|start5[0].trb2|out[3]~68_combout  & (\my_regfile|start5[0].trb2|out[3]~71_combout  & \my_regfile|start5[0].trb2|out[3]~69_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[3]~70_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~68_combout ),
	.datac(\my_regfile|start5[0].trb2|out[3]~71_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~72 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~76 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~76_combout  = (\my_regfile|start2[8].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # (!\my_regfile|start2[8].reg32_2|start[3].dff1|q~q 
//  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~76 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~74 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~74_combout  = (\my_regfile|decoder3|d4|d2|and1~4_combout  & (\my_regfile|start2[3].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~74 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~75 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~75_combout  = (\my_regfile|start2[6].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and3~2_combout ))) # (!\my_regfile|start2[6].reg32_2|start[3].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~2_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~75 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \my_regfile|start5[1].trb2|out[3]~3 (
// Equation(s):
// \my_regfile|start5[1].trb2|out[3]~3_combout  = ((\my_regfile|start2[1].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[1].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start5[1].trb2|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[1].trb2|out[3]~3 .lut_mask = 16'hDFDF;
defparam \my_regfile|start5[1].trb2|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~73 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~73_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (\my_regfile|start5[1].trb2|out[3]~3_combout  & ((\my_regfile|start2[2].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start5[1].trb2|out[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~73 .lut_mask = 16'h3100;
defparam \my_regfile|start5[0].trb2|out[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~77 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~77_combout  = (\my_regfile|start5[0].trb2|out[3]~76_combout  & (\my_regfile|start5[0].trb2|out[3]~74_combout  & (\my_regfile|start5[0].trb2|out[3]~75_combout  & \my_regfile|start5[0].trb2|out[3]~73_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[3]~76_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~74_combout ),
	.datac(\my_regfile|start5[0].trb2|out[3]~75_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~77 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~61 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~61_combout  = (\my_regfile|start2[25].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datad(\my_regfile|start2[25].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~61 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~58 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~58_combout  = (\my_regfile|start2[27].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and1~0_combout  & ((\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~58 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~59 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~59_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and2~0_combout  & ((\my_regfile|start2[30].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datad(\my_regfile|start2[26].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~59 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~60 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~60_combout  = (\my_regfile|start2[29].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[29].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and3~0_combout  & ((\my_regfile|start2[31].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|start2[31].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~60 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~62 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~62_combout  = (\my_regfile|start5[0].trb2|out[3]~61_combout  & (\my_regfile|start5[0].trb2|out[3]~58_combout  & (\my_regfile|start5[0].trb2|out[3]~59_combout  & \my_regfile|start5[0].trb2|out[3]~60_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[3]~61_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~58_combout ),
	.datac(\my_regfile|start5[0].trb2|out[3]~59_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~62 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~748 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~748_combout  = (\my_regfile|start5[0].trb2|out[3]~67_combout  & (\my_regfile|start5[0].trb2|out[3]~72_combout  & (\my_regfile|start5[0].trb2|out[3]~77_combout  & \my_regfile|start5[0].trb2|out[3]~62_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[3]~67_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~72_combout ),
	.datac(\my_regfile|start5[0].trb2|out[3]~77_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~62_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~748_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~748 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[3]~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~749 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~749_combout  = (\my_regfile|start5[0].trb2|out[3]~748_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[3]~748_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~749_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~749 .lut_mask = 16'hFF33;
defparam \my_regfile|start5[0].trb2|out[3]~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[3]~749_combout ,\my_regfile|start5[0].trb2|out[2]~747_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneive_lcell_comb \my_processor|mux32_2|start[2].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[2].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [2]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector29~12_combout ))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|alu_1|Selector29~12_combout ),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[2].mux0|or_1~0 .lut_mask = 16'hEE44;
defparam \my_processor|mux32_2|start[2].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N5
dffeas \my_regfile|start2[31].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[2].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~51 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~51_combout  = (\my_regfile|start2[31].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~51 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~50 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~50_combout  = (\my_regfile|start2[27].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[28].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[27].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and1~0_combout  & ((\my_regfile|start2[28].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datac(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datad(\my_regfile|start2[28].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~50 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[29].trb2|out[2]~2 (
// Equation(s):
// \my_regfile|start5[29].trb2|out[2]~2_combout  = (\my_regfile|start2[29].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|start2[29].reg32_2|start[2].dff1|q~q ),
	.datac(gnd),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[29].trb2|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[29].trb2|out[2]~2 .lut_mask = 16'hCCFF;
defparam \my_regfile|start5[29].trb2|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~49 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~49_combout  = (\my_regfile|decoder3|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~49 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~52 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~52_combout  = (\my_regfile|start5[0].trb2|out[2]~51_combout  & (\my_regfile|start5[0].trb2|out[2]~50_combout  & (\my_regfile|start5[29].trb2|out[2]~2_combout  & \my_regfile|start5[0].trb2|out[2]~49_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[2]~51_combout ),
	.datab(\my_regfile|start5[0].trb2|out[2]~50_combout ),
	.datac(\my_regfile|start5[29].trb2|out[2]~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~52 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~46 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~46_combout  = (\my_regfile|start2[14].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~2_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~0_combout  & ((\my_regfile|start2[13].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~46 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~45 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~45_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~45 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~44 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~44_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~44 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~47 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~47_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and4~0_combout  & (((\my_regfile|start2[15].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~47 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~48 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~48_combout  = (\my_regfile|start5[0].trb2|out[2]~46_combout  & (\my_regfile|start5[0].trb2|out[2]~45_combout  & (\my_regfile|start5[0].trb2|out[2]~44_combout  & \my_regfile|start5[0].trb2|out[2]~47_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[2]~46_combout ),
	.datab(\my_regfile|start5[0].trb2|out[2]~45_combout ),
	.datac(\my_regfile|start5[0].trb2|out[2]~44_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~48 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~54 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~54_combout  = (\my_regfile|start2[4].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~4_combout )))) # (!\my_regfile|start2[4].reg32_2|start[2].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~54 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~55 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~55_combout  = (\my_regfile|start2[6].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and3~2_combout )))) # (!\my_regfile|start2[6].reg32_2|start[2].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~2_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~55 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \my_regfile|start5[1].trb2|out[2]~2 (
// Equation(s):
// \my_regfile|start5[1].trb2|out[2]~2_combout  = ((\my_regfile|start2[1].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datab(gnd),
	.datac(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datad(\my_regfile|start2[1].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[1].trb2|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[1].trb2|out[2]~2 .lut_mask = 16'hFF5F;
defparam \my_regfile|start5[1].trb2|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~53 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~53_combout  = (\my_regfile|start5[1].trb2|out[2]~2_combout  & (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start5[1].trb2|out[2]~2_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~53 .lut_mask = 16'h00D0;
defparam \my_regfile|start5[0].trb2|out[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~56 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~56_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~56 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~57 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~57_combout  = (\my_regfile|start5[0].trb2|out[2]~54_combout  & (\my_regfile|start5[0].trb2|out[2]~55_combout  & (\my_regfile|start5[0].trb2|out[2]~53_combout  & \my_regfile|start5[0].trb2|out[2]~56_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[2]~54_combout ),
	.datab(\my_regfile|start5[0].trb2|out[2]~55_combout ),
	.datac(\my_regfile|start5[0].trb2|out[2]~53_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~56_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~57 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~41 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~41_combout  = (\my_regfile|start2[21].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|start2[22].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~41 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~39 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~39_combout  = (\my_regfile|start2[18].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~0_combout  & ((\my_regfile|start2[17].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|start2[17].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~39 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~40 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~40_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[19].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~40 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~42 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~42_combout  = (\my_regfile|start2[23].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|start2[24].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~42 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~43 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~43_combout  = (\my_regfile|start5[0].trb2|out[2]~41_combout  & (\my_regfile|start5[0].trb2|out[2]~39_combout  & (\my_regfile|start5[0].trb2|out[2]~40_combout  & \my_regfile|start5[0].trb2|out[2]~42_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[2]~41_combout ),
	.datab(\my_regfile|start5[0].trb2|out[2]~39_combout ),
	.datac(\my_regfile|start5[0].trb2|out[2]~40_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~43 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneive_lcell_comb \my_processor|mux32_1|start[2].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[2].mux0|or_1~0_combout  = (\my_regfile|start5[0].trb2|out[2]~52_combout  & (\my_regfile|start5[0].trb2|out[2]~48_combout  & (\my_regfile|start5[0].trb2|out[2]~57_combout  & \my_regfile|start5[0].trb2|out[2]~43_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[2]~52_combout ),
	.datab(\my_regfile|start5[0].trb2|out[2]~48_combout ),
	.datac(\my_regfile|start5[0].trb2|out[2]~57_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[2].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[2].mux0|or_1~0 .lut_mask = 16'h8000;
defparam \my_processor|mux32_1|start[2].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \my_processor|mux32_1|start[2].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_1|start[2].mux0|or_1~1_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|or_3~combout  & (((\my_processor|mux32_1|start[2].mux0|or_1~0_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|or_3~combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datad(\my_processor|mux32_1|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[2].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[2].mux0|or_1~1 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[2].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \my_processor|alu_1|Add0~6 (
// Equation(s):
// \my_processor|alu_1|Add0~6_combout  = (\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & ((\my_regfile|start4[0].trb1|out[3]~347_combout  & (\my_processor|alu_1|Add0~5  & VCC)) # (!\my_regfile|start4[0].trb1|out[3]~347_combout  & 
// (!\my_processor|alu_1|Add0~5 )))) # (!\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & ((\my_regfile|start4[0].trb1|out[3]~347_combout  & (!\my_processor|alu_1|Add0~5 )) # (!\my_regfile|start4[0].trb1|out[3]~347_combout  & 
// ((\my_processor|alu_1|Add0~5 ) # (GND)))))
// \my_processor|alu_1|Add0~7  = CARRY((\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & (!\my_regfile|start4[0].trb1|out[3]~347_combout  & !\my_processor|alu_1|Add0~5 )) # (!\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & 
// ((!\my_processor|alu_1|Add0~5 ) # (!\my_regfile|start4[0].trb1|out[3]~347_combout ))))

	.dataa(\my_processor|mux32_1|start[3].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~5 ),
	.combout(\my_processor|alu_1|Add0~6_combout ),
	.cout(\my_processor|alu_1|Add0~7 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector28~2 (
// Equation(s):
// \my_processor|alu_1|Selector28~2_combout  = (\my_processor|alu_1|Selector29~5_combout  & ((\my_processor|alu_1|Selector29~6_combout  & (\my_processor|alu_1|ShiftLeft0~10_combout )) # (!\my_processor|alu_1|Selector29~6_combout  & 
// ((\my_processor|alu_1|Add1~6_combout ))))) # (!\my_processor|alu_1|Selector29~5_combout  & (!\my_processor|alu_1|Selector29~6_combout ))

	.dataa(\my_processor|alu_1|Selector29~5_combout ),
	.datab(\my_processor|alu_1|Selector29~6_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~10_combout ),
	.datad(\my_processor|alu_1|Add1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~2 .lut_mask = 16'hB391;
defparam \my_processor|alu_1|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector28~0 (
// Equation(s):
// \my_processor|alu_1|Selector28~0_combout  = (\my_processor|alu_1|Selector29~1_combout  & (((\my_processor|alu_1|Selector29~0_combout ) # (\my_processor|alu_1|ShiftRight0~72_combout )))) # (!\my_processor|alu_1|Selector29~1_combout  & 
// (\my_processor|alu_1|ShiftRight0~27_combout  & (!\my_processor|alu_1|Selector29~0_combout )))

	.dataa(\my_processor|alu_1|Selector29~1_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~27_combout ),
	.datac(\my_processor|alu_1|Selector29~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~0 .lut_mask = 16'hAEA4;
defparam \my_processor|alu_1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~75 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~74_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftRight0~73_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~75 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_1|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector28~1 (
// Equation(s):
// \my_processor|alu_1|Selector28~1_combout  = (\my_processor|alu_1|Selector28~0_combout  & (((\my_processor|alu_1|ShiftRight0~75_combout )) # (!\my_processor|alu_1|Selector29~0_combout ))) # (!\my_processor|alu_1|Selector28~0_combout  & 
// (\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|alu_1|ShiftRight0~29_combout ))))

	.dataa(\my_processor|alu_1|Selector28~0_combout ),
	.datab(\my_processor|alu_1|Selector29~0_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~75_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~1 .lut_mask = 16'hE6A2;
defparam \my_processor|alu_1|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector28~3 (
// Equation(s):
// \my_processor|alu_1|Selector28~3_combout  = (\my_processor|alu_1|Selector29~4_combout  & ((\my_processor|alu_1|Selector28~2_combout  & (\my_processor|alu_1|Selector28~1_combout )) # (!\my_processor|alu_1|Selector28~2_combout  & 
// ((\my_processor|alu_1|ShiftRight0~71_combout ))))) # (!\my_processor|alu_1|Selector29~4_combout  & (\my_processor|alu_1|Selector28~2_combout ))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|Selector28~2_combout ),
	.datac(\my_processor|alu_1|Selector28~1_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~3 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_1|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector28~4 (
// Equation(s):
// \my_processor|alu_1|Selector28~4_combout  = (\my_processor|alu_1|Selector29~9_combout  & (\my_processor|alu_1|Selector29~10_combout )) # (!\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|alu_1|Selector29~10_combout  & 
// (\my_processor|alu_1|Add0~6_combout )) # (!\my_processor|alu_1|Selector29~10_combout  & ((\my_processor|alu_1|Selector28~3_combout )))))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_processor|alu_1|Selector29~10_combout ),
	.datac(\my_processor|alu_1|Add0~6_combout ),
	.datad(\my_processor|alu_1|Selector28~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~4 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_1|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N14
cycloneive_lcell_comb \my_processor|alu_1|Selector28~5 (
// Equation(s):
// \my_processor|alu_1|Selector28~5_combout  = (\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & ((\my_processor|alu_1|Selector28~4_combout ) # ((\my_regfile|start4[0].trb1|out[3]~347_combout  & \my_processor|alu_1|Selector29~9_combout )))) # 
// (!\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & (\my_processor|alu_1|Selector28~4_combout  & ((\my_regfile|start4[0].trb1|out[3]~347_combout ) # (!\my_processor|alu_1|Selector29~9_combout ))))

	.dataa(\my_processor|mux32_1|start[3].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.datac(\my_processor|alu_1|Selector29~9_combout ),
	.datad(\my_processor|alu_1|Selector28~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~5 .lut_mask = 16'hEF80;
defparam \my_processor|alu_1|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneive_lcell_comb \my_processor|mux32_2|start[3].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[3].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [3]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector28~5_combout ))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|alu_1|Selector28~5_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[3].mux0|or_1~0 .lut_mask = 16'hFC30;
defparam \my_processor|mux32_2|start[3].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N15
dffeas \my_regfile|start2[15].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[3].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~66 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~66_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~66 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~64 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~64_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and1~4_combout  & (((\my_regfile|start2[12].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~64 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~63 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~63_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~63 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~65 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~65_combout  = (\my_regfile|decoder3|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and2~0_combout  & (((\my_regfile|start2[13].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~2_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~65 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~67 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~67_combout  = (\my_regfile|start5[0].trb2|out[3]~66_combout  & (\my_regfile|start5[0].trb2|out[3]~64_combout  & (\my_regfile|start5[0].trb2|out[3]~63_combout  & \my_regfile|start5[0].trb2|out[3]~65_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[3]~66_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~64_combout ),
	.datac(\my_regfile|start5[0].trb2|out[3]~63_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~67 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \my_processor|mux32_1|start[3].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[3].mux0|or_1~0_combout  = (\my_regfile|start5[0].trb2|out[3]~67_combout  & (\my_regfile|start5[0].trb2|out[3]~62_combout  & (\my_regfile|start5[0].trb2|out[3]~77_combout  & \my_regfile|start5[0].trb2|out[3]~72_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[3]~67_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~62_combout ),
	.datac(\my_regfile|start5[0].trb2|out[3]~77_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[3].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[3].mux0|or_1~0 .lut_mask = 16'h8000;
defparam \my_processor|mux32_1|start[3].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \my_processor|mux32_1|start[3].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_1|start[3].mux0|or_1~1_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|or_3~combout  & (((\my_processor|mux32_1|start[3].mux0|or_1~0_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_processor|or_3~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datad(\my_processor|mux32_1|start[3].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[3].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[3].mux0|or_1~1 .lut_mask = 16'hDD8D;
defparam \my_processor|mux32_1|start[3].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \my_processor|alu_1|Add0~8 (
// Equation(s):
// \my_processor|alu_1|Add0~8_combout  = ((\my_regfile|start4[0].trb1|out[4]~442_combout  $ (\my_processor|mux32_1|start[4].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~7 )))) # (GND)
// \my_processor|alu_1|Add0~9  = CARRY((\my_regfile|start4[0].trb1|out[4]~442_combout  & ((\my_processor|mux32_1|start[4].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~7 ))) # (!\my_regfile|start4[0].trb1|out[4]~442_combout  & 
// (\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~7 )))

	.dataa(\my_regfile|start4[0].trb1|out[4]~442_combout ),
	.datab(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~7 ),
	.combout(\my_processor|alu_1|Add0~8_combout ),
	.cout(\my_processor|alu_1|Add0~9 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~3 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[7]~385_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[6]~404_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~3 .lut_mask = 16'hA280;
defparam \my_processor|alu_1|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~5 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~5_combout  = (\my_processor|alu_1|ShiftRight0~3_combout ) # ((\my_processor|alu_1|ShiftRight0~4_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftRight0~4_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~3_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~5 .lut_mask = 16'hF0FC;
defparam \my_processor|alu_1|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~11 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~10_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~10_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~11 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector27~0 (
// Equation(s):
// \my_processor|alu_1|Selector27~0_combout  = (\my_processor|alu_1|Selector24~1_combout  & (((\my_processor|alu_1|ShiftRight0~11_combout )) # (!\my_processor|alu_1|Selector24~0_combout ))) # (!\my_processor|alu_1|Selector24~1_combout  & 
// (\my_processor|alu_1|Selector24~0_combout  & (\my_processor|alu_1|ShiftRight0~5_combout )))

	.dataa(\my_processor|alu_1|Selector24~1_combout ),
	.datab(\my_processor|alu_1|Selector24~0_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~5_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~0 .lut_mask = 16'hEA62;
defparam \my_processor|alu_1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector27~1 (
// Equation(s):
// \my_processor|alu_1|Selector27~1_combout  = (\my_processor|alu_1|Selector27~0_combout  & ((\my_processor|alu_1|Selector24~0_combout ) # ((\my_processor|alu_1|ShiftRight0~79_combout )))) # (!\my_processor|alu_1|Selector27~0_combout  & 
// (!\my_processor|alu_1|Selector24~0_combout  & ((\my_processor|alu_1|ShiftRight0~76_combout ))))

	.dataa(\my_processor|alu_1|Selector27~0_combout ),
	.datab(\my_processor|alu_1|Selector24~0_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~79_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~1 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_1|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector27~2 (
// Equation(s):
// \my_processor|alu_1|Selector27~2_combout  = (\my_processor|alu_1|Selector24~2_combout  & ((\my_processor|alu_1|Selector31~11_combout  & (\my_processor|alu_1|ShiftLeft0~16_combout )) # (!\my_processor|alu_1|Selector31~11_combout  & 
// ((\my_processor|alu_1|Add1~8_combout ))))) # (!\my_processor|alu_1|Selector24~2_combout  & (!\my_processor|alu_1|Selector31~11_combout ))

	.dataa(\my_processor|alu_1|Selector24~2_combout ),
	.datab(\my_processor|alu_1|Selector31~11_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~16_combout ),
	.datad(\my_processor|alu_1|Add1~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~2 .lut_mask = 16'hB391;
defparam \my_processor|alu_1|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector27~3 (
// Equation(s):
// \my_processor|alu_1|Selector27~3_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[4]~442_combout ) # (!\my_processor|alu_1|Selector27~2_combout ))) # 
// (!\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[4]~442_combout  & !\my_processor|alu_1|Selector27~2_combout )))) # (!\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|alu_1|Selector27~2_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[4]~442_combout ),
	.datad(\my_processor|alu_1|Selector27~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~3 .lut_mask = 16'hD5A8;
defparam \my_processor|alu_1|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector27~4 (
// Equation(s):
// \my_processor|alu_1|Selector27~4_combout  = (!\my_processor|alu_1|Selector31~14_combout  & ((\my_processor|alu_1|Selector29~4_combout  & (\my_processor|alu_1|Selector27~1_combout )) # (!\my_processor|alu_1|Selector29~4_combout  & 
// ((\my_processor|alu_1|Selector27~3_combout )))))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|Selector31~14_combout ),
	.datac(\my_processor|alu_1|Selector27~1_combout ),
	.datad(\my_processor|alu_1|Selector27~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~4 .lut_mask = 16'h3120;
defparam \my_processor|alu_1|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N14
cycloneive_lcell_comb \my_processor|alu_1|Selector27~5 (
// Equation(s):
// \my_processor|alu_1|Selector27~5_combout  = (\my_processor|alu_1|Selector27~4_combout ) # ((\my_processor|alu_1|Selector31~14_combout  & \my_processor|alu_1|Add0~8_combout ))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_1|Add0~8_combout ),
	.datad(\my_processor|alu_1|Selector27~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~5 .lut_mask = 16'hFFA0;
defparam \my_processor|alu_1|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~751 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~751_combout  = ((\my_regfile|start5[0].trb2|out[5]~109_combout  & (\my_regfile|start5[0].trb2|out[5]~119_combout  & \my_regfile|start5[0].trb2|out[5]~104_combout ))) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[5]~109_combout ),
	.datac(\my_regfile|start5[0].trb2|out[5]~119_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~751_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~751 .lut_mask = 16'hD555;
defparam \my_regfile|start5[0].trb2|out[5]~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[5]~751_combout ,\my_regfile|start5[0].trb2|out[4]~750_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N2
cycloneive_lcell_comb \my_processor|mux32_2|start[4].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[4].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [4]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector27~5_combout ))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|alu_1|Selector27~5_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[4].mux0|or_1~0 .lut_mask = 16'hFC30;
defparam \my_processor|mux32_2|start[4].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[4].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[4].dff1|q~feeder_combout  = \my_processor|mux32_2|start[4].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[4].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[4].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[29].reg32_2|start[4].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \my_regfile|start2[29].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[4].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N19
dffeas \my_regfile|start2[27].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[4]~4 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[4]~4_combout  = (((\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[4]~4 .lut_mask = 16'hFF7F;
defparam \my_regfile|start4[27].trb1|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N31
dffeas \my_regfile|start2[28].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \my_regfile|start2[26].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N19
dffeas \my_regfile|start2[25].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~438 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~438_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~438 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[4]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~439 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~439_combout  = (\my_regfile|start4[27].trb1|out[4]~4_combout  & (\my_regfile|start4[0].trb1|out[4]~438_combout  & ((\my_regfile|start2[28].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[4]~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[4]~438_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~439 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[4]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N23
dffeas \my_regfile|start2[30].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N25
dffeas \my_regfile|start2[31].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~440 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~440_combout  = (\my_regfile|start2[30].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[30].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~440 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[4]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~441 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~441_combout  = (\my_regfile|start4[0].trb1|out[4]~439_combout  & (\my_regfile|start4[0].trb1|out[4]~440_combout  & ((\my_regfile|start2[29].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[4]~439_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~440_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~441 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[4]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N11
dffeas \my_regfile|start2[23].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N13
dffeas \my_regfile|start2[24].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~436 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~436_combout  = (\my_regfile|start2[23].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))) # 
// (!\my_regfile|start2[23].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~436 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[4]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N9
dffeas \my_regfile|start2[21].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N31
dffeas \my_regfile|start2[22].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~435 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~435_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and3~4_combout  & (((\my_regfile|start2[22].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~435 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[4]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N19
dffeas \my_regfile|start2[17].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N5
dffeas \my_regfile|start2[18].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~433 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~433_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and3~4_combout  & (((\my_regfile|start2[18].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~433 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[4]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N3
dffeas \my_regfile|start2[20].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N21
dffeas \my_regfile|start2[19].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~434 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~434_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~4_combout  & (((\my_regfile|start2[20].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[19].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~434 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[4]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~437 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~437_combout  = (\my_regfile|start4[0].trb1|out[4]~436_combout  & (\my_regfile|start4[0].trb1|out[4]~435_combout  & (\my_regfile|start4[0].trb1|out[4]~433_combout  & \my_regfile|start4[0].trb1|out[4]~434_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[4]~436_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~435_combout ),
	.datac(\my_regfile|start4[0].trb1|out[4]~433_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~434_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~437 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[4]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N17
dffeas \my_regfile|start2[15].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N11
dffeas \my_regfile|start2[16].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~431 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~431_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and1~5_combout  & (((\my_regfile|start2[16].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~431 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[4]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N19
dffeas \my_regfile|start2[11].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N21
dffeas \my_regfile|start2[12].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~429 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~429_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~429 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[4]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N5
dffeas \my_regfile|start2[14].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N25
dffeas \my_regfile|start2[13].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~430 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~430_combout  = (\my_regfile|decoder2|d5|d1|and3~4_combout  & (\my_regfile|start2[13].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and3~4_combout  & (((\my_regfile|start2[14].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~430 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[4]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N23
dffeas \my_regfile|start2[9].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \my_regfile|start2[10].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~428 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~428_combout  = (\my_regfile|start2[9].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[9].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~4_combout  & ((\my_regfile|start2[10].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~428 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[4]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~432 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~432_combout  = (\my_regfile|start4[0].trb1|out[4]~431_combout  & (\my_regfile|start4[0].trb1|out[4]~429_combout  & (\my_regfile|start4[0].trb1|out[4]~430_combout  & \my_regfile|start4[0].trb1|out[4]~428_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[4]~431_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~429_combout ),
	.datac(\my_regfile|start4[0].trb1|out[4]~430_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~428_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~432 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[4]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N3
dffeas \my_regfile|start2[3].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \my_regfile|start2[4].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~424 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~424_combout  = (\my_regfile|decoder2|d4|d2|and1~5_combout  & (\my_regfile|start2[3].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~5_combout  & (((\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~424 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[4]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N17
dffeas \my_regfile|start2[6].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N19
dffeas \my_regfile|start2[5].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~425 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~425_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~425 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[4]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N25
dffeas \my_regfile|start2[2].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N19
dffeas \my_regfile|start2[1].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~67 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[4].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~67 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[4]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~938 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~938_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # 
// (\my_regfile|start4[0].trb1|out[4]~67_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|start4[0].trb1|out[4]~67_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~938_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~938 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[4]~938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \my_regfile|start2[7].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \my_regfile|start2[8].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[4].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~426 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~426_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~426 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[4]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~427 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~427_combout  = (\my_regfile|start4[0].trb1|out[4]~424_combout  & (\my_regfile|start4[0].trb1|out[4]~425_combout  & (\my_regfile|start4[0].trb1|out[4]~938_combout  & \my_regfile|start4[0].trb1|out[4]~426_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[4]~424_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~425_combout ),
	.datac(\my_regfile|start4[0].trb1|out[4]~938_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~426_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~427 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[4]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~442 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~442_combout  = (\my_regfile|start4[0].trb1|out[4]~441_combout  & (\my_regfile|start4[0].trb1|out[4]~437_combout  & (\my_regfile|start4[0].trb1|out[4]~432_combout  & \my_regfile|start4[0].trb1|out[4]~427_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[4]~441_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~437_combout ),
	.datac(\my_regfile|start4[0].trb1|out[4]~432_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~427_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~442 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[4]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \my_processor|alu_1|Add0~10 (
// Equation(s):
// \my_processor|alu_1|Add0~10_combout  = (\my_regfile|start4[0].trb1|out[5]~423_combout  & ((\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~9  & VCC)) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~9 )))) # (!\my_regfile|start4[0].trb1|out[5]~423_combout  & ((\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~9 )) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~9 ) # (GND)))))
// \my_processor|alu_1|Add0~11  = CARRY((\my_regfile|start4[0].trb1|out[5]~423_combout  & (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~9 )) # (!\my_regfile|start4[0].trb1|out[5]~423_combout  & 
// ((!\my_processor|alu_1|Add0~9 ) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[5]~423_combout ),
	.datab(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~9 ),
	.combout(\my_processor|alu_1|Add0~10_combout ),
	.cout(\my_processor|alu_1|Add0~11 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneive_lcell_comb \my_processor|alu_1|Selector26~0 (
// Equation(s):
// \my_processor|alu_1|Selector26~0_combout  = (\my_processor|alu_1|Selector24~0_combout  & (!\my_processor|alu_1|Selector24~1_combout  & (\my_processor|alu_1|ShiftRight0~30_combout ))) # (!\my_processor|alu_1|Selector24~0_combout  & 
// ((\my_processor|alu_1|Selector24~1_combout ) # ((\my_processor|alu_1|ShiftRight0~80_combout ))))

	.dataa(\my_processor|alu_1|Selector24~0_combout ),
	.datab(\my_processor|alu_1|Selector24~1_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~30_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~0 .lut_mask = 16'h7564;
defparam \my_processor|alu_1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneive_lcell_comb \my_processor|alu_1|Selector26~1 (
// Equation(s):
// \my_processor|alu_1|Selector26~1_combout  = (\my_processor|alu_1|Selector24~1_combout  & ((\my_processor|alu_1|Selector26~0_combout  & ((\my_processor|alu_1|ShiftRight0~83_combout ))) # (!\my_processor|alu_1|Selector26~0_combout  & 
// (\my_processor|alu_1|ShiftRight0~34_combout )))) # (!\my_processor|alu_1|Selector24~1_combout  & (((\my_processor|alu_1|Selector26~0_combout ))))

	.dataa(\my_processor|alu_1|Selector24~1_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~34_combout ),
	.datac(\my_processor|alu_1|Selector26~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~1 .lut_mask = 16'hF858;
defparam \my_processor|alu_1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector26~2 (
// Equation(s):
// \my_processor|alu_1|Selector26~2_combout  = (\my_processor|alu_1|Selector31~11_combout  & (\my_processor|alu_1|Selector24~2_combout  & ((\my_processor|alu_1|ShiftLeft0~20_combout )))) # (!\my_processor|alu_1|Selector31~11_combout  & 
// (((\my_processor|alu_1|Add1~10_combout )) # (!\my_processor|alu_1|Selector24~2_combout )))

	.dataa(\my_processor|alu_1|Selector31~11_combout ),
	.datab(\my_processor|alu_1|Selector24~2_combout ),
	.datac(\my_processor|alu_1|Add1~10_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~2 .lut_mask = 16'hD951;
defparam \my_processor|alu_1|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector26~3 (
// Equation(s):
// \my_processor|alu_1|Selector26~3_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[5]~423_combout ) # (!\my_processor|alu_1|Selector26~2_combout ))) # 
// (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[5]~423_combout  & !\my_processor|alu_1|Selector26~2_combout )))) # (!\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|alu_1|Selector26~2_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[5]~423_combout ),
	.datad(\my_processor|alu_1|Selector26~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~3 .lut_mask = 16'hD5A8;
defparam \my_processor|alu_1|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector26~4 (
// Equation(s):
// \my_processor|alu_1|Selector26~4_combout  = (!\my_processor|alu_1|Selector31~14_combout  & ((\my_processor|alu_1|Selector29~4_combout  & (\my_processor|alu_1|Selector26~1_combout )) # (!\my_processor|alu_1|Selector29~4_combout  & 
// ((\my_processor|alu_1|Selector26~3_combout )))))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|Selector31~14_combout ),
	.datac(\my_processor|alu_1|Selector26~1_combout ),
	.datad(\my_processor|alu_1|Selector26~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~4 .lut_mask = 16'h3120;
defparam \my_processor|alu_1|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector26~5 (
// Equation(s):
// \my_processor|alu_1|Selector26~5_combout  = (\my_processor|alu_1|Selector26~4_combout ) # ((\my_processor|alu_1|Selector31~14_combout  & \my_processor|alu_1|Add0~10_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|Selector31~14_combout ),
	.datac(\my_processor|alu_1|Add0~10_combout ),
	.datad(\my_processor|alu_1|Selector26~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~5 .lut_mask = 16'hFFC0;
defparam \my_processor|alu_1|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N18
cycloneive_lcell_comb \my_processor|mux32_2|start[5].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[5].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [5]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector26~5_combout ))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|alu_1|Selector26~5_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[5].mux0|or_1~0 .lut_mask = 16'hFC30;
defparam \my_processor|mux32_2|start[5].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N31
dffeas \my_regfile|start2[27].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[5].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[5]~3 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[5]~3_combout  = (((\my_regfile|start2[27].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[5]~3 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~419 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~419_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~419 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[5]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~420 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~420_combout  = (\my_regfile|start4[27].trb1|out[5]~3_combout  & (\my_regfile|start4[0].trb1|out[5]~419_combout  & ((\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|start4[27].trb1|out[5]~3_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[5]~419_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~420 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[5]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~421 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~421_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and2~4_combout  & (((\my_regfile|start2[31].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~421 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[5]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~422 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~422_combout  = (\my_regfile|start4[0].trb1|out[5]~420_combout  & (\my_regfile|start4[0].trb1|out[5]~421_combout  & ((\my_regfile|start2[29].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~420_combout ),
	.datac(\my_regfile|start4[0].trb1|out[5]~421_combout ),
	.datad(\my_regfile|start2[29].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~422 .lut_mask = 16'hC040;
defparam \my_regfile|start4[0].trb1|out[5]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~416 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~416_combout  = (\my_regfile|start2[21].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~4_combout  & ((\my_regfile|start2[22].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~416 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[5]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~415 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~415_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~4_combout  & (((\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~415 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[5]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~414 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~414_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and3~4_combout  & (((\my_regfile|start2[18].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~414 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[5]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~417 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~417_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and1~4_combout  & (((\my_regfile|start2[24].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~417 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[5]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~418 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~418_combout  = (\my_regfile|start4[0].trb1|out[5]~416_combout  & (\my_regfile|start4[0].trb1|out[5]~415_combout  & (\my_regfile|start4[0].trb1|out[5]~414_combout  & \my_regfile|start4[0].trb1|out[5]~417_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[5]~416_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~415_combout ),
	.datac(\my_regfile|start4[0].trb1|out[5]~414_combout ),
	.datad(\my_regfile|start4[0].trb1|out[5]~417_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~418 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[5]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~410 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~410_combout  = (\my_regfile|start2[12].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~410 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[5]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~412 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~412_combout  = (\my_regfile|start2[16].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[16].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and4~4_combout  & ((\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~412 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[5]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~409 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~409_combout  = (\my_regfile|decoder2|d5|d2|and2~4_combout  & (\my_regfile|start2[10].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~4_combout  & (((\my_regfile|start2[9].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~409 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[5]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~411 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~411_combout  = (\my_regfile|start2[13].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~4_combout  & ((\my_regfile|start2[14].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|start2[14].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~411 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[5]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~413 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~413_combout  = (\my_regfile|start4[0].trb1|out[5]~410_combout  & (\my_regfile|start4[0].trb1|out[5]~412_combout  & (\my_regfile|start4[0].trb1|out[5]~409_combout  & \my_regfile|start4[0].trb1|out[5]~411_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[5]~410_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~412_combout ),
	.datac(\my_regfile|start4[0].trb1|out[5]~409_combout ),
	.datad(\my_regfile|start4[0].trb1|out[5]~411_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~413 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[5]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~405 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~405_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & ((\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~405 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[5]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~406 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~406_combout  = (\my_regfile|decoder2|d4|d1|and3~4_combout  & (\my_regfile|start2[5].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~4_combout  & ((\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~406 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[5]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~407 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~407_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & ((\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~407 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[5]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~58 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18]) # ((\my_regfile|start2[1].reg32_2|start[5].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|start2[2].reg32_2|start[5].dff1|q~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|start2[2].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~58 .lut_mask = 16'hEAC8;
defparam \my_regfile|start4[0].trb1|out[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~937 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~937_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[5]~58_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[5]~58_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~937_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~937 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[5]~937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~408 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~408_combout  = (\my_regfile|start4[0].trb1|out[5]~405_combout  & (\my_regfile|start4[0].trb1|out[5]~406_combout  & (\my_regfile|start4[0].trb1|out[5]~407_combout  & \my_regfile|start4[0].trb1|out[5]~937_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[5]~405_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~406_combout ),
	.datac(\my_regfile|start4[0].trb1|out[5]~407_combout ),
	.datad(\my_regfile|start4[0].trb1|out[5]~937_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~408 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[5]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~423 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~423_combout  = (\my_regfile|start4[0].trb1|out[5]~422_combout  & (\my_regfile|start4[0].trb1|out[5]~418_combout  & (\my_regfile|start4[0].trb1|out[5]~413_combout  & \my_regfile|start4[0].trb1|out[5]~408_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[5]~422_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~418_combout ),
	.datac(\my_regfile|start4[0].trb1|out[5]~413_combout ),
	.datad(\my_regfile|start4[0].trb1|out[5]~408_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~423 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[5]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \my_processor|alu_1|Add0~12 (
// Equation(s):
// \my_processor|alu_1|Add0~12_combout  = ((\my_processor|mux32_1|start[6].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[6]~404_combout  $ (!\my_processor|alu_1|Add0~11 )))) # (GND)
// \my_processor|alu_1|Add0~13  = CARRY((\my_processor|mux32_1|start[6].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[6]~404_combout ) # (!\my_processor|alu_1|Add0~11 ))) # (!\my_processor|mux32_1|start[6].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[6]~404_combout  & !\my_processor|alu_1|Add0~11 )))

	.dataa(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~11 ),
	.combout(\my_processor|alu_1|Add0~12_combout ),
	.cout(\my_processor|alu_1|Add0~13 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector25~0 (
// Equation(s):
// \my_processor|alu_1|Selector25~0_combout  = (\my_processor|alu_1|Selector24~0_combout  & ((\my_processor|alu_1|Selector24~1_combout  & (\my_processor|alu_1|ShiftRight0~63_combout )) # (!\my_processor|alu_1|Selector24~1_combout  & 
// ((\my_processor|alu_1|ShiftRight0~59_combout ))))) # (!\my_processor|alu_1|Selector24~0_combout  & (((\my_processor|alu_1|Selector24~1_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~63_combout ),
	.datab(\my_processor|alu_1|Selector24~0_combout ),
	.datac(\my_processor|alu_1|Selector24~1_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~0 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector25~1 (
// Equation(s):
// \my_processor|alu_1|Selector25~1_combout  = (\my_processor|alu_1|Selector24~0_combout  & (((\my_processor|alu_1|Selector25~0_combout )))) # (!\my_processor|alu_1|Selector24~0_combout  & ((\my_processor|alu_1|Selector25~0_combout  & 
// (\my_processor|alu_1|ShiftRight0~87_combout )) # (!\my_processor|alu_1|Selector25~0_combout  & ((\my_processor|alu_1|ShiftRight0~84_combout )))))

	.dataa(\my_processor|alu_1|Selector24~0_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~87_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~84_combout ),
	.datad(\my_processor|alu_1|Selector25~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~1 .lut_mask = 16'hEE50;
defparam \my_processor|alu_1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector25~2 (
// Equation(s):
// \my_processor|alu_1|Selector25~2_combout  = (\my_processor|alu_1|Selector24~2_combout  & ((\my_processor|alu_1|Selector31~11_combout  & (\my_processor|alu_1|ShiftLeft0~24_combout )) # (!\my_processor|alu_1|Selector31~11_combout  & 
// ((\my_processor|alu_1|Add1~12_combout ))))) # (!\my_processor|alu_1|Selector24~2_combout  & (((!\my_processor|alu_1|Selector31~11_combout ))))

	.dataa(\my_processor|alu_1|Selector24~2_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~24_combout ),
	.datac(\my_processor|alu_1|Selector31~11_combout ),
	.datad(\my_processor|alu_1|Add1~12_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~2 .lut_mask = 16'h8F85;
defparam \my_processor|alu_1|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector25~3 (
// Equation(s):
// \my_processor|alu_1|Selector25~3_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_regfile|start4[0].trb1|out[6]~404_combout  & ((\my_processor|mux32_1|start[6].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Selector25~2_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[6]~404_combout  & (\my_processor|mux32_1|start[6].mux0|or_1~0_combout  & !\my_processor|alu_1|Selector25~2_combout )))) # (!\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|alu_1|Selector25~2_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.datab(\my_processor|alu_1|Selector31~10_combout ),
	.datac(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|Selector25~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~3 .lut_mask = 16'hB3C8;
defparam \my_processor|alu_1|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector25~4 (
// Equation(s):
// \my_processor|alu_1|Selector25~4_combout  = (!\my_processor|alu_1|Selector31~14_combout  & ((\my_processor|alu_1|Selector29~4_combout  & (\my_processor|alu_1|Selector25~1_combout )) # (!\my_processor|alu_1|Selector29~4_combout  & 
// ((\my_processor|alu_1|Selector25~3_combout )))))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(\my_processor|alu_1|Selector29~4_combout ),
	.datac(\my_processor|alu_1|Selector25~1_combout ),
	.datad(\my_processor|alu_1|Selector25~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~4 .lut_mask = 16'h5140;
defparam \my_processor|alu_1|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector25~5 (
// Equation(s):
// \my_processor|alu_1|Selector25~5_combout  = (\my_processor|alu_1|Selector25~4_combout ) # ((\my_processor|alu_1|Selector31~14_combout  & \my_processor|alu_1|Add0~12_combout ))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_1|Add0~12_combout ),
	.datad(\my_processor|alu_1|Selector25~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~5 .lut_mask = 16'hFFA0;
defparam \my_processor|alu_1|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[7]~753_combout ,\my_regfile|start5[0].trb2|out[6]~752_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneive_lcell_comb \my_processor|mux32_2|start[6].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[6].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [6]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector25~5_combout ))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|alu_1|Selector25~5_combout ),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[6].mux0|or_1~0 .lut_mask = 16'hEE44;
defparam \my_processor|mux32_2|start[6].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N3
dffeas \my_regfile|start2[5].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[6].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~124 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~124_combout  = (\my_regfile|decoder3|d4|d1|and3~2_combout  & (\my_regfile|start2[5].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~2_combout  & (((\my_regfile|start2[6].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~124 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~122 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~122_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & (((\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~122 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[6]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~121 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~121_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~121 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[6]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~123 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~123_combout  = (\my_regfile|start5[0].trb2|out[6]~122_combout  & (\my_regfile|start5[0].trb2|out[6]~121_combout  & ((\my_regfile|start2[2].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datac(\my_regfile|start5[0].trb2|out[6]~122_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~123 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~125 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~125_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~125 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~129 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~129_combout  = (\my_regfile|start2[16].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) # 
// (!\my_regfile|start2[16].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~129 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~126 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~126_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~126 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~128 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~128_combout  = (\my_regfile|decoder3|d5|d1|and3~2_combout  & (\my_regfile|start2[13].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and3~2_combout  & (((\my_regfile|start2[14].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~128 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~127 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~127_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[11].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~127 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~130 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~130_combout  = (\my_regfile|start5[0].trb2|out[6]~129_combout  & (\my_regfile|start5[0].trb2|out[6]~126_combout  & (\my_regfile|start5[0].trb2|out[6]~128_combout  & \my_regfile|start5[0].trb2|out[6]~127_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[6]~129_combout ),
	.datab(\my_regfile|start5[0].trb2|out[6]~126_combout ),
	.datac(\my_regfile|start5[0].trb2|out[6]~128_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~127_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~130 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~131 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~131_combout  = (\my_regfile|start5[0].trb2|out[6]~124_combout  & (\my_regfile|start5[0].trb2|out[6]~123_combout  & (\my_regfile|start5[0].trb2|out[6]~125_combout  & \my_regfile|start5[0].trb2|out[6]~130_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[6]~124_combout ),
	.datab(\my_regfile|start5[0].trb2|out[6]~123_combout ),
	.datac(\my_regfile|start5[0].trb2|out[6]~125_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~130_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~131 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~142 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~142_combout  = (\my_regfile|start5[0].trb2|out[6]~131_combout  & \my_regfile|start5[0].trb2|out[6]~141_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[6]~131_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~141_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~142 .lut_mask = 16'hF000;
defparam \my_regfile|start5[0].trb2|out[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \my_processor|mux32_1|start[6].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[6].mux0|or_1~0_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6])) # (!\my_processor|or_3~combout  & (((\my_regfile|start5[0].trb2|out[6]~142_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_processor|or_3~combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~142_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[6].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[6].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \my_processor|alu_1|Add0~16 (
// Equation(s):
// \my_processor|alu_1|Add0~16_combout  = ((\my_regfile|start4[0].trb1|out[8]~594_combout  $ (\my_processor|mux32_1|start[8].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~15 )))) # (GND)
// \my_processor|alu_1|Add0~17  = CARRY((\my_regfile|start4[0].trb1|out[8]~594_combout  & ((\my_processor|mux32_1|start[8].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~15 ))) # (!\my_regfile|start4[0].trb1|out[8]~594_combout  & 
// (\my_processor|mux32_1|start[8].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~15 )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.datab(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~15 ),
	.combout(\my_processor|alu_1|Add0~16_combout ),
	.cout(\my_processor|alu_1|Add0~17 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector23~2 (
// Equation(s):
// \my_processor|alu_1|Selector23~2_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_regfile|start4[0].trb1|out[8]~594_combout  & ((\my_processor|alu_1|Selector31~11_combout ) # (\my_processor|mux32_1|start[8].mux0|or_1~0_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[8]~594_combout  & (\my_processor|alu_1|Selector31~11_combout  & \my_processor|mux32_1|start[8].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|alu_1|Selector31~11_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.datac(\my_processor|alu_1|Selector31~11_combout ),
	.datad(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector23~2 .lut_mask = 16'hF8D0;
defparam \my_processor|alu_1|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~12 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~8_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~11_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~8_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~12 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
cycloneive_lcell_comb \my_processor|alu_1|Selector23~0 (
// Equation(s):
// \my_processor|alu_1|Selector23~0_combout  = (\my_processor|alu_1|Selector31~7_combout  & ((\my_processor|alu_1|Selector31~17_combout ) # ((\my_processor|alu_1|ShiftRight0~91_combout )))) # (!\my_processor|alu_1|Selector31~7_combout  & 
// (!\my_processor|alu_1|Selector31~17_combout  & ((\my_processor|alu_1|ShiftLeft0~32_combout ))))

	.dataa(\my_processor|alu_1|Selector31~7_combout ),
	.datab(\my_processor|alu_1|Selector31~17_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~91_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector23~0 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector23~1 (
// Equation(s):
// \my_processor|alu_1|Selector23~1_combout  = (\my_processor|alu_1|Selector31~6_combout  & (((\my_processor|alu_1|Selector23~0_combout )))) # (!\my_processor|alu_1|Selector31~6_combout  & ((\my_processor|alu_1|Selector23~0_combout  & 
// (\my_processor|alu_1|ShiftRight0~25_combout )) # (!\my_processor|alu_1|Selector23~0_combout  & ((\my_processor|alu_1|ShiftRight0~12_combout )))))

	.dataa(\my_processor|alu_1|ShiftRight0~25_combout ),
	.datab(\my_processor|alu_1|Selector31~6_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~12_combout ),
	.datad(\my_processor|alu_1|Selector23~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector23~1 .lut_mask = 16'hEE30;
defparam \my_processor|alu_1|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector23~3 (
// Equation(s):
// \my_processor|alu_1|Selector23~3_combout  = (\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Selector23~2_combout )) # (!\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|alu_1|Selector23~2_combout  & 
// (\my_processor|alu_1|Selector23~1_combout )) # (!\my_processor|alu_1|Selector23~2_combout  & ((\my_processor|alu_1|Add1~16_combout )))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|alu_1|Selector23~2_combout ),
	.datac(\my_processor|alu_1|Selector23~1_combout ),
	.datad(\my_processor|alu_1|Add1~16_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector23~3 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_1|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector23~4 (
// Equation(s):
// \my_processor|alu_1|Selector23~4_combout  = (\my_processor|alu_1|Selector31~14_combout  & (\my_processor|alu_1|Add0~16_combout )) # (!\my_processor|alu_1|Selector31~14_combout  & ((\my_processor|alu_1|Selector23~3_combout )))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(\my_processor|alu_1|Add0~16_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|Selector23~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector23~4 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~755 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~755_combout  = ((\my_regfile|start5[0].trb2|out[9]~195_combout  & \my_regfile|start5[0].trb2|out[9]~205_combout )) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[9]~195_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[9]~205_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~755_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~755 .lut_mask = 16'hBB33;
defparam \my_regfile|start5[0].trb2|out[9]~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[9]~755_combout ,\my_regfile|start5[0].trb2|out[8]~754_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
cycloneive_lcell_comb \my_processor|mux32_2|start[8].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[8].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [8]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector23~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|Selector23~4_combout ),
	.datac(\my_processor|dec_1|d5|d2|and4~combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[8].mux0|or_1~0 .lut_mask = 16'hFC0C;
defparam \my_processor|mux32_2|start[8].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \my_regfile|start2[24].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N23
dffeas \my_regfile|start2[23].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~588 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~588_combout  = (\my_regfile|decoder2|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and1~4_combout  & ((\my_regfile|start2[24].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~588 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N17
dffeas \my_regfile|start2[20].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N19
dffeas \my_regfile|start2[19].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~586 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~586_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~4_combout  & (((\my_regfile|start2[20].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start2[19].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~586 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[8]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \my_regfile|start2[21].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[21].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_2|start[8].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[21].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[21].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N15
dffeas \my_regfile|start2[21].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[21].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \my_regfile|start2[22].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~587 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~587_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and3~4_combout  & (((\my_regfile|start2[22].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~587 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[8]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_2|start[8].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N17
dffeas \my_regfile|start2[18].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N23
dffeas \my_regfile|start2[17].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~585 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~585_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and3~4_combout  & ((\my_regfile|start2[18].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~585 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~589 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~589_combout  = (\my_regfile|start4[0].trb1|out[8]~588_combout  & (\my_regfile|start4[0].trb1|out[8]~586_combout  & (\my_regfile|start4[0].trb1|out[8]~587_combout  & \my_regfile|start4[0].trb1|out[8]~585_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~588_combout ),
	.datab(\my_regfile|start4[0].trb1|out[8]~586_combout ),
	.datac(\my_regfile|start4[0].trb1|out[8]~587_combout ),
	.datad(\my_regfile|start4[0].trb1|out[8]~585_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~589 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[8]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N25
dffeas \my_regfile|start2[16].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N7
dffeas \my_regfile|start2[15].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~583 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~583_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and1~5_combout  & ((\my_regfile|start2[16].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~583 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N21
dffeas \my_regfile|start2[9].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N3
dffeas \my_regfile|start2[10].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~580 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~580_combout  = (\my_regfile|decoder2|d5|d2|and3~4_combout  & (\my_regfile|start2[9].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~4_combout  & (((\my_regfile|start2[10].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~580 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[8]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N19
dffeas \my_regfile|start2[14].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N21
dffeas \my_regfile|start2[13].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~582 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~582_combout  = (\my_regfile|decoder2|d5|d1|and3~4_combout  & (\my_regfile|start2[13].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and3~4_combout  & ((\my_regfile|start2[14].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~582 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N25
dffeas \my_regfile|start2[12].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N11
dffeas \my_regfile|start2[11].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~581 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~581_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and4~4_combout  & (((\my_regfile|start2[11].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~581 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[8]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~584 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~584_combout  = (\my_regfile|start4[0].trb1|out[8]~583_combout  & (\my_regfile|start4[0].trb1|out[8]~580_combout  & (\my_regfile|start4[0].trb1|out[8]~582_combout  & \my_regfile|start4[0].trb1|out[8]~581_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~583_combout ),
	.datab(\my_regfile|start4[0].trb1|out[8]~580_combout ),
	.datac(\my_regfile|start4[0].trb1|out[8]~582_combout ),
	.datad(\my_regfile|start4[0].trb1|out[8]~581_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~584 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[8]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N1
dffeas \my_regfile|start2[2].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N21
dffeas \my_regfile|start2[1].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~139 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~139_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[8].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[8].dff1|q~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~139 .lut_mask = 16'hECA8;
defparam \my_regfile|start4[0].trb1|out[8]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~946 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~946_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # 
// (\my_regfile|start4[0].trb1|out[8]~139_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|start4[0].trb1|out[8]~139_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~946_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~946 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[8]~946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \my_regfile|start2[5].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \my_regfile|start2[6].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~577 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~577_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start2[6].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~577 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[8]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N15
dffeas \my_regfile|start2[8].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \my_regfile|start2[7].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~578 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~578_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & ((\my_regfile|start2[8].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~578 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N5
dffeas \my_regfile|start2[4].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N31
dffeas \my_regfile|start2[3].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~576 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~576_combout  = (\my_regfile|decoder2|d4|d2|and1~5_combout  & (\my_regfile|start2[3].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~5_combout  & ((\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~576 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~579 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~579_combout  = (\my_regfile|start4[0].trb1|out[8]~946_combout  & (\my_regfile|start4[0].trb1|out[8]~577_combout  & (\my_regfile|start4[0].trb1|out[8]~578_combout  & \my_regfile|start4[0].trb1|out[8]~576_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~946_combout ),
	.datab(\my_regfile|start4[0].trb1|out[8]~577_combout ),
	.datac(\my_regfile|start4[0].trb1|out[8]~578_combout ),
	.datad(\my_regfile|start4[0].trb1|out[8]~576_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~579 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[8]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N1
dffeas \my_regfile|start2[29].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \my_regfile|start2[31].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \my_regfile|start2[30].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~592 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~592_combout  = (\my_regfile|start2[31].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[31].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~4_combout  & ((\my_regfile|start2[30].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~592 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[8]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N3
dffeas \my_regfile|start2[27].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[8]~12 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[8]~12_combout  = (((\my_regfile|start2[27].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[8]~12 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N29
dffeas \my_regfile|start2[28].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N17
dffeas \my_regfile|start2[26].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N23
dffeas \my_regfile|start2[25].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[8].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~590 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~590_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~590 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[8]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~591 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~591_combout  = (\my_regfile|start4[27].trb1|out[8]~12_combout  & (\my_regfile|start4[0].trb1|out[8]~590_combout  & ((\my_regfile|start2[28].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[8]~12_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[8]~590_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~591 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[8]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~593 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~593_combout  = (\my_regfile|start4[0].trb1|out[8]~592_combout  & (\my_regfile|start4[0].trb1|out[8]~591_combout  & ((\my_regfile|start2[29].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[8]~592_combout ),
	.datad(\my_regfile|start4[0].trb1|out[8]~591_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~593 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[8]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~594 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~594_combout  = (\my_regfile|start4[0].trb1|out[8]~589_combout  & (\my_regfile|start4[0].trb1|out[8]~584_combout  & (\my_regfile|start4[0].trb1|out[8]~579_combout  & \my_regfile|start4[0].trb1|out[8]~593_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~589_combout ),
	.datab(\my_regfile|start4[0].trb1|out[8]~584_combout ),
	.datac(\my_regfile|start4[0].trb1|out[8]~579_combout ),
	.datad(\my_regfile|start4[0].trb1|out[8]~593_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~594 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[8]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \my_processor|alu_1|Add0~18 (
// Equation(s):
// \my_processor|alu_1|Add0~18_combout  = (\my_regfile|start4[0].trb1|out[9]~556_combout  & ((\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~17  & VCC)) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~17 )))) # (!\my_regfile|start4[0].trb1|out[9]~556_combout  & ((\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~17 )) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~17 ) # (GND)))))
// \my_processor|alu_1|Add0~19  = CARRY((\my_regfile|start4[0].trb1|out[9]~556_combout  & (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~17 )) # (!\my_regfile|start4[0].trb1|out[9]~556_combout  & 
// ((!\my_processor|alu_1|Add0~17 ) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[9]~556_combout ),
	.datab(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~17 ),
	.combout(\my_processor|alu_1|Add0~18_combout ),
	.cout(\my_processor|alu_1|Add0~19 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
cycloneive_lcell_comb \my_processor|alu_1|Selector22~0 (
// Equation(s):
// \my_processor|alu_1|Selector22~0_combout  = (\my_processor|alu_1|Selector31~7_combout  & ((\my_processor|alu_1|Selector31~17_combout ) # ((\my_processor|alu_1|ShiftRight0~92_combout )))) # (!\my_processor|alu_1|Selector31~7_combout  & 
// (!\my_processor|alu_1|Selector31~17_combout  & ((\my_processor|alu_1|ShiftLeft0~36_combout ))))

	.dataa(\my_processor|alu_1|Selector31~7_combout ),
	.datab(\my_processor|alu_1|Selector31~17_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~92_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector22~0 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneive_lcell_comb \my_processor|alu_1|Selector22~1 (
// Equation(s):
// \my_processor|alu_1|Selector22~1_combout  = (\my_processor|alu_1|Selector31~6_combout  & (((\my_processor|alu_1|Selector22~0_combout )))) # (!\my_processor|alu_1|Selector31~6_combout  & ((\my_processor|alu_1|Selector22~0_combout  & 
// ((\my_processor|alu_1|ShiftRight0~45_combout ))) # (!\my_processor|alu_1|Selector22~0_combout  & (\my_processor|alu_1|ShiftRight0~35_combout ))))

	.dataa(\my_processor|alu_1|Selector31~6_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~35_combout ),
	.datac(\my_processor|alu_1|Selector22~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector22~1 .lut_mask = 16'hF4A4;
defparam \my_processor|alu_1|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector22~2 (
// Equation(s):
// \my_processor|alu_1|Selector22~2_combout  = (\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Selector31~11_combout )) # (!\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|alu_1|Selector31~11_combout  & 
// (\my_processor|alu_1|Selector22~1_combout )) # (!\my_processor|alu_1|Selector31~11_combout  & ((\my_processor|alu_1|Add1~18_combout )))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|alu_1|Selector31~11_combout ),
	.datac(\my_processor|alu_1|Selector22~1_combout ),
	.datad(\my_processor|alu_1|Add1~18_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector22~2 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_1|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector22~3 (
// Equation(s):
// \my_processor|alu_1|Selector22~3_combout  = (\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & ((\my_processor|alu_1|Selector22~2_combout ) # ((\my_regfile|start4[0].trb1|out[9]~556_combout  & \my_processor|alu_1|Selector31~10_combout )))) # 
// (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & (\my_processor|alu_1|Selector22~2_combout  & ((\my_regfile|start4[0].trb1|out[9]~556_combout ) # (!\my_processor|alu_1|Selector31~10_combout ))))

	.dataa(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~556_combout ),
	.datac(\my_processor|alu_1|Selector31~10_combout ),
	.datad(\my_processor|alu_1|Selector22~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector22~3 .lut_mask = 16'hEF80;
defparam \my_processor|alu_1|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector22~4 (
// Equation(s):
// \my_processor|alu_1|Selector22~4_combout  = (\my_processor|alu_1|Selector31~14_combout  & (\my_processor|alu_1|Add0~18_combout )) # (!\my_processor|alu_1|Selector31~14_combout  & ((\my_processor|alu_1|Selector22~3_combout )))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_1|Add0~18_combout ),
	.datad(\my_processor|alu_1|Selector22~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector22~4 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneive_lcell_comb \my_processor|mux32_2|start[9].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[9].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [9]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector22~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|alu_1|Selector22~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[9].mux0|or_1~0 .lut_mask = 16'hFC30;
defparam \my_processor|mux32_2|start[9].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N27
dffeas \my_regfile|start2[1].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[9].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~121 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~121_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|start2[2].reg32_2|start[9].dff1|q~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|start2[1].reg32_2|start[9].dff1|q~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[1].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[2].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~121 .lut_mask = 16'hEAC8;
defparam \my_regfile|start4[0].trb1|out[9]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~944 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~944_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # 
// (\my_regfile|start4[0].trb1|out[9]~121_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|start4[0].trb1|out[9]~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~944_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~944 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[9]~944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~538 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~538_combout  = (\my_regfile|decoder2|d4|d2|and1~5_combout  & (\my_regfile|start2[3].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~5_combout  & (((\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~538 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[9]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~539 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~539_combout  = (\my_regfile|decoder2|d4|d1|and2~4_combout  & (\my_regfile|start2[6].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~4_combout  & (((\my_regfile|start2[5].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[6].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~539 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[9]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~540 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~540_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & ((\my_regfile|start2[8].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~540 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[9]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~541 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~541_combout  = (\my_regfile|start4[0].trb1|out[9]~944_combout  & (\my_regfile|start4[0].trb1|out[9]~538_combout  & (\my_regfile|start4[0].trb1|out[9]~539_combout  & \my_regfile|start4[0].trb1|out[9]~540_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[9]~944_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~538_combout ),
	.datac(\my_regfile|start4[0].trb1|out[9]~539_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~540_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~541 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[9]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~545 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~545_combout  = (\my_regfile|start2[15].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~5_combout  & ((\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~545 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[9]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~542 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~542_combout  = (\my_regfile|decoder2|d5|d2|and2~4_combout  & (\my_regfile|start2[10].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~4_combout  & (((\my_regfile|start2[9].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~542 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[9]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~544 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~544_combout  = (\my_regfile|decoder2|d5|d1|and2~4_combout  & (\my_regfile|start2[14].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and2~4_combout  & ((\my_regfile|start2[13].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~544 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[9]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~543 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~543_combout  = (\my_regfile|start2[11].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))) # 
// (!\my_regfile|start2[11].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~5_combout  & ((\my_regfile|start2[12].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~4_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~543 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[9]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~546 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~546_combout  = (\my_regfile|start4[0].trb1|out[9]~545_combout  & (\my_regfile|start4[0].trb1|out[9]~542_combout  & (\my_regfile|start4[0].trb1|out[9]~544_combout  & \my_regfile|start4[0].trb1|out[9]~543_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[9]~545_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~542_combout ),
	.datac(\my_regfile|start4[0].trb1|out[9]~544_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~543_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~546 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[9]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~548 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~548_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~4_combout  & (((\my_regfile|start2[20].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~548 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[9]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~549 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~549_combout  = (\my_regfile|decoder2|d6|d1|and3~4_combout  & (\my_regfile|start2[21].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and3~4_combout  & (((\my_regfile|start2[22].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~549 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[9]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~550 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~550_combout  = (\my_regfile|decoder2|d7|d2|and4~4_combout  & (\my_regfile|start2[24].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and4~4_combout  & ((\my_regfile|start2[23].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~550 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[9]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~547 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~547_combout  = (\my_regfile|decoder2|d6|d2|and3~4_combout  & (\my_regfile|start2[17].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and3~4_combout  & (((\my_regfile|start2[18].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~547 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[9]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~551 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~551_combout  = (\my_regfile|start4[0].trb1|out[9]~548_combout  & (\my_regfile|start4[0].trb1|out[9]~549_combout  & (\my_regfile|start4[0].trb1|out[9]~550_combout  & \my_regfile|start4[0].trb1|out[9]~547_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[9]~548_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~549_combout ),
	.datac(\my_regfile|start4[0].trb1|out[9]~550_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~547_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~551 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[9]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~554 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~554_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and2~4_combout  & (((\my_regfile|start2[31].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[30].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~554 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[9]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~552 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~552_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~552 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[9]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[9]~10 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[9]~10_combout  = (((\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~4_combout )) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[9]~10 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~553 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~553_combout  = (\my_regfile|start4[0].trb1|out[9]~552_combout  & (\my_regfile|start4[27].trb1|out[9]~10_combout  & ((\my_regfile|start2[28].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[9]~552_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start4[27].trb1|out[9]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~553 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[9]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~555 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~555_combout  = (\my_regfile|start4[0].trb1|out[9]~554_combout  & (\my_regfile|start4[0].trb1|out[9]~553_combout  & ((\my_regfile|start2[29].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[9]~554_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~553_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~555 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[9]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~556 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~556_combout  = (\my_regfile|start4[0].trb1|out[9]~541_combout  & (\my_regfile|start4[0].trb1|out[9]~546_combout  & (\my_regfile|start4[0].trb1|out[9]~551_combout  & \my_regfile|start4[0].trb1|out[9]~555_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[9]~541_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~546_combout ),
	.datac(\my_regfile|start4[0].trb1|out[9]~551_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~555_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~556 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[9]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \my_processor|alu_1|Add0~20 (
// Equation(s):
// \my_processor|alu_1|Add0~20_combout  = ((\my_regfile|start4[0].trb1|out[10]~575_combout  $ (\my_processor|mux32_1|start[10].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~19 )))) # (GND)
// \my_processor|alu_1|Add0~21  = CARRY((\my_regfile|start4[0].trb1|out[10]~575_combout  & ((\my_processor|mux32_1|start[10].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~19 ))) # (!\my_regfile|start4[0].trb1|out[10]~575_combout  & 
// (\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~19 )))

	.dataa(\my_regfile|start4[0].trb1|out[10]~575_combout ),
	.datab(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~19 ),
	.combout(\my_processor|alu_1|Add0~20_combout ),
	.cout(\my_processor|alu_1|Add0~21 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector21~2 (
// Equation(s):
// \my_processor|alu_1|Selector21~2_combout  = (\my_processor|alu_1|Selector31~11_combout  & ((\my_regfile|start4[0].trb1|out[10]~575_combout ) # ((\my_processor|mux32_1|start[10].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Selector31~10_combout )))) # 
// (!\my_processor|alu_1|Selector31~11_combout  & (\my_regfile|start4[0].trb1|out[10]~575_combout  & (\my_processor|alu_1|Selector31~10_combout  & \my_processor|mux32_1|start[10].mux0|or_1~0_combout )))

	.dataa(\my_processor|alu_1|Selector31~11_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~575_combout ),
	.datac(\my_processor|alu_1|Selector31~10_combout ),
	.datad(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector21~2 .lut_mask = 16'hEA8A;
defparam \my_processor|alu_1|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector21~0 (
// Equation(s):
// \my_processor|alu_1|Selector21~0_combout  = (\my_processor|alu_1|Selector31~7_combout  & ((\my_processor|alu_1|Selector31~17_combout ) # ((\my_processor|alu_1|ShiftRight0~93_combout )))) # (!\my_processor|alu_1|Selector31~7_combout  & 
// (!\my_processor|alu_1|Selector31~17_combout  & ((\my_processor|alu_1|ShiftLeft0~40_combout ))))

	.dataa(\my_processor|alu_1|Selector31~7_combout ),
	.datab(\my_processor|alu_1|Selector31~17_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~93_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector21~0 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector21~1 (
// Equation(s):
// \my_processor|alu_1|Selector21~1_combout  = (\my_processor|alu_1|Selector21~0_combout  & (((\my_processor|alu_1|Selector31~6_combout ) # (\my_processor|alu_1|ShiftRight0~55_combout )))) # (!\my_processor|alu_1|Selector21~0_combout  & 
// (\my_processor|alu_1|ShiftRight0~64_combout  & (!\my_processor|alu_1|Selector31~6_combout )))

	.dataa(\my_processor|alu_1|ShiftRight0~64_combout ),
	.datab(\my_processor|alu_1|Selector21~0_combout ),
	.datac(\my_processor|alu_1|Selector31~6_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector21~1 .lut_mask = 16'hCEC2;
defparam \my_processor|alu_1|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneive_lcell_comb \my_processor|alu_1|Selector21~3 (
// Equation(s):
// \my_processor|alu_1|Selector21~3_combout  = (\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Selector21~2_combout )) # (!\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|alu_1|Selector21~2_combout  & 
// ((\my_processor|alu_1|Selector21~1_combout ))) # (!\my_processor|alu_1|Selector21~2_combout  & (\my_processor|alu_1|Add1~20_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|alu_1|Selector21~2_combout ),
	.datac(\my_processor|alu_1|Add1~20_combout ),
	.datad(\my_processor|alu_1|Selector21~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector21~3 .lut_mask = 16'hDC98;
defparam \my_processor|alu_1|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector21~4 (
// Equation(s):
// \my_processor|alu_1|Selector21~4_combout  = (\my_processor|alu_1|Selector31~14_combout  & (\my_processor|alu_1|Add0~20_combout )) # (!\my_processor|alu_1|Selector31~14_combout  & ((\my_processor|alu_1|Selector21~3_combout )))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_1|Add0~20_combout ),
	.datad(\my_processor|alu_1|Selector21~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector21~4 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[11]~757_combout ,\my_regfile|start5[0].trb2|out[10]~756_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~4_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~8_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~6_combout ,\my_processor|alu_1|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[10].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[10].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [10]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector21~4_combout ))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(gnd),
	.datac(\my_processor|alu_1|Selector21~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[10].mux0|or_1~0 .lut_mask = 16'hFA50;
defparam \my_processor|mux32_2|start[10].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \my_regfile|start2[22].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \my_regfile|start2[21].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~568 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~568_combout  = (\my_regfile|start2[22].reg32_2|start[10].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~4_combout  & ((\my_regfile|start2[21].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~4_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~568 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[10]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \my_regfile|start2[20].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \my_regfile|start2[19].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~567 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~567_combout  = (\my_regfile|decoder2|d6|d2|and1~4_combout  & (\my_regfile|start2[19].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~4_combout  & ((\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and4~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~4_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~567 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[10]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N13
dffeas \my_regfile|start2[24].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N11
dffeas \my_regfile|start2[23].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~569 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~569_combout  = (\my_regfile|start2[24].reg32_2|start[10].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~4_combout  & ((\my_regfile|start2[23].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and4~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~569 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[10]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N23
dffeas \my_regfile|start2[18].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N1
dffeas \my_regfile|start2[17].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[10].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~566 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~566_combout  = (\my_regfile|decoder2|d6|d2|and2~4_combout  & (\my_regfile|start2[18].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~4_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and2~4_combout  & (((\my_regfile|start2[17].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and2~4_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~566 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[10]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~570 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~570_combout  = (\my_regfile|start4[0].trb1|out[10]~568_combout  & (\my_regfile|start4[0].trb1|out[10]~567_combout  & (\my_regfile|start4[0].trb1|out[10]~569_combout  & \my_regfile|start4[0].trb1|out[10]~566_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[10]~568_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~567_combout ),
	.datac(\my_regfile|start4[0].trb1|out[10]~569_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~566_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~570 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[10]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~573 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~573_combout  = (\my_regfile|decoder2|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and2~4_combout  & ((\my_regfile|start2[31].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[30].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~573 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[10]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \my_regfile|start4[27].trb1|out[10]~11 (
// Equation(s):
// \my_regfile|start4[27].trb1|out[10]~11_combout  = (((\my_regfile|start2[27].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|decoder2|d4|d2|and1~4_combout )

	.dataa(\my_regfile|decoder2|d4|d2|and1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|start2[27].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[27].trb1|out[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[27].trb1|out[10]~11 .lut_mask = 16'hF7FF;
defparam \my_regfile|start4[27].trb1|out[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~571 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~571_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[25].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~571 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[10]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~572 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~572_combout  = (\my_regfile|start4[27].trb1|out[10]~11_combout  & (\my_regfile|start4[0].trb1|out[10]~571_combout  & ((\my_regfile|start2[28].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~4_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~4_combout ),
	.datab(\my_regfile|start4[27].trb1|out[10]~11_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[10]~571_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~572 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[10]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~574 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~574_combout  = (\my_regfile|start4[0].trb1|out[10]~573_combout  & (\my_regfile|start4[0].trb1|out[10]~572_combout  & ((\my_regfile|start2[29].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~4_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[10]~573_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and3~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[10]~572_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~574 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[10]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~562 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~562_combout  = (\my_regfile|decoder2|d5|d1|and4~4_combout  & (\my_regfile|start2[12].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and4~4_combout  & ((\my_regfile|start2[11].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and4~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~562 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[10]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~564 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~564_combout  = (\my_regfile|decoder2|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~5_combout  & (((\my_regfile|start2[16].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and4~4_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[16].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~564 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[10]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~561 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~561_combout  = (\my_regfile|decoder2|d5|d2|and2~4_combout  & (\my_regfile|start2[10].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~4_combout  & (((\my_regfile|start2[9].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~4_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and3~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~561 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[10]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~563 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~563_combout  = (\my_regfile|decoder2|d5|d1|and3~4_combout  & (\my_regfile|start2[13].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and3~4_combout  & (((\my_regfile|start2[14].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and3~4_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~563 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[10]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~565 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~565_combout  = (\my_regfile|start4[0].trb1|out[10]~562_combout  & (\my_regfile|start4[0].trb1|out[10]~564_combout  & (\my_regfile|start4[0].trb1|out[10]~561_combout  & \my_regfile|start4[0].trb1|out[10]~563_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[10]~562_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~564_combout ),
	.datac(\my_regfile|start4[0].trb1|out[10]~561_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~563_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~565 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[10]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~130 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~130_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|start2[2].reg32_2|start[10].dff1|q~q  & \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|start2[2].reg32_2|start[10].dff1|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~130 .lut_mask = 16'hFC88;
defparam \my_regfile|start4[0].trb1|out[10]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~945 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~945_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # 
// (\my_regfile|start4[0].trb1|out[10]~130_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|start4[0].trb1|out[10]~130_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~945_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~945 .lut_mask = 16'hFFFE;
defparam \my_regfile|start4[0].trb1|out[10]~945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~557 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~557_combout  = (\my_regfile|decoder2|d4|d1|and4~4_combout  & (\my_regfile|start2[4].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~4_combout  & (((\my_regfile|start2[3].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~4_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[3].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~557 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[10]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~559 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~559_combout  = (\my_regfile|decoder2|d4|d1|and1~5_combout  & (\my_regfile|start2[7].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~5_combout  & (((\my_regfile|start2[8].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~4_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~5_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~559 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[10]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~558 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~558_combout  = (\my_regfile|decoder2|d4|d1|and3~4_combout  & (\my_regfile|start2[5].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~4_combout  & ((\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and3~4_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and2~4_combout ),
	.datad(\my_regfile|start2[5].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~558 .lut_mask = 16'hCF45;
defparam \my_regfile|start4[0].trb1|out[10]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~560 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~560_combout  = (\my_regfile|start4[0].trb1|out[10]~945_combout  & (\my_regfile|start4[0].trb1|out[10]~557_combout  & (\my_regfile|start4[0].trb1|out[10]~559_combout  & \my_regfile|start4[0].trb1|out[10]~558_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[10]~945_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~557_combout ),
	.datac(\my_regfile|start4[0].trb1|out[10]~559_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~558_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~560 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[10]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~575 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~575_combout  = (\my_regfile|start4[0].trb1|out[10]~570_combout  & (\my_regfile|start4[0].trb1|out[10]~574_combout  & (\my_regfile|start4[0].trb1|out[10]~565_combout  & \my_regfile|start4[0].trb1|out[10]~560_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[10]~570_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~574_combout ),
	.datac(\my_regfile|start4[0].trb1|out[10]~565_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~560_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~575 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[10]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector20~0 (
// Equation(s):
// \my_processor|alu_1|Selector20~0_combout  = (\my_processor|alu_1|Selector31~17_combout  & (((\my_processor|alu_1|Selector31~7_combout )))) # (!\my_processor|alu_1|Selector31~17_combout  & ((\my_processor|alu_1|Selector31~7_combout  & 
// (\my_processor|alu_1|ShiftRight0~97_combout )) # (!\my_processor|alu_1|Selector31~7_combout  & ((\my_processor|alu_1|ShiftLeft0~44_combout )))))

	.dataa(\my_processor|alu_1|Selector31~17_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~97_combout ),
	.datac(\my_processor|alu_1|Selector31~7_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector20~0 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \my_processor|alu_1|Selector20~1 (
// Equation(s):
// \my_processor|alu_1|Selector20~1_combout  = (\my_processor|alu_1|Selector20~0_combout  & ((\my_processor|alu_1|Selector31~6_combout ) # ((\my_processor|alu_1|ShiftRight0~70_combout )))) # (!\my_processor|alu_1|Selector20~0_combout  & 
// (!\my_processor|alu_1|Selector31~6_combout  & (\my_processor|alu_1|ShiftRight0~75_combout )))

	.dataa(\my_processor|alu_1|Selector20~0_combout ),
	.datab(\my_processor|alu_1|Selector31~6_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~75_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector20~1 .lut_mask = 16'hBA98;
defparam \my_processor|alu_1|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector20~2 (
// Equation(s):
// \my_processor|alu_1|Selector20~2_combout  = (\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Selector31~11_combout )) # (!\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|alu_1|Selector31~11_combout  & 
// ((\my_processor|alu_1|Selector20~1_combout ))) # (!\my_processor|alu_1|Selector31~11_combout  & (\my_processor|alu_1|Add1~22_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|alu_1|Selector31~11_combout ),
	.datac(\my_processor|alu_1|Add1~22_combout ),
	.datad(\my_processor|alu_1|Selector20~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector20~2 .lut_mask = 16'hDC98;
defparam \my_processor|alu_1|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector20~3 (
// Equation(s):
// \my_processor|alu_1|Selector20~3_combout  = (\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & ((\my_processor|alu_1|Selector20~2_combout ) # ((\my_regfile|start4[0].trb1|out[11]~537_combout  & \my_processor|alu_1|Selector31~10_combout )))) # 
// (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & (\my_processor|alu_1|Selector20~2_combout  & ((\my_regfile|start4[0].trb1|out[11]~537_combout ) # (!\my_processor|alu_1|Selector31~10_combout ))))

	.dataa(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~537_combout ),
	.datac(\my_processor|alu_1|Selector31~10_combout ),
	.datad(\my_processor|alu_1|Selector20~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector20~3 .lut_mask = 16'hEF80;
defparam \my_processor|alu_1|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector20~4 (
// Equation(s):
// \my_processor|alu_1|Selector20~4_combout  = (\my_processor|alu_1|Selector31~14_combout  & (\my_processor|alu_1|Add0~22_combout )) # (!\my_processor|alu_1|Selector31~14_combout  & ((\my_processor|alu_1|Selector20~3_combout )))

	.dataa(\my_processor|alu_1|Selector31~14_combout ),
	.datab(\my_processor|alu_1|Add0~22_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|Selector20~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector20~4 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[11].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[11].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [11]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector20~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|Selector20~4_combout ),
	.datac(\my_processor|dec_1|d5|d2|and4~combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[11].mux0|or_1~0 .lut_mask = 16'hFC0C;
defparam \my_processor|mux32_2|start[11].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N27
dffeas \my_regfile|start2[5].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[11].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~232 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~232_combout  = (\my_regfile|decoder3|d4|d1|and3~2_combout  & (\my_regfile|start2[5].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~2_combout  & (((\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~232 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[11]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~229 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~229_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & ((\my_regfile|start2[1].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~2_combout ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~229 .lut_mask = 16'h00BF;
defparam \my_regfile|start5[0].trb2|out[11]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~230 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~230_combout  = (\my_regfile|decoder3|d4|d2|and1~4_combout  & (\my_regfile|start2[3].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~230 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[11]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~231 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~231_combout  = (\my_regfile|start5[0].trb2|out[11]~229_combout  & (\my_regfile|start5[0].trb2|out[11]~230_combout  & ((\my_regfile|start2[2].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[11]~229_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~230_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~231 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[11]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~233 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~233_combout  = (\my_regfile|start2[7].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[7].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~233 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[11]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~236 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~236_combout  = (\my_regfile|start2[14].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~2_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~0_combout  & ((\my_regfile|start2[13].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~236 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[11]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~237 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~237_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and4~0_combout  & (((\my_regfile|start2[15].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~237 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[11]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~234 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~234_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~234 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[11]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~235 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~235_combout  = (\my_regfile|start2[12].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[11].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~235 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[11]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~238 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~238_combout  = (\my_regfile|start5[0].trb2|out[11]~236_combout  & (\my_regfile|start5[0].trb2|out[11]~237_combout  & (\my_regfile|start5[0].trb2|out[11]~234_combout  & \my_regfile|start5[0].trb2|out[11]~235_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[11]~236_combout ),
	.datab(\my_regfile|start5[0].trb2|out[11]~237_combout ),
	.datac(\my_regfile|start5[0].trb2|out[11]~234_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~235_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~238 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[11]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~239 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~239_combout  = (\my_regfile|start5[0].trb2|out[11]~232_combout  & (\my_regfile|start5[0].trb2|out[11]~231_combout  & (\my_regfile|start5[0].trb2|out[11]~233_combout  & \my_regfile|start5[0].trb2|out[11]~238_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[11]~232_combout ),
	.datab(\my_regfile|start5[0].trb2|out[11]~231_combout ),
	.datac(\my_regfile|start5[0].trb2|out[11]~233_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~238_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~239 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[11]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~757 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~757_combout  = ((\my_regfile|start5[0].trb2|out[11]~239_combout  & \my_regfile|start5[0].trb2|out[11]~249_combout )) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_regfile|start5[0].trb2|out[11]~239_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~249_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~757_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~757 .lut_mask = 16'hF333;
defparam \my_regfile|start5[0].trb2|out[11]~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~46 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~46_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_processor|pc_counter1|pc_out[23]~22_combout  & ((\my_regfile|start5[0].trb2|out[11]~757_combout ))) # 
// (!\my_processor|pc_counter1|pc_out[23]~22_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_regfile|start5[0].trb2|out[11]~757_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~46 .lut_mask = 16'hF588;
defparam \my_processor|pc_counter1|pc_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~47 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~47_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|pc_counter1|pc_out~46_combout )))) # (!\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_processor|pc_counter1|pc_out~46_combout  & 
// (\my_processor|alu_2|Add0~22_combout )) # (!\my_processor|pc_counter1|pc_out~46_combout  & ((\my_processor|alu_3|Add0~22_combout )))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_processor|alu_2|Add0~22_combout ),
	.datac(\my_processor|alu_3|Add0~22_combout ),
	.datad(\my_processor|pc_counter1|pc_out~46_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~47 .lut_mask = 16'hEE50;
defparam \my_processor|pc_counter1|pc_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \my_processor|pc_counter1|pc_out[11] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[11] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and1~5 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and1~5_combout  = (!\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & ((\my_processor|or_1~combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [24]))) # (!\my_processor|or_1~combout  & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|or_1~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and1~5 .lut_mask = 16'h001D;
defparam \my_regfile|decoder3|d4|d2|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneive_lcell_comb \my_regfile|decoder3|d6|d2|and3~0 (
// Equation(s):
// \my_regfile|decoder3|d6|d2|and3~0_combout  = (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d2|and3~0 .lut_mask = 16'h4000;
defparam \my_regfile|decoder3|d6|d2|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~218 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~218_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and3~0_combout  & (((\my_regfile|start2[18].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~218 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[10]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~219 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~219_combout  = (\my_regfile|start2[19].reg32_2|start[10].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[19].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~219 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[10]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~221 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~221_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and1~0_combout  & (((\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~221 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[10]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~220 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~220_combout  = (\my_regfile|start2[21].reg32_2|start[10].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~220 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[10]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~222 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~222_combout  = (\my_regfile|start5[0].trb2|out[10]~218_combout  & (\my_regfile|start5[0].trb2|out[10]~219_combout  & (\my_regfile|start5[0].trb2|out[10]~221_combout  & \my_regfile|start5[0].trb2|out[10]~220_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[10]~218_combout ),
	.datab(\my_regfile|start5[0].trb2|out[10]~219_combout ),
	.datac(\my_regfile|start5[0].trb2|out[10]~221_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~222 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[10]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~756 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~756_combout  = ((\my_regfile|start5[0].trb2|out[10]~222_combout  & (\my_regfile|start5[0].trb2|out[10]~217_combout  & \my_regfile|start5[0].trb2|out[10]~227_combout ))) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(\my_regfile|start5[0].trb2|out[10]~222_combout ),
	.datac(\my_regfile|start5[0].trb2|out[10]~217_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~227_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~756_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~756 .lut_mask = 16'hD555;
defparam \my_regfile|start5[0].trb2|out[10]~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~44 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~44_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_processor|pc_counter1|pc_out[23]~22_combout )))) # 
// (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|alu_3|Add0~20_combout  & !\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datac(\my_processor|alu_3|Add0~20_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~44 .lut_mask = 16'hCCB8;
defparam \my_processor|pc_counter1|pc_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~45 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~45_combout  = (\my_processor|pc_counter1|pc_out[23]~22_combout  & ((\my_processor|pc_counter1|pc_out~44_combout  & ((\my_regfile|start5[0].trb2|out[10]~756_combout ))) # (!\my_processor|pc_counter1|pc_out~44_combout  & 
// (\my_processor|alu_2|Add0~20_combout )))) # (!\my_processor|pc_counter1|pc_out[23]~22_combout  & (((\my_processor|pc_counter1|pc_out~44_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.datab(\my_processor|alu_2|Add0~20_combout ),
	.datac(\my_regfile|start5[0].trb2|out[10]~756_combout ),
	.datad(\my_processor|pc_counter1|pc_out~44_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~45 .lut_mask = 16'hF588;
defparam \my_processor|pc_counter1|pc_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N9
dffeas \my_processor|pc_counter1|pc_out[10] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[10] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~42 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~42_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_processor|pc_counter1|pc_out[23]~22_combout  & ((\my_regfile|start5[0].trb2|out[9]~755_combout ))) # (!\my_processor|pc_counter1|pc_out[23]~22_combout 
//  & (\my_imem|altsyncram_component|auto_generated|q_a [9])))) # (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|start5[0].trb2|out[9]~755_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~42 .lut_mask = 16'hF588;
defparam \my_processor|pc_counter1|pc_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~43 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~43_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|pc_counter1|pc_out~42_combout )))) # (!\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_processor|pc_counter1|pc_out~42_combout  & 
// ((\my_processor|alu_2|Add0~18_combout ))) # (!\my_processor|pc_counter1|pc_out~42_combout  & (\my_processor|alu_3|Add0~18_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_processor|alu_3|Add0~18_combout ),
	.datac(\my_processor|alu_2|Add0~18_combout ),
	.datad(\my_processor|pc_counter1|pc_out~42_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~43 .lut_mask = 16'hFA44;
defparam \my_processor|pc_counter1|pc_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \my_processor|pc_counter1|pc_out[9] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[9] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AA280A000A;
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \my_processor|mux5_1|start[4].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_1|start[4].mux0|or_1~0_combout  = (\my_processor|or_1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|or_1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_processor|or_1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_1|start[4].mux0|or_1~0 .lut_mask = 16'hAAF0;
defparam \my_processor|mux5_1|start[4].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \my_regfile|decoder3|d5|d2|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d5|d2|and4~0_combout  = (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d2|and4~0 .lut_mask = 16'h0100;
defparam \my_regfile|decoder3|d5|d2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~167 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~167_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~167 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[8]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[5].trb2|out[8]~2 (
// Equation(s):
// \my_regfile|start5[5].trb2|out[8]~2_combout  = (\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ) # (((\my_processor|mux5_1|start[3].mux0|or_1~0_combout ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # 
// (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout ))

	.dataa(\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ),
	.datab(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[5].trb2|out[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[5].trb2|out[8]~2 .lut_mask = 16'hFBFF;
defparam \my_regfile|start5[5].trb2|out[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~168 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~168_combout  = (\my_regfile|start5[0].trb2|out[8]~167_combout  & (\my_regfile|start5[5].trb2|out[8]~2_combout  & ((\my_regfile|start2[6].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[8]~167_combout ),
	.datab(\my_regfile|start5[5].trb2|out[8]~2_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~168 .lut_mask = 16'h8088;
defparam \my_regfile|start5[0].trb2|out[8]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~164 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~164_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~164 .lut_mask = 16'h5155;
defparam \my_regfile|start5[0].trb2|out[8]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~165 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~165_combout  = (\my_regfile|start2[3].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~165 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[8]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~166 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~166_combout  = (\my_regfile|start5[0].trb2|out[8]~164_combout  & (\my_regfile|start5[0].trb2|out[8]~165_combout  & ((\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[8]~164_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~165_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~166 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[8]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~179 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~179_combout  = (\my_regfile|decoder3|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and3~0_combout  & (((\my_regfile|start2[26].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~179 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[8]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~180 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~180_combout  = (\my_regfile|start2[27].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and1~0_combout  & ((\my_regfile|start2[28].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|start2[28].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~180 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[8]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~181 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~181_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~181 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[8]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~182 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~182_combout  = (\my_regfile|start5[0].trb2|out[8]~181_combout  & ((\my_regfile|start2[29].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(gnd),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[8]~181_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~182 .lut_mask = 16'hF300;
defparam \my_regfile|start5[0].trb2|out[8]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~177 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~177_combout  = (\my_regfile|start2[23].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[23].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~177 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[8]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~175 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~175_combout  = (\my_regfile|decoder3|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~175 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[8]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~176 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~176_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and3~0_combout  & (((\my_regfile|start2[22].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datad(\my_regfile|start2[22].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~176 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[8]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~174 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~174_combout  = (\my_regfile|start2[17].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~174 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[8]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~178 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~178_combout  = (\my_regfile|start5[0].trb2|out[8]~177_combout  & (\my_regfile|start5[0].trb2|out[8]~175_combout  & (\my_regfile|start5[0].trb2|out[8]~176_combout  & \my_regfile|start5[0].trb2|out[8]~174_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[8]~177_combout ),
	.datab(\my_regfile|start5[0].trb2|out[8]~175_combout ),
	.datac(\my_regfile|start5[0].trb2|out[8]~176_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~174_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~178 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[8]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~183 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~183_combout  = (\my_regfile|start5[0].trb2|out[8]~179_combout  & (\my_regfile|start5[0].trb2|out[8]~180_combout  & (\my_regfile|start5[0].trb2|out[8]~182_combout  & \my_regfile|start5[0].trb2|out[8]~178_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[8]~179_combout ),
	.datab(\my_regfile|start5[0].trb2|out[8]~180_combout ),
	.datac(\my_regfile|start5[0].trb2|out[8]~182_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~178_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~183 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[8]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~172 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~172_combout  = (\my_regfile|start2[15].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and1~1_combout  & ((\my_regfile|start2[16].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~172 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[8]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~171 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~171_combout  = (\my_regfile|decoder3|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and2~0_combout  & (((\my_regfile|start2[13].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~2_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~171 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[8]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~169 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~169_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~169 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[8]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~170 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~170_combout  = (\my_regfile|start2[11].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[11].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~170 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[8]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~173 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~173_combout  = (\my_regfile|start5[0].trb2|out[8]~172_combout  & (\my_regfile|start5[0].trb2|out[8]~171_combout  & (\my_regfile|start5[0].trb2|out[8]~169_combout  & \my_regfile|start5[0].trb2|out[8]~170_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[8]~172_combout ),
	.datab(\my_regfile|start5[0].trb2|out[8]~171_combout ),
	.datac(\my_regfile|start5[0].trb2|out[8]~169_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~170_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~173 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[8]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~184 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~184_combout  = (\my_regfile|start5[0].trb2|out[8]~168_combout  & (\my_regfile|start5[0].trb2|out[8]~166_combout  & (\my_regfile|start5[0].trb2|out[8]~183_combout  & \my_regfile|start5[0].trb2|out[8]~173_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[8]~168_combout ),
	.datab(\my_regfile|start5[0].trb2|out[8]~166_combout ),
	.datac(\my_regfile|start5[0].trb2|out[8]~183_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~173_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~184 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[8]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~754 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~754_combout  = (\my_regfile|start5[0].trb2|out[8]~184_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[8]~184_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~754_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~754 .lut_mask = 16'hFF33;
defparam \my_regfile|start5[0].trb2|out[8]~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~40 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~40_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [8]) # (\my_processor|pc_counter1|pc_out[23]~22_combout )))) # 
// (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (\my_processor|alu_3|Add0~16_combout  & ((!\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|alu_3|Add0~16_combout ),
	.datab(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~40 .lut_mask = 16'hCCE2;
defparam \my_processor|pc_counter1|pc_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~41 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~41_combout  = (\my_processor|pc_counter1|pc_out~40_combout  & (((\my_regfile|start5[0].trb2|out[8]~754_combout ) # (!\my_processor|pc_counter1|pc_out[23]~22_combout )))) # (!\my_processor|pc_counter1|pc_out~40_combout  & 
// (\my_processor|alu_2|Add0~16_combout  & ((\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|alu_2|Add0~16_combout ),
	.datab(\my_regfile|start5[0].trb2|out[8]~754_combout ),
	.datac(\my_processor|pc_counter1|pc_out~40_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~41 .lut_mask = 16'hCAF0;
defparam \my_processor|pc_counter1|pc_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \my_processor|pc_counter1|pc_out[8] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[8] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAE84F000A;
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneive_lcell_comb \my_processor|dec_1|d5|d2|and4~0 (
// Equation(s):
// \my_processor|dec_1|d5|d2|and4~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28] & !\my_imem|altsyncram_component|auto_generated|q_a [31])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|dec_1|d5|d2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d5|d2|and4~0 .lut_mask = 16'h0055;
defparam \my_processor|dec_1|d5|d2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneive_lcell_comb \my_processor|dec_1|d5|d2|and4 (
// Equation(s):
// \my_processor|dec_1|d5|d2|and4~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [29] & (\my_processor|dec_1|d5|d2|and4~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [30])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_processor|dec_1|d5|d2|and4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|dec_1|d5|d2|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d5|d2|and4 .lut_mask = 16'h1000;
defparam \my_processor|dec_1|d5|d2|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[7].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[7].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [7]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector24~8_combout ))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|alu_1|Selector24~8_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[7].mux0|or_1~0 .lut_mask = 16'hFC30;
defparam \my_processor|mux32_2|start[7].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneive_lcell_comb \my_regfile|start2[13].reg32_2|start[7].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[13].reg32_2|start[7].dff1|q~feeder_combout  = \my_processor|mux32_2|start[7].mux0|or_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_2|start[7].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[13].reg32_2|start[7].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[7].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[13].reg32_2|start[7].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N29
dffeas \my_regfile|start2[13].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[13].reg32_2|start[7].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[13].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~150 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~150_combout  = (\my_regfile|start2[13].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and3~2_combout  & ((\my_regfile|start2[14].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~150 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~151 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~151_combout  = (\my_regfile|start2[15].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and1~1_combout  & ((\my_regfile|start2[16].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~151 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~149 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~149_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and1~4_combout  & (((\my_regfile|start2[12].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~149 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~148 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~148_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~148 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~152 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~152_combout  = (\my_regfile|start5[0].trb2|out[7]~150_combout  & (\my_regfile|start5[0].trb2|out[7]~151_combout  & (\my_regfile|start5[0].trb2|out[7]~149_combout  & \my_regfile|start5[0].trb2|out[7]~148_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[7]~150_combout ),
	.datab(\my_regfile|start5[0].trb2|out[7]~151_combout ),
	.datac(\my_regfile|start5[0].trb2|out[7]~149_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~148_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~152 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \my_regfile|start5[5].trb2|out[7]~1 (
// Equation(s):
// \my_regfile|start5[5].trb2|out[7]~1_combout  = ((\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d1|and1~5_combout )

	.dataa(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ),
	.datac(gnd),
	.datad(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[5].trb2|out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[5].trb2|out[7]~1 .lut_mask = 16'hDDFF;
defparam \my_regfile|start5[5].trb2|out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~146 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~146_combout  = (\my_regfile|start2[7].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[7].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~146 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[7]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~147 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~147_combout  = (\my_regfile|start5[5].trb2|out[7]~1_combout  & (\my_regfile|start5[0].trb2|out[7]~146_combout  & ((\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start5[5].trb2|out[7]~1_combout ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[7]~146_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~147 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~159 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~159_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and1~0_combout  & ((\my_regfile|start2[28].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~159 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[7]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~158 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~158_combout  = (\my_regfile|start2[25].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[25].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~158 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~160 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~160_combout  = (\my_regfile|start2[31].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~160 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[7]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~161 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~161_combout  = (\my_regfile|start5[0].trb2|out[7]~160_combout  & ((\my_regfile|start2[29].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start2[29].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[7]~160_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~161 .lut_mask = 16'hF500;
defparam \my_regfile|start5[0].trb2|out[7]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~156 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~156_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~156 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~155 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~155_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~155 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~153 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~153_combout  = (\my_regfile|start2[18].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[17].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~0_combout  & ((\my_regfile|start2[17].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~153 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~154 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~154_combout  = (\my_regfile|start2[19].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|start2[20].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~154 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~157 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~157_combout  = (\my_regfile|start5[0].trb2|out[7]~156_combout  & (\my_regfile|start5[0].trb2|out[7]~155_combout  & (\my_regfile|start5[0].trb2|out[7]~153_combout  & \my_regfile|start5[0].trb2|out[7]~154_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[7]~156_combout ),
	.datab(\my_regfile|start5[0].trb2|out[7]~155_combout ),
	.datac(\my_regfile|start5[0].trb2|out[7]~153_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~154_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~157 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~162 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~162_combout  = (\my_regfile|start5[0].trb2|out[7]~159_combout  & (\my_regfile|start5[0].trb2|out[7]~158_combout  & (\my_regfile|start5[0].trb2|out[7]~161_combout  & \my_regfile|start5[0].trb2|out[7]~157_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[7]~159_combout ),
	.datab(\my_regfile|start5[0].trb2|out[7]~158_combout ),
	.datac(\my_regfile|start5[0].trb2|out[7]~161_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~157_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~162 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[7]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~143 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~143_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~143 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[7]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~144 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~144_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~144 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[7]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~145 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~145_combout  = (\my_regfile|start5[0].trb2|out[7]~143_combout  & (\my_regfile|start5[0].trb2|out[7]~144_combout  & ((\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[7]~143_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~144_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~145 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[7]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~163 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~163_combout  = (\my_regfile|start5[0].trb2|out[7]~152_combout  & (\my_regfile|start5[0].trb2|out[7]~147_combout  & (\my_regfile|start5[0].trb2|out[7]~162_combout  & \my_regfile|start5[0].trb2|out[7]~145_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[7]~152_combout ),
	.datab(\my_regfile|start5[0].trb2|out[7]~147_combout ),
	.datac(\my_regfile|start5[0].trb2|out[7]~162_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~145_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~163 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[7]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~753 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~753_combout  = (\my_regfile|start5[0].trb2|out[7]~163_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datac(\my_regfile|start5[0].trb2|out[7]~163_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~753_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~753 .lut_mask = 16'hF3F3;
defparam \my_regfile|start5[0].trb2|out[7]~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~38 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~38_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [7]) # ((\my_processor|pc_counter1|pc_out[23]~22_combout )))) # 
// (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|alu_3|Add0~14_combout  & !\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_3|Add0~14_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~38 .lut_mask = 16'hAAD8;
defparam \my_processor|pc_counter1|pc_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~39 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~39_combout  = (\my_processor|pc_counter1|pc_out~38_combout  & ((\my_regfile|start5[0].trb2|out[7]~753_combout ) # ((!\my_processor|pc_counter1|pc_out[23]~22_combout )))) # (!\my_processor|pc_counter1|pc_out~38_combout  & 
// (((\my_processor|alu_2|Add0~14_combout  & \my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[7]~753_combout ),
	.datab(\my_processor|alu_2|Add0~14_combout ),
	.datac(\my_processor|pc_counter1|pc_out~38_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~39 .lut_mask = 16'hACF0;
defparam \my_processor|pc_counter1|pc_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \my_processor|pc_counter1|pc_out[7] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[7] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055BC773939;
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \my_processor|mux5_1|start[0].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_1|start[0].mux0|or_1~0_combout  = (\my_processor|or_1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22])) # (!\my_processor|or_1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\my_processor|or_1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_1|start[0].mux0|or_1~0 .lut_mask = 16'hAACC;
defparam \my_processor|mux5_1|start[0].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \my_regfile|decoder3|d7|d2|and2~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d2|and2~0_combout  = (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d2|and2~0 .lut_mask = 16'h2000;
defparam \my_regfile|decoder3|d7|d2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~137 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~137_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~137 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~139 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~139_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and1~0_combout  & (((\my_regfile|start2[30].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~139 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~140 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~140_combout  = (\my_regfile|start5[0].trb2|out[6]~139_combout  & ((\my_regfile|start2[29].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|start2[29].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[6]~139_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~140 .lut_mask = 16'hBB00;
defparam \my_regfile|start5[0].trb2|out[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~138 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~138_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and1~0_combout  & ((\my_regfile|start2[28].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~138 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~133 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~133_combout  = (\my_regfile|decoder3|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~133 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~134 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~134_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~134 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~132 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~132_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~132 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~135 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~135_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~135 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~136 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~136_combout  = (\my_regfile|start5[0].trb2|out[6]~133_combout  & (\my_regfile|start5[0].trb2|out[6]~134_combout  & (\my_regfile|start5[0].trb2|out[6]~132_combout  & \my_regfile|start5[0].trb2|out[6]~135_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[6]~133_combout ),
	.datab(\my_regfile|start5[0].trb2|out[6]~134_combout ),
	.datac(\my_regfile|start5[0].trb2|out[6]~132_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~135_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~136 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~141 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~141_combout  = (\my_regfile|start5[0].trb2|out[6]~137_combout  & (\my_regfile|start5[0].trb2|out[6]~140_combout  & (\my_regfile|start5[0].trb2|out[6]~138_combout  & \my_regfile|start5[0].trb2|out[6]~136_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[6]~137_combout ),
	.datab(\my_regfile|start5[0].trb2|out[6]~140_combout ),
	.datac(\my_regfile|start5[0].trb2|out[6]~138_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~136_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~141 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~752 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~752_combout  = ((\my_regfile|start5[0].trb2|out[6]~141_combout  & \my_regfile|start5[0].trb2|out[6]~131_combout )) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[6]~141_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~131_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~752_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~752 .lut_mask = 16'hF555;
defparam \my_regfile|start5[0].trb2|out[6]~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~36 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~36_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [6]) # ((\my_processor|pc_counter1|pc_out[23]~22_combout )))) # 
// (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|alu_3|Add0~12_combout  & !\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|alu_3|Add0~12_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~36 .lut_mask = 16'hAAD8;
defparam \my_processor|pc_counter1|pc_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~37 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~37_combout  = (\my_processor|pc_counter1|pc_out~36_combout  & (((\my_regfile|start5[0].trb2|out[6]~752_combout ) # (!\my_processor|pc_counter1|pc_out[23]~22_combout )))) # (!\my_processor|pc_counter1|pc_out~36_combout  & 
// (\my_processor|alu_2|Add0~12_combout  & ((\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|alu_2|Add0~12_combout ),
	.datab(\my_regfile|start5[0].trb2|out[6]~752_combout ),
	.datac(\my_processor|pc_counter1|pc_out~36_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~37 .lut_mask = 16'hCAF0;
defparam \my_processor|pc_counter1|pc_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \my_processor|pc_counter1|pc_out[6] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[6] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~34 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~34_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_processor|pc_counter1|pc_out[23]~22_combout  & ((\my_regfile|start5[0].trb2|out[5]~751_combout ))) # (!\my_processor|pc_counter1|pc_out[23]~22_combout 
//  & (\my_imem|altsyncram_component|auto_generated|q_a [5])))) # (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_regfile|start5[0].trb2|out[5]~751_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~34 .lut_mask = 16'hF588;
defparam \my_processor|pc_counter1|pc_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~35 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~35_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|pc_counter1|pc_out~34_combout )))) # (!\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_processor|pc_counter1|pc_out~34_combout  & 
// ((\my_processor|alu_2|Add0~10_combout ))) # (!\my_processor|pc_counter1|pc_out~34_combout  & (\my_processor|alu_3|Add0~10_combout ))))

	.dataa(\my_processor|alu_3|Add0~10_combout ),
	.datab(\my_processor|alu_2|Add0~10_combout ),
	.datac(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datad(\my_processor|pc_counter1|pc_out~34_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~35 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_counter1|pc_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N1
dffeas \my_processor|pc_counter1|pc_out[5] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[5] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \my_processor|mux5_1|start[1].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_1|start[1].mux0|or_1~0_combout  = (\my_processor|or_1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23])) # (!\my_processor|or_1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_processor|or_1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_1|start[1].mux0|or_1~0 .lut_mask = 16'hCCF0;
defparam \my_processor|mux5_1|start[1].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \my_regfile|decoder3|d5|d2|and1~4 (
// Equation(s):
// \my_regfile|decoder3|d5|d2|and1~4_combout  = (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d2|and1~4 .lut_mask = 16'h0800;
defparam \my_regfile|decoder3|d5|d2|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~84 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~84_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[12].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~84 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~85 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~85_combout  = (\my_regfile|start2[14].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~2_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~0_combout  & ((\my_regfile|start2[13].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~85 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~86 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~86_combout  = (\my_regfile|start2[16].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))) # 
// (!\my_regfile|start2[16].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~86 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~83 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~83_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & ((\my_regfile|start2[10].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~83 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~87 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~87_combout  = (\my_regfile|start5[0].trb2|out[4]~84_combout  & (\my_regfile|start5[0].trb2|out[4]~85_combout  & (\my_regfile|start5[0].trb2|out[4]~86_combout  & \my_regfile|start5[0].trb2|out[4]~83_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[4]~84_combout ),
	.datab(\my_regfile|start5[0].trb2|out[4]~85_combout ),
	.datac(\my_regfile|start5[0].trb2|out[4]~86_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~83_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~87 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~79 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~79_combout  = (\my_regfile|start2[4].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))) # (!\my_regfile|start2[4].reg32_2|start[4].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~79 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~78 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~78_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (((\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~78 .lut_mask = 16'h00F7;
defparam \my_regfile|start5[0].trb2|out[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~80 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~80_combout  = (\my_regfile|start5[0].trb2|out[4]~79_combout  & (\my_regfile|start5[0].trb2|out[4]~78_combout  & ((\my_regfile|start2[2].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[4]~79_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~78_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~80 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \my_regfile|start5[5].trb2|out[4]~0 (
// Equation(s):
// \my_regfile|start5[5].trb2|out[4]~0_combout  = (\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~2_combout ) # (!\my_regfile|decoder3|d4|d1|and1~5_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[5].trb2|out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[5].trb2|out[4]~0 .lut_mask = 16'hCFFF;
defparam \my_regfile|start5[5].trb2|out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~81 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~81_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & (((\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~81 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~82 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~82_combout  = (\my_regfile|start5[5].trb2|out[4]~0_combout  & (\my_regfile|start5[0].trb2|out[4]~81_combout  & ((\my_regfile|start2[6].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start5[5].trb2|out[4]~0_combout ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[4]~81_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~82 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~93 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~93_combout  = (\my_regfile|decoder3|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[26].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~93 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~95 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~95_combout  = (\my_regfile|start2[31].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~95 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~96 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~96_combout  = (\my_regfile|start5[0].trb2|out[4]~95_combout  & ((\my_regfile|start2[29].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|start2[29].reg32_2|start[4].dff1|q~q ),
	.datab(gnd),
	.datac(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~96 .lut_mask = 16'hAF00;
defparam \my_regfile|start5[0].trb2|out[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~94 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~94_combout  = (\my_regfile|start2[28].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~94 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~88 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~88_combout  = (\my_regfile|decoder3|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~88 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~89 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~89_combout  = (\my_regfile|decoder3|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and1~0_combout  & ((\my_regfile|start2[20].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~89 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~90 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~90_combout  = (\my_regfile|start2[22].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[21].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~90 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~91 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~91_combout  = (\my_regfile|decoder3|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and1~0_combout  & ((\my_regfile|start2[24].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~91 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~92 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~92_combout  = (\my_regfile|start5[0].trb2|out[4]~88_combout  & (\my_regfile|start5[0].trb2|out[4]~89_combout  & (\my_regfile|start5[0].trb2|out[4]~90_combout  & \my_regfile|start5[0].trb2|out[4]~91_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[4]~88_combout ),
	.datab(\my_regfile|start5[0].trb2|out[4]~89_combout ),
	.datac(\my_regfile|start5[0].trb2|out[4]~90_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~92 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~97 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~97_combout  = (\my_regfile|start5[0].trb2|out[4]~93_combout  & (\my_regfile|start5[0].trb2|out[4]~96_combout  & (\my_regfile|start5[0].trb2|out[4]~94_combout  & \my_regfile|start5[0].trb2|out[4]~92_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[4]~93_combout ),
	.datab(\my_regfile|start5[0].trb2|out[4]~96_combout ),
	.datac(\my_regfile|start5[0].trb2|out[4]~94_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~92_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~97 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~98 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~98_combout  = (\my_regfile|start5[0].trb2|out[4]~87_combout  & (\my_regfile|start5[0].trb2|out[4]~80_combout  & (\my_regfile|start5[0].trb2|out[4]~82_combout  & \my_regfile|start5[0].trb2|out[4]~97_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[4]~87_combout ),
	.datab(\my_regfile|start5[0].trb2|out[4]~80_combout ),
	.datac(\my_regfile|start5[0].trb2|out[4]~82_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~97_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~98 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~750 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~750_combout  = (\my_regfile|start5[0].trb2|out[4]~98_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[4]~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~750_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~750 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[4]~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~32 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~32_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [4]) # (\my_processor|pc_counter1|pc_out[23]~22_combout )))) # 
// (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (\my_processor|alu_3|Add0~8_combout  & ((!\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|alu_3|Add0~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~32 .lut_mask = 16'hF0CA;
defparam \my_processor|pc_counter1|pc_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~33 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~33_combout  = (\my_processor|pc_counter1|pc_out~32_combout  & ((\my_regfile|start5[0].trb2|out[4]~750_combout ) # ((!\my_processor|pc_counter1|pc_out[23]~22_combout )))) # (!\my_processor|pc_counter1|pc_out~32_combout  & 
// (((\my_processor|alu_2|Add0~8_combout  & \my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[4]~750_combout ),
	.datab(\my_processor|alu_2|Add0~8_combout ),
	.datac(\my_processor|pc_counter1|pc_out~32_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~33 .lut_mask = 16'hACF0;
defparam \my_processor|pc_counter1|pc_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \my_processor|pc_counter1|pc_out[4] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[4] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~30 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~30_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_processor|pc_counter1|pc_out[23]~22_combout  & (\my_regfile|start5[0].trb2|out[3]~749_combout )) # (!\my_processor|pc_counter1|pc_out[23]~22_combout  
// & ((\my_imem|altsyncram_component|auto_generated|q_a [3]))))) # (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~749_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~30 .lut_mask = 16'hDDA0;
defparam \my_processor|pc_counter1|pc_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~31 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~31_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|pc_counter1|pc_out~30_combout )))) # (!\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_processor|pc_counter1|pc_out~30_combout  & 
// ((\my_processor|alu_2|Add0~6_combout ))) # (!\my_processor|pc_counter1|pc_out~30_combout  & (\my_processor|alu_3|Add0~6_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_processor|alu_3|Add0~6_combout ),
	.datac(\my_processor|alu_2|Add0~6_combout ),
	.datad(\my_processor|pc_counter1|pc_out~30_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~31 .lut_mask = 16'hFA44;
defparam \my_processor|pc_counter1|pc_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \my_processor|pc_counter1|pc_out[3] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[3] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \my_regfile|decoder3|d5|d1|and1~0 (
// Equation(s):
// \my_regfile|decoder3|d5|d1|and1~0_combout  = (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & ((\my_processor|or_1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|or_1~combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|or_1~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d1|and1~0 .lut_mask = 16'hB800;
defparam \my_regfile|decoder3|d5|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~0 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~0_combout  = (\my_regfile|decoder3|d5|d1|and1~0_combout ) # ((\my_regfile|decoder3|d5|d2|and1~5_combout ) # ((\my_regfile|decoder3|d4|d1|and1~5_combout ) # (\my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and1~0_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and1~5_combout ),
	.datac(\my_regfile|decoder3|d4|d1|and1~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~0 .lut_mask = 16'hFFFE;
defparam \my_regfile|start5[0].trb2|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~746 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~746_combout  = (\my_regfile|start5[0].trb2|out[2]~52_combout  & (\my_regfile|start5[0].trb2|out[2]~48_combout  & (\my_regfile|start5[0].trb2|out[2]~57_combout  & \my_regfile|start5[0].trb2|out[2]~43_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[2]~52_combout ),
	.datab(\my_regfile|start5[0].trb2|out[2]~48_combout ),
	.datac(\my_regfile|start5[0].trb2|out[2]~57_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~746_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~746 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[2]~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~747 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~747_combout  = (\my_regfile|start5[0].trb2|out[2]~746_combout ) # (!\my_regfile|start5[0].trb2|out[0]~0_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[2]~746_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~747_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~747 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[2]~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~28 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~28_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [2]) # ((\my_processor|pc_counter1|pc_out[23]~22_combout )))) # 
// (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|alu_3|Add0~4_combout  & !\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|alu_3|Add0~4_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~28 .lut_mask = 16'hAAD8;
defparam \my_processor|pc_counter1|pc_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~29 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~29_combout  = (\my_processor|pc_counter1|pc_out[23]~22_combout  & ((\my_processor|pc_counter1|pc_out~28_combout  & (\my_regfile|start5[0].trb2|out[2]~747_combout )) # (!\my_processor|pc_counter1|pc_out~28_combout  & 
// ((\my_processor|alu_2|Add0~4_combout ))))) # (!\my_processor|pc_counter1|pc_out[23]~22_combout  & (((\my_processor|pc_counter1|pc_out~28_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.datab(\my_regfile|start5[0].trb2|out[2]~747_combout ),
	.datac(\my_processor|alu_2|Add0~4_combout ),
	.datad(\my_processor|pc_counter1|pc_out~28_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~29 .lut_mask = 16'hDDA0;
defparam \my_processor|pc_counter1|pc_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \my_processor|pc_counter1|pc_out[2] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[2] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~23 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~23_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_processor|dec_1|d4|d2|and2~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [27] $ 
// (\my_imem|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|dec_1|d4|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~23 .lut_mask = 16'h1200;
defparam \my_processor|pc_counter1|pc_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~26 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~26_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_processor|pc_counter1|pc_out[23]~22_combout  & ((\my_regfile|start5[0].trb2|out[1]~745_combout ))) # (!\my_processor|pc_counter1|pc_out[23]~22_combout 
//  & (\my_imem|altsyncram_component|auto_generated|q_a [1])))) # (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\my_regfile|start5[0].trb2|out[1]~745_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~26 .lut_mask = 16'hF588;
defparam \my_processor|pc_counter1|pc_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~27 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~27_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_processor|pc_counter1|pc_out~26_combout )))) # (!\my_processor|pc_counter1|pc_out[23]~23_combout  & ((\my_processor|pc_counter1|pc_out~26_combout  & 
// ((\my_processor|alu_2|Add0~2_combout ))) # (!\my_processor|pc_counter1|pc_out~26_combout  & (\my_processor|alu_3|Add0~2_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datab(\my_processor|alu_3|Add0~2_combout ),
	.datac(\my_processor|alu_2|Add0~2_combout ),
	.datad(\my_processor|pc_counter1|pc_out~26_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~27 .lut_mask = 16'hFA44;
defparam \my_processor|pc_counter1|pc_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \my_processor|pc_counter1|pc_out[1] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[1] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~1 (
// Equation(s):
// \my_processor|alu_1|LessThan0~1_cout  = CARRY((\my_processor|mux32_1|start[0].mux0|or_1~1_combout  & !\my_regfile|start4[0].trb1|out[0]~307_combout ))

	.dataa(\my_processor|mux32_1|start[0].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~1_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~1 .lut_mask = 16'h0022;
defparam \my_processor|alu_1|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~3 (
// Equation(s):
// \my_processor|alu_1|LessThan0~3_cout  = CARRY((\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & (\my_regfile|start4[0].trb1|out[1]~327_combout  & !\my_processor|alu_1|LessThan0~1_cout )) # (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & 
// ((\my_regfile|start4[0].trb1|out[1]~327_combout ) # (!\my_processor|alu_1|LessThan0~1_cout ))))

	.dataa(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~1_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~3_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~3 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~5 (
// Equation(s):
// \my_processor|alu_1|LessThan0~5_cout  = CARRY((\my_processor|mux32_1|start[2].mux0|or_1~1_combout  & ((!\my_processor|alu_1|LessThan0~3_cout ) # (!\my_regfile|start4[0].trb1|out[2]~366_combout ))) # (!\my_processor|mux32_1|start[2].mux0|or_1~1_combout  & 
// (!\my_regfile|start4[0].trb1|out[2]~366_combout  & !\my_processor|alu_1|LessThan0~3_cout )))

	.dataa(\my_processor|mux32_1|start[2].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~3_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~5_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~5 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~7 (
// Equation(s):
// \my_processor|alu_1|LessThan0~7_cout  = CARRY((\my_regfile|start4[0].trb1|out[3]~347_combout  & ((!\my_processor|alu_1|LessThan0~5_cout ) # (!\my_processor|mux32_1|start[3].mux0|or_1~1_combout ))) # (!\my_regfile|start4[0].trb1|out[3]~347_combout  & 
// (!\my_processor|mux32_1|start[3].mux0|or_1~1_combout  & !\my_processor|alu_1|LessThan0~5_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.datab(\my_processor|mux32_1|start[3].mux0|or_1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~5_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~7_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~7 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~9 (
// Equation(s):
// \my_processor|alu_1|LessThan0~9_cout  = CARRY((\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~7_cout ) # (!\my_regfile|start4[0].trb1|out[4]~442_combout ))) # (!\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[4]~442_combout  & !\my_processor|alu_1|LessThan0~7_cout )))

	.dataa(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~442_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~7_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~9_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~9 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~11 (
// Equation(s):
// \my_processor|alu_1|LessThan0~11_cout  = CARRY((\my_regfile|start4[0].trb1|out[5]~423_combout  & ((!\my_processor|alu_1|LessThan0~9_cout ) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[5]~423_combout  & 
// (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~9_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[5]~423_combout ),
	.datab(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~9_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~11_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~11 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~13 (
// Equation(s):
// \my_processor|alu_1|LessThan0~13_cout  = CARRY((\my_regfile|start4[0].trb1|out[6]~404_combout  & (\my_processor|mux32_1|start[6].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~11_cout )) # (!\my_regfile|start4[0].trb1|out[6]~404_combout  & 
// ((\my_processor|mux32_1|start[6].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~11_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.datab(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~11_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~13_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~13 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~15 (
// Equation(s):
// \my_processor|alu_1|LessThan0~15_cout  = CARRY((\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[7]~385_combout  & !\my_processor|alu_1|LessThan0~13_cout )) # (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[7]~385_combout ) # (!\my_processor|alu_1|LessThan0~13_cout ))))

	.dataa(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~13_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~15_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~15 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~17 (
// Equation(s):
// \my_processor|alu_1|LessThan0~17_cout  = CARRY((\my_regfile|start4[0].trb1|out[8]~594_combout  & (\my_processor|mux32_1|start[8].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~15_cout )) # (!\my_regfile|start4[0].trb1|out[8]~594_combout  & 
// ((\my_processor|mux32_1|start[8].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~15_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.datab(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~15_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~17_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~17 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~19 (
// Equation(s):
// \my_processor|alu_1|LessThan0~19_cout  = CARRY((\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[9]~556_combout  & !\my_processor|alu_1|LessThan0~17_cout )) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[9]~556_combout ) # (!\my_processor|alu_1|LessThan0~17_cout ))))

	.dataa(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~556_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~17_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~19_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~19 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~21 (
// Equation(s):
// \my_processor|alu_1|LessThan0~21_cout  = CARRY((\my_regfile|start4[0].trb1|out[10]~575_combout  & (\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~19_cout )) # (!\my_regfile|start4[0].trb1|out[10]~575_combout  & 
// ((\my_processor|mux32_1|start[10].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~19_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[10]~575_combout ),
	.datab(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~19_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~21_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~21 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~23 (
// Equation(s):
// \my_processor|alu_1|LessThan0~23_cout  = CARRY((\my_regfile|start4[0].trb1|out[11]~537_combout  & ((!\my_processor|alu_1|LessThan0~21_cout ) # (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[11]~537_combout  & 
// (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~21_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[11]~537_combout ),
	.datab(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~21_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~23_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~23 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~25 (
// Equation(s):
// \my_processor|alu_1|LessThan0~25_cout  = CARRY((\my_regfile|start4[0].trb1|out[12]~518_combout  & (\my_processor|mux32_1|start[12].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~23_cout )) # (!\my_regfile|start4[0].trb1|out[12]~518_combout  & 
// ((\my_processor|mux32_1|start[12].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~23_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[12]~518_combout ),
	.datab(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~23_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~25_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~25 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~27 (
// Equation(s):
// \my_processor|alu_1|LessThan0~27_cout  = CARRY((\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[13]~480_combout  & !\my_processor|alu_1|LessThan0~25_cout )) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[13]~480_combout ) # (!\my_processor|alu_1|LessThan0~25_cout ))))

	.dataa(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~480_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~25_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~27_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~27 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~29 (
// Equation(s):
// \my_processor|alu_1|LessThan0~29_cout  = CARRY((\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~27_cout ) # (!\my_regfile|start4[0].trb1|out[14]~499_combout ))) # 
// (!\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[14]~499_combout  & !\my_processor|alu_1|LessThan0~27_cout )))

	.dataa(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~499_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~27_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~29_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~29 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~31 (
// Equation(s):
// \my_processor|alu_1|LessThan0~31_cout  = CARRY((\my_regfile|start4[0].trb1|out[15]~461_combout  & ((!\my_processor|alu_1|LessThan0~29_cout ) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[15]~461_combout  & 
// (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~29_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[15]~461_combout ),
	.datab(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~29_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~31_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~31 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~33 (
// Equation(s):
// \my_processor|alu_1|LessThan0~33_cout  = CARRY((\my_regfile|start4[0].trb1|out[16]~898_combout  & (\my_processor|mux32_1|start[16].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~31_cout )) # (!\my_regfile|start4[0].trb1|out[16]~898_combout  & 
// ((\my_processor|mux32_1|start[16].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~31_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[16]~898_combout ),
	.datab(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~31_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~33_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~33 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~35 (
// Equation(s):
// \my_processor|alu_1|LessThan0~35_cout  = CARRY((\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[17]~860_combout  & !\my_processor|alu_1|LessThan0~33_cout )) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[17]~860_combout ) # (!\my_processor|alu_1|LessThan0~33_cout ))))

	.dataa(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[17]~860_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~33_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~35_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~35 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~37 (
// Equation(s):
// \my_processor|alu_1|LessThan0~37_cout  = CARRY((\my_processor|mux32_1|start[18].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~35_cout ) # (!\my_regfile|start4[0].trb1|out[18]~879_combout ))) # 
// (!\my_processor|mux32_1|start[18].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[18]~879_combout  & !\my_processor|alu_1|LessThan0~35_cout )))

	.dataa(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~879_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~35_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~37_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~37 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~39 (
// Equation(s):
// \my_processor|alu_1|LessThan0~39_cout  = CARRY((\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[19]~841_combout  & !\my_processor|alu_1|LessThan0~37_cout )) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[19]~841_combout ) # (!\my_processor|alu_1|LessThan0~37_cout ))))

	.dataa(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~841_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~37_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~39_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~39 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~41 (
// Equation(s):
// \my_processor|alu_1|LessThan0~41_cout  = CARRY((\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~39_cout ) # (!\my_regfile|start4[0].trb1|out[20]~822_combout ))) # 
// (!\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[20]~822_combout  & !\my_processor|alu_1|LessThan0~39_cout )))

	.dataa(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~822_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~39_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~41_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~41 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~43 (
// Equation(s):
// \my_processor|alu_1|LessThan0~43_cout  = CARRY((\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[21]~784_combout  & !\my_processor|alu_1|LessThan0~41_cout )) # (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[21]~784_combout ) # (!\my_processor|alu_1|LessThan0~41_cout ))))

	.dataa(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~784_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~41_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~43_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~43 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~45 (
// Equation(s):
// \my_processor|alu_1|LessThan0~45_cout  = CARRY((\my_processor|mux32_1|start[22].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~43_cout ) # (!\my_regfile|start4[0].trb1|out[22]~803_combout ))) # 
// (!\my_processor|mux32_1|start[22].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[22]~803_combout  & !\my_processor|alu_1|LessThan0~43_cout )))

	.dataa(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[22]~803_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~43_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~45_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~45 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~47 (
// Equation(s):
// \my_processor|alu_1|LessThan0~47_cout  = CARRY((\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[23]~765_combout  & !\my_processor|alu_1|LessThan0~45_cout )) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[23]~765_combout ) # (!\my_processor|alu_1|LessThan0~45_cout ))))

	.dataa(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~45_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~47_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~47 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~49 (
// Equation(s):
// \my_processor|alu_1|LessThan0~49_cout  = CARRY((\my_regfile|start4[0].trb1|out[24]~670_combout  & (\my_processor|mux32_1|start[24].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~47_cout )) # (!\my_regfile|start4[0].trb1|out[24]~670_combout  & 
// ((\my_processor|mux32_1|start[24].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~47_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.datab(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~47_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~49_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~49 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~51 (
// Equation(s):
// \my_processor|alu_1|LessThan0~51_cout  = CARRY((\my_regfile|start4[0].trb1|out[25]~632_combout  & ((!\my_processor|alu_1|LessThan0~49_cout ) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[25]~632_combout  & 
// (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~49_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.datab(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~49_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~51_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~51 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~53 (
// Equation(s):
// \my_processor|alu_1|LessThan0~53_cout  = CARRY((\my_regfile|start4[0].trb1|out[26]~651_combout  & (\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~51_cout )) # (!\my_regfile|start4[0].trb1|out[26]~651_combout  & 
// ((\my_processor|mux32_1|start[26].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~51_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[26]~651_combout ),
	.datab(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~51_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~53_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~53 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~55 (
// Equation(s):
// \my_processor|alu_1|LessThan0~55_cout  = CARRY((\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[27]~613_combout  & !\my_processor|alu_1|LessThan0~53_cout )) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[27]~613_combout ) # (!\my_processor|alu_1|LessThan0~53_cout ))))

	.dataa(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~53_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~55_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~55 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~57 (
// Equation(s):
// \my_processor|alu_1|LessThan0~57_cout  = CARRY((\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~55_cout ) # (!\my_regfile|start4[0].trb1|out[28]~746_combout ))) # 
// (!\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[28]~746_combout  & !\my_processor|alu_1|LessThan0~55_cout )))

	.dataa(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~55_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~57_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~57 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~59 (
// Equation(s):
// \my_processor|alu_1|LessThan0~59_cout  = CARRY((\my_regfile|start4[0].trb1|out[29]~708_combout  & ((!\my_processor|alu_1|LessThan0~57_cout ) # (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[29]~708_combout  & 
// (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~57_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.datab(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~57_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~59_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~59 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~61 (
// Equation(s):
// \my_processor|alu_1|LessThan0~61_cout  = CARRY((\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~59_cout ) # (!\my_regfile|start4[0].trb1|out[30]~727_combout ))) # 
// (!\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[30]~727_combout  & !\my_processor|alu_1|LessThan0~59_cout )))

	.dataa(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~59_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~61_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~61 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~62 (
// Equation(s):
// \my_processor|alu_1|LessThan0~62_combout  = (\my_processor|mux32_1|start[31].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout  & \my_processor|alu_1|LessThan0~61_cout )) # (!\my_processor|mux32_1|start[31].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[31]~689_combout ) # (\my_processor|alu_1|LessThan0~61_cout )))

	.dataa(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|alu_1|LessThan0~61_cout ),
	.combout(\my_processor|alu_1|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~62 .lut_mask = 16'hD4D4;
defparam \my_processor|alu_1|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~19 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~19_combout  = (\my_regfile|start4[0].trb1|out[0]~307_combout  & ((\my_regfile|start4[0].trb1|out[1]~327_combout  $ (\my_processor|mux32_1|start[1].mux0|or_1~1_combout )) # 
// (!\my_processor|mux32_1|start[0].mux0|or_1~1_combout ))) # (!\my_regfile|start4[0].trb1|out[0]~307_combout  & ((\my_processor|mux32_1|start[0].mux0|or_1~1_combout ) # (\my_regfile|start4[0].trb1|out[1]~327_combout  $ 
// (\my_processor|mux32_1|start[1].mux0|or_1~1_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.datac(\my_processor|mux32_1|start[0].mux0|or_1~1_combout ),
	.datad(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~19 .lut_mask = 16'h7BDE;
defparam \my_processor|pc_counter1|pc_out[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~0 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~0_combout  = (\my_processor|mux32_1|start[2].mux0|or_1~1_combout  & (\my_regfile|start4[0].trb1|out[2]~366_combout  & (\my_regfile|start4[0].trb1|out[3]~347_combout  $ 
// (!\my_processor|mux32_1|start[3].mux0|or_1~1_combout )))) # (!\my_processor|mux32_1|start[2].mux0|or_1~1_combout  & (!\my_regfile|start4[0].trb1|out[2]~366_combout  & (\my_regfile|start4[0].trb1|out[3]~347_combout  $ 
// (!\my_processor|mux32_1|start[3].mux0|or_1~1_combout ))))

	.dataa(\my_processor|mux32_1|start[2].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~366_combout ),
	.datac(\my_regfile|start4[0].trb1|out[3]~347_combout ),
	.datad(\my_processor|mux32_1|start[3].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~0 .lut_mask = 16'h9009;
defparam \my_processor|pc_counter1|pc_out[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~2 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~2_combout  = (\my_regfile|start4[0].trb1|out[27]~613_combout  & (\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[26]~651_combout  $ 
// (!\my_processor|mux32_1|start[26].mux0|or_1~0_combout )))) # (!\my_regfile|start4[0].trb1|out[27]~613_combout  & (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[26]~651_combout  $ 
// (!\my_processor|mux32_1|start[26].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[27]~613_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~651_combout ),
	.datac(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~2 .lut_mask = 16'h8241;
defparam \my_processor|pc_counter1|pc_out[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~1 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~1_combout  = (\my_processor|mux32_1|start[24].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[24]~670_combout  & (\my_regfile|start4[0].trb1|out[25]~632_combout  $ 
// (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout )))) # (!\my_processor|mux32_1|start[24].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[24]~670_combout  & (\my_regfile|start4[0].trb1|out[25]~632_combout  $ 
// (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~632_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~670_combout ),
	.datad(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~1 .lut_mask = 16'h8421;
defparam \my_processor|pc_counter1|pc_out[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~4 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~4_combout  = (\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[30]~727_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout  $ 
// (!\my_processor|mux32_1|start[31].mux0|or_1~0_combout )))) # (!\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[30]~727_combout  & (\my_regfile|start4[0].trb1|out[31]~689_combout  $ 
// (!\my_processor|mux32_1|start[31].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~727_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~689_combout ),
	.datad(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~4 .lut_mask = 16'h9009;
defparam \my_processor|pc_counter1|pc_out[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~3 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~3_combout  = (\my_regfile|start4[0].trb1|out[28]~746_combout  & (\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[29]~708_combout  $ 
// (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout )))) # (!\my_regfile|start4[0].trb1|out[28]~746_combout  & (!\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[29]~708_combout  $ 
// (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[28]~746_combout ),
	.datab(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[29]~708_combout ),
	.datad(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~3 .lut_mask = 16'h9009;
defparam \my_processor|pc_counter1|pc_out[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~5 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~5_combout  = (\my_processor|pc_counter1|pc_out[23]~2_combout  & (\my_processor|pc_counter1|pc_out[23]~1_combout  & (\my_processor|pc_counter1|pc_out[23]~4_combout  & \my_processor|pc_counter1|pc_out[23]~3_combout )))

	.dataa(\my_processor|pc_counter1|pc_out[23]~2_combout ),
	.datab(\my_processor|pc_counter1|pc_out[23]~1_combout ),
	.datac(\my_processor|pc_counter1|pc_out[23]~4_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~5 .lut_mask = 16'h8000;
defparam \my_processor|pc_counter1|pc_out[23]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~6 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~6_combout  = (\my_regfile|start4[0].trb1|out[5]~423_combout  & (\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[4].mux0|or_1~0_combout  $ 
// (!\my_regfile|start4[0].trb1|out[4]~442_combout )))) # (!\my_regfile|start4[0].trb1|out[5]~423_combout  & (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[4].mux0|or_1~0_combout  $ 
// (!\my_regfile|start4[0].trb1|out[4]~442_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[5]~423_combout ),
	.datab(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[4]~442_combout ),
	.datad(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~6 .lut_mask = 16'h8241;
defparam \my_processor|pc_counter1|pc_out[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~7 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~7_combout  = (\my_regfile|start4[0].trb1|out[7]~385_combout  & (\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[6].mux0|or_1~0_combout  $ 
// (!\my_regfile|start4[0].trb1|out[6]~404_combout )))) # (!\my_regfile|start4[0].trb1|out[7]~385_combout  & (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[6].mux0|or_1~0_combout  $ 
// (!\my_regfile|start4[0].trb1|out[6]~404_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[7]~385_combout ),
	.datab(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~404_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~7 .lut_mask = 16'h9009;
defparam \my_processor|pc_counter1|pc_out[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~8 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~8_combout  = (\my_regfile|start4[0].trb1|out[8]~594_combout  & (\my_processor|mux32_1|start[8].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[9]~556_combout  $ 
// (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout )))) # (!\my_regfile|start4[0].trb1|out[8]~594_combout  & (!\my_processor|mux32_1|start[8].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[9]~556_combout  $ 
// (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[8]~594_combout ),
	.datab(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[9]~556_combout ),
	.datad(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~8 .lut_mask = 16'h9009;
defparam \my_processor|pc_counter1|pc_out[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~9 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~9_combout  = (\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[10]~575_combout  & (\my_processor|mux32_1|start[11].mux0|or_1~0_combout  $ 
// (!\my_regfile|start4[0].trb1|out[11]~537_combout )))) # (!\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[10]~575_combout  & (\my_processor|mux32_1|start[11].mux0|or_1~0_combout  $ 
// (!\my_regfile|start4[0].trb1|out[11]~537_combout ))))

	.dataa(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.datab(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[11]~537_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~575_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~9 .lut_mask = 16'h8241;
defparam \my_processor|pc_counter1|pc_out[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~10 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~10_combout  = (\my_regfile|start4[0].trb1|out[13]~480_combout  & (\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[12]~518_combout  $ 
// (!\my_processor|mux32_1|start[12].mux0|or_1~0_combout )))) # (!\my_regfile|start4[0].trb1|out[13]~480_combout  & (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[12]~518_combout  $ 
// (!\my_processor|mux32_1|start[12].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[13]~480_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~518_combout ),
	.datac(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~10 .lut_mask = 16'h8421;
defparam \my_processor|pc_counter1|pc_out[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~11 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~11_combout  = (\my_regfile|start4[0].trb1|out[15]~461_combout  & (\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[14]~499_combout  $ 
// (!\my_processor|mux32_1|start[14].mux0|or_1~0_combout )))) # (!\my_regfile|start4[0].trb1|out[15]~461_combout  & (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[14]~499_combout  $ 
// (!\my_processor|mux32_1|start[14].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[15]~461_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~499_combout ),
	.datac(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~11 .lut_mask = 16'h8421;
defparam \my_processor|pc_counter1|pc_out[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~12 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~12_combout  = (\my_processor|pc_counter1|pc_out[23]~8_combout  & (\my_processor|pc_counter1|pc_out[23]~9_combout  & (\my_processor|pc_counter1|pc_out[23]~10_combout  & \my_processor|pc_counter1|pc_out[23]~11_combout 
// )))

	.dataa(\my_processor|pc_counter1|pc_out[23]~8_combout ),
	.datab(\my_processor|pc_counter1|pc_out[23]~9_combout ),
	.datac(\my_processor|pc_counter1|pc_out[23]~10_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~12 .lut_mask = 16'h8000;
defparam \my_processor|pc_counter1|pc_out[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~13 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~13_combout  = (\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[17]~860_combout  & (\my_regfile|start4[0].trb1|out[16]~898_combout  $ 
// (!\my_processor|mux32_1|start[16].mux0|or_1~0_combout )))) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[17]~860_combout  & (\my_regfile|start4[0].trb1|out[16]~898_combout  $ 
// (!\my_processor|mux32_1|start[16].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~898_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~860_combout ),
	.datad(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~13 .lut_mask = 16'h8421;
defparam \my_processor|pc_counter1|pc_out[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~15 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~15_combout  = (\my_regfile|start4[0].trb1|out[20]~822_combout  & (\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[21]~784_combout  $ 
// (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout )))) # (!\my_regfile|start4[0].trb1|out[20]~822_combout  & (!\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[21]~784_combout  $ 
// (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[20]~822_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~784_combout ),
	.datac(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~15 .lut_mask = 16'h8421;
defparam \my_processor|pc_counter1|pc_out[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~14 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~14_combout  = (\my_regfile|start4[0].trb1|out[19]~841_combout  & (\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[18]~879_combout  $ 
// (!\my_processor|mux32_1|start[18].mux0|or_1~0_combout )))) # (!\my_regfile|start4[0].trb1|out[19]~841_combout  & (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[18]~879_combout  $ 
// (!\my_processor|mux32_1|start[18].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[19]~841_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~879_combout ),
	.datac(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~14 .lut_mask = 16'h8241;
defparam \my_processor|pc_counter1|pc_out[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~16 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~16_combout  = (\my_regfile|start4[0].trb1|out[23]~765_combout  & (\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[22]~803_combout  $ 
// (!\my_processor|mux32_1|start[22].mux0|or_1~0_combout )))) # (!\my_regfile|start4[0].trb1|out[23]~765_combout  & (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[22]~803_combout  $ 
// (!\my_processor|mux32_1|start[22].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[23]~765_combout ),
	.datab(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[22]~803_combout ),
	.datad(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~16 .lut_mask = 16'h9009;
defparam \my_processor|pc_counter1|pc_out[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~17 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~17_combout  = (\my_processor|pc_counter1|pc_out[23]~13_combout  & (\my_processor|pc_counter1|pc_out[23]~15_combout  & (\my_processor|pc_counter1|pc_out[23]~14_combout  & \my_processor|pc_counter1|pc_out[23]~16_combout 
// )))

	.dataa(\my_processor|pc_counter1|pc_out[23]~13_combout ),
	.datab(\my_processor|pc_counter1|pc_out[23]~15_combout ),
	.datac(\my_processor|pc_counter1|pc_out[23]~14_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~17 .lut_mask = 16'h8000;
defparam \my_processor|pc_counter1|pc_out[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~18 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~18_combout  = (\my_processor|pc_counter1|pc_out[23]~6_combout  & (\my_processor|pc_counter1|pc_out[23]~7_combout  & (\my_processor|pc_counter1|pc_out[23]~12_combout  & \my_processor|pc_counter1|pc_out[23]~17_combout 
// )))

	.dataa(\my_processor|pc_counter1|pc_out[23]~6_combout ),
	.datab(\my_processor|pc_counter1|pc_out[23]~7_combout ),
	.datac(\my_processor|pc_counter1|pc_out[23]~12_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~18 .lut_mask = 16'h8000;
defparam \my_processor|pc_counter1|pc_out[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~20 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~20_combout  = (!\my_processor|pc_counter1|pc_out[23]~19_combout  & (\my_processor|pc_counter1|pc_out[23]~0_combout  & (\my_processor|pc_counter1|pc_out[23]~5_combout  & \my_processor|pc_counter1|pc_out[23]~18_combout 
// )))

	.dataa(\my_processor|pc_counter1|pc_out[23]~19_combout ),
	.datab(\my_processor|pc_counter1|pc_out[23]~0_combout ),
	.datac(\my_processor|pc_counter1|pc_out[23]~5_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~20 .lut_mask = 16'h4000;
defparam \my_processor|pc_counter1|pc_out[23]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~21 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_imem|altsyncram_component|auto_generated|q_a [27]) # ((\my_processor|pc_counter1|pc_out[23]~20_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_imem|altsyncram_component|auto_generated|q_a [29])) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|pc_counter1|pc_out[23]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~21 .lut_mask = 16'hFBD9;
defparam \my_processor|pc_counter1|pc_out[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[23]~22 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[23]~22_combout  = ((\my_processor|pc_counter1|pc_out[23]~21_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [29] & \my_processor|alu_1|LessThan0~62_combout ))) # (!\my_processor|dec_1|d4|d2|and2~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_processor|dec_1|d4|d2|and2~0_combout ),
	.datac(\my_processor|alu_1|LessThan0~62_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23]~22 .lut_mask = 16'hFFB3;
defparam \my_processor|pc_counter1|pc_out[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~24 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~24_combout  = (\my_processor|pc_counter1|pc_out[23]~23_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [0]) # (\my_processor|pc_counter1|pc_out[23]~22_combout )))) # 
// (!\my_processor|pc_counter1|pc_out[23]~23_combout  & (\my_processor|alu_3|Add0~0_combout  & ((!\my_processor|pc_counter1|pc_out[23]~22_combout ))))

	.dataa(\my_processor|alu_3|Add0~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_processor|pc_counter1|pc_out[23]~23_combout ),
	.datad(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~24 .lut_mask = 16'hF0CA;
defparam \my_processor|pc_counter1|pc_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~25 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~25_combout  = (\my_processor|pc_counter1|pc_out[23]~22_combout  & ((\my_processor|pc_counter1|pc_out~24_combout  & ((\my_regfile|start5[0].trb2|out[0]~743_combout ))) # (!\my_processor|pc_counter1|pc_out~24_combout  & 
// (\my_processor|alu_2|Add0~0_combout )))) # (!\my_processor|pc_counter1|pc_out[23]~22_combout  & (((\my_processor|pc_counter1|pc_out~24_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[23]~22_combout ),
	.datab(\my_processor|alu_2|Add0~0_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~743_combout ),
	.datad(\my_processor|pc_counter1|pc_out~24_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~25 .lut_mask = 16'hF588;
defparam \my_processor|pc_counter1|pc_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \my_processor|pc_counter1|pc_out[0] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[0] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~6 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~6_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and1~4_combout  & (((\my_regfile|start2[12].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~6 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~8 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~8_combout  = (\my_regfile|decoder3|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~1_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and4~0_combout  & ((\my_regfile|start2[15].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~1_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~8 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~5 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~5_combout  = (\my_regfile|decoder3|d5|d2|and3~2_combout  & (\my_regfile|start2[9].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~2_combout  & (((\my_regfile|start2[10].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~2_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and2~0_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[0].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~5 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~7 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~7_combout  = (\my_regfile|decoder3|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~2_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and2~0_combout  & (((\my_regfile|start2[13].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~2_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and3~2_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[0].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~7 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~9 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~9_combout  = (\my_regfile|start5[0].trb2|out[0]~6_combout  & (\my_regfile|start5[0].trb2|out[0]~8_combout  & (\my_regfile|start5[0].trb2|out[0]~5_combout  & \my_regfile|start5[0].trb2|out[0]~7_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~6_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~8_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~5_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~9 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~1 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~1_combout  = (\my_regfile|decoder3|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and2~0_combout  & ((\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~1 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[29].trb2|out[0]~0 (
// Equation(s):
// \my_regfile|start5[29].trb2|out[0]~0_combout  = (\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[29].trb2|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[29].trb2|out[0]~0 .lut_mask = 16'hF0FF;
defparam \my_regfile|start5[29].trb2|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~3 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~3_combout  = (\my_regfile|decoder3|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and1~0_combout  & ((\my_regfile|start2[30].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~3 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~2 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~2_combout  = (\my_regfile|decoder3|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and1~0_combout  & (((\my_regfile|start2[28].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~2 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~4 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~4_combout  = (\my_regfile|start5[0].trb2|out[0]~1_combout  & (\my_regfile|start5[29].trb2|out[0]~0_combout  & (\my_regfile|start5[0].trb2|out[0]~3_combout  & \my_regfile|start5[0].trb2|out[0]~2_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~1_combout ),
	.datab(\my_regfile|start5[29].trb2|out[0]~0_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~3_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~4 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~17 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~17_combout  = (\my_regfile|start2[5].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # (!\my_regfile|start2[5].reg32_2|start[0].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d1|and3~2_combout  & ((\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~2_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~17 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[1].trb2|out[0]~0 (
// Equation(s):
// \my_regfile|start5[1].trb2|out[0]~0_combout  = ((\my_regfile|start2[1].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~2_combout )) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )

	.dataa(gnd),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[1].trb2|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[1].trb2|out[0]~0 .lut_mask = 16'hF3FF;
defparam \my_regfile|start5[1].trb2|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~15 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~15_combout  = (!\my_regfile|decoder3|d4|d2|and4~0_combout  & (\my_regfile|start5[1].trb2|out[0]~0_combout  & ((\my_regfile|start2[2].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and4~0_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and2~0_combout ),
	.datad(\my_regfile|start5[1].trb2|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~15 .lut_mask = 16'h4500;
defparam \my_regfile|start5[0].trb2|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~18 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~18_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & (((\my_regfile|start2[7].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[0].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~18 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~16 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~16_combout  = (\my_regfile|start2[3].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # (!\my_regfile|start2[3].reg32_2|start[0].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d2|and1~4_combout  & ((\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~16 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~19 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~19_combout  = (\my_regfile|start5[0].trb2|out[0]~17_combout  & (\my_regfile|start5[0].trb2|out[0]~15_combout  & (\my_regfile|start5[0].trb2|out[0]~18_combout  & \my_regfile|start5[0].trb2|out[0]~16_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~17_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~15_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~18_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~19 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \my_processor|mux32_1|start[0].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[0].mux0|or_1~0_combout  = (\my_regfile|start5[0].trb2|out[0]~14_combout  & (\my_regfile|start5[0].trb2|out[0]~9_combout  & (\my_regfile|start5[0].trb2|out[0]~4_combout  & \my_regfile|start5[0].trb2|out[0]~19_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~14_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~9_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~4_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[0].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[0].mux0|or_1~0 .lut_mask = 16'h8000;
defparam \my_processor|mux32_1|start[0].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \my_processor|mux32_1|start[0].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_1|start[0].mux0|or_1~1_combout  = (\my_processor|or_3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|or_3~combout  & (((\my_processor|mux32_1|start[0].mux0|or_1~0_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|or_3~combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~0_combout ),
	.datad(\my_processor|mux32_1|start[0].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[0].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[0].mux0|or_1~1 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[0].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector31~12 (
// Equation(s):
// \my_processor|alu_1|Selector31~12_combout  = (\my_processor|alu_1|Selector31~10_combout  & ((\my_regfile|start4[0].trb1|out[0]~307_combout  & ((\my_processor|mux32_1|start[0].mux0|or_1~1_combout ) # (\my_processor|alu_1|Selector31~11_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[0]~307_combout  & (\my_processor|mux32_1|start[0].mux0|or_1~1_combout  & \my_processor|alu_1|Selector31~11_combout )))) # (!\my_processor|alu_1|Selector31~10_combout  & (((\my_processor|alu_1|Selector31~11_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.datac(\my_processor|mux32_1|start[0].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|Selector31~11_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~12 .lut_mask = 16'hFD80;
defparam \my_processor|alu_1|Selector31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector31~4 (
// Equation(s):
// \my_processor|alu_1|Selector31~4_combout  = (\my_processor|alu_1|Selector31~2_combout  & (((\my_processor|alu_1|Selector31~3_combout )))) # (!\my_processor|alu_1|Selector31~2_combout  & ((\my_processor|alu_1|Selector31~3_combout  & 
// ((\my_processor|alu_1|ShiftRight0~2_combout ))) # (!\my_processor|alu_1|Selector31~3_combout  & (\my_regfile|start4[0].trb1|out[0]~307_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[0]~307_combout ),
	.datab(\my_processor|alu_1|Selector31~2_combout ),
	.datac(\my_processor|alu_1|Selector31~3_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~4 .lut_mask = 16'hF2C2;
defparam \my_processor|alu_1|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector31~5 (
// Equation(s):
// \my_processor|alu_1|Selector31~5_combout  = (\my_processor|alu_1|Selector31~2_combout  & ((\my_processor|alu_1|Selector31~4_combout  & ((\my_processor|alu_1|ShiftRight0~5_combout ))) # (!\my_processor|alu_1|Selector31~4_combout  & 
// (\my_regfile|start4[0].trb1|out[1]~327_combout )))) # (!\my_processor|alu_1|Selector31~2_combout  & (((\my_processor|alu_1|Selector31~4_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[1]~327_combout ),
	.datab(\my_processor|alu_1|Selector31~2_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~5_combout ),
	.datad(\my_processor|alu_1|Selector31~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~5 .lut_mask = 16'hF388;
defparam \my_processor|alu_1|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N8
cycloneive_lcell_comb \my_processor|alu_1|Selector31~8 (
// Equation(s):
// \my_processor|alu_1|Selector31~8_combout  = (\my_processor|alu_1|Selector31~7_combout  & ((\my_processor|alu_1|Selector31~17_combout ) # ((\my_processor|alu_1|ShiftRight0~26_combout )))) # (!\my_processor|alu_1|Selector31~7_combout  & 
// (!\my_processor|alu_1|Selector31~17_combout  & (\my_processor|alu_1|ShiftLeft0~5_combout )))

	.dataa(\my_processor|alu_1|Selector31~7_combout ),
	.datab(\my_processor|alu_1|Selector31~17_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~5_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~8 .lut_mask = 16'hBA98;
defparam \my_processor|alu_1|Selector31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N10
cycloneive_lcell_comb \my_processor|alu_1|Selector31~9 (
// Equation(s):
// \my_processor|alu_1|Selector31~9_combout  = (\my_processor|alu_1|Selector31~6_combout  & (((\my_processor|alu_1|Selector31~8_combout )))) # (!\my_processor|alu_1|Selector31~6_combout  & ((\my_processor|alu_1|Selector31~8_combout  & 
// ((\my_processor|alu_1|ShiftRight0~12_combout ))) # (!\my_processor|alu_1|Selector31~8_combout  & (\my_processor|alu_1|Selector31~5_combout ))))

	.dataa(\my_processor|alu_1|Selector31~5_combout ),
	.datab(\my_processor|alu_1|Selector31~6_combout ),
	.datac(\my_processor|alu_1|Selector31~8_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~9 .lut_mask = 16'hF2C2;
defparam \my_processor|alu_1|Selector31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector31~13 (
// Equation(s):
// \my_processor|alu_1|Selector31~13_combout  = (\my_processor|alu_1|Selector31~10_combout  & (\my_processor|alu_1|Selector31~12_combout )) # (!\my_processor|alu_1|Selector31~10_combout  & ((\my_processor|alu_1|Selector31~12_combout  & 
// ((\my_processor|alu_1|Selector31~9_combout ))) # (!\my_processor|alu_1|Selector31~12_combout  & (\my_processor|alu_1|Add1~0_combout ))))

	.dataa(\my_processor|alu_1|Selector31~10_combout ),
	.datab(\my_processor|alu_1|Selector31~12_combout ),
	.datac(\my_processor|alu_1|Add1~0_combout ),
	.datad(\my_processor|alu_1|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~13 .lut_mask = 16'hDC98;
defparam \my_processor|alu_1|Selector31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N26
cycloneive_lcell_comb \my_processor|alu_1|Selector31~15 (
// Equation(s):
// \my_processor|alu_1|Selector31~15_combout  = (\my_processor|alu_1|Selector31~14_combout  & (\my_processor|alu_1|Add0~0_combout )) # (!\my_processor|alu_1|Selector31~14_combout  & ((\my_processor|alu_1|Selector31~13_combout )))

	.dataa(\my_processor|alu_1|Add0~0_combout ),
	.datab(\my_processor|alu_1|Selector31~14_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|Selector31~13_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~15 .lut_mask = 16'hBB88;
defparam \my_processor|alu_1|Selector31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[0].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[0].mux0|or_1~0_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [0]))) # (!\my_processor|dec_1|d5|d2|and4~combout  & (\my_processor|alu_1|Selector31~15_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|Selector31~15_combout ),
	.datac(\my_processor|dec_1|d5|d2|and4~combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[0].mux0|or_1~0 .lut_mask = 16'hFC0C;
defparam \my_processor|mux32_2|start[0].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N9
dffeas \my_regfile|start2[17].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_2|start[0].mux0|or_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~10 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~10_combout  = (\my_regfile|start2[17].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[17].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and3~0_combout  & ((\my_regfile|start2[18].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~10 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~13 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~13_combout  = (\my_regfile|start2[24].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and1~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~13 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~11 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~11_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[19].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~11 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~12 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~12_combout  = (\my_regfile|start2[21].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[22].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~12 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~14 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~14_combout  = (\my_regfile|start5[0].trb2|out[0]~10_combout  & (\my_regfile|start5[0].trb2|out[0]~13_combout  & (\my_regfile|start5[0].trb2|out[0]~11_combout  & \my_regfile|start5[0].trb2|out[0]~12_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~10_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~13_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~11_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~14 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~742 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~742_combout  = (\my_regfile|start5[0].trb2|out[0]~14_combout  & (\my_regfile|start5[0].trb2|out[0]~9_combout  & (\my_regfile|start5[0].trb2|out[0]~4_combout  & \my_regfile|start5[0].trb2|out[0]~19_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~14_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~9_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~4_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~742_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~742 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[0]~742 .sum_lutc_input = "datac";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign q_imem[0] = \q_imem[0]~output_o ;

assign q_imem[1] = \q_imem[1]~output_o ;

assign q_imem[2] = \q_imem[2]~output_o ;

assign q_imem[3] = \q_imem[3]~output_o ;

assign q_imem[4] = \q_imem[4]~output_o ;

assign q_imem[5] = \q_imem[5]~output_o ;

assign q_imem[6] = \q_imem[6]~output_o ;

assign q_imem[7] = \q_imem[7]~output_o ;

assign q_imem[8] = \q_imem[8]~output_o ;

assign q_imem[9] = \q_imem[9]~output_o ;

assign q_imem[10] = \q_imem[10]~output_o ;

assign q_imem[11] = \q_imem[11]~output_o ;

assign q_imem[12] = \q_imem[12]~output_o ;

assign q_imem[13] = \q_imem[13]~output_o ;

assign q_imem[14] = \q_imem[14]~output_o ;

assign q_imem[15] = \q_imem[15]~output_o ;

assign q_imem[16] = \q_imem[16]~output_o ;

assign q_imem[17] = \q_imem[17]~output_o ;

assign q_imem[18] = \q_imem[18]~output_o ;

assign q_imem[19] = \q_imem[19]~output_o ;

assign q_imem[20] = \q_imem[20]~output_o ;

assign q_imem[21] = \q_imem[21]~output_o ;

assign q_imem[22] = \q_imem[22]~output_o ;

assign q_imem[23] = \q_imem[23]~output_o ;

assign q_imem[24] = \q_imem[24]~output_o ;

assign q_imem[25] = \q_imem[25]~output_o ;

assign q_imem[26] = \q_imem[26]~output_o ;

assign q_imem[27] = \q_imem[27]~output_o ;

assign q_imem[28] = \q_imem[28]~output_o ;

assign q_imem[29] = \q_imem[29]~output_o ;

assign q_imem[30] = \q_imem[30]~output_o ;

assign q_imem[31] = \q_imem[31]~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign wren = \wren~output_o ;

assign q_dmem[0] = \q_dmem[0]~output_o ;

assign q_dmem[1] = \q_dmem[1]~output_o ;

assign q_dmem[2] = \q_dmem[2]~output_o ;

assign q_dmem[3] = \q_dmem[3]~output_o ;

assign q_dmem[4] = \q_dmem[4]~output_o ;

assign q_dmem[5] = \q_dmem[5]~output_o ;

assign q_dmem[6] = \q_dmem[6]~output_o ;

assign q_dmem[7] = \q_dmem[7]~output_o ;

assign q_dmem[8] = \q_dmem[8]~output_o ;

assign q_dmem[9] = \q_dmem[9]~output_o ;

assign q_dmem[10] = \q_dmem[10]~output_o ;

assign q_dmem[11] = \q_dmem[11]~output_o ;

assign q_dmem[12] = \q_dmem[12]~output_o ;

assign q_dmem[13] = \q_dmem[13]~output_o ;

assign q_dmem[14] = \q_dmem[14]~output_o ;

assign q_dmem[15] = \q_dmem[15]~output_o ;

assign q_dmem[16] = \q_dmem[16]~output_o ;

assign q_dmem[17] = \q_dmem[17]~output_o ;

assign q_dmem[18] = \q_dmem[18]~output_o ;

assign q_dmem[19] = \q_dmem[19]~output_o ;

assign q_dmem[20] = \q_dmem[20]~output_o ;

assign q_dmem[21] = \q_dmem[21]~output_o ;

assign q_dmem[22] = \q_dmem[22]~output_o ;

assign q_dmem[23] = \q_dmem[23]~output_o ;

assign q_dmem[24] = \q_dmem[24]~output_o ;

assign q_dmem[25] = \q_dmem[25]~output_o ;

assign q_dmem[26] = \q_dmem[26]~output_o ;

assign q_dmem[27] = \q_dmem[27]~output_o ;

assign q_dmem[28] = \q_dmem[28]~output_o ;

assign q_dmem[29] = \q_dmem[29]~output_o ;

assign q_dmem[30] = \q_dmem[30]~output_o ;

assign q_dmem[31] = \q_dmem[31]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

assign reg1[0] = \reg1[0]~output_o ;

assign reg1[1] = \reg1[1]~output_o ;

assign reg1[2] = \reg1[2]~output_o ;

assign reg1[3] = \reg1[3]~output_o ;

assign reg1[4] = \reg1[4]~output_o ;

assign reg1[5] = \reg1[5]~output_o ;

assign reg1[6] = \reg1[6]~output_o ;

assign reg1[7] = \reg1[7]~output_o ;

assign reg1[8] = \reg1[8]~output_o ;

assign reg1[9] = \reg1[9]~output_o ;

assign reg1[10] = \reg1[10]~output_o ;

assign reg1[11] = \reg1[11]~output_o ;

assign reg1[12] = \reg1[12]~output_o ;

assign reg1[13] = \reg1[13]~output_o ;

assign reg1[14] = \reg1[14]~output_o ;

assign reg1[15] = \reg1[15]~output_o ;

assign reg1[16] = \reg1[16]~output_o ;

assign reg1[17] = \reg1[17]~output_o ;

assign reg1[18] = \reg1[18]~output_o ;

assign reg1[19] = \reg1[19]~output_o ;

assign reg1[20] = \reg1[20]~output_o ;

assign reg1[21] = \reg1[21]~output_o ;

assign reg1[22] = \reg1[22]~output_o ;

assign reg1[23] = \reg1[23]~output_o ;

assign reg1[24] = \reg1[24]~output_o ;

assign reg1[25] = \reg1[25]~output_o ;

assign reg1[26] = \reg1[26]~output_o ;

assign reg1[27] = \reg1[27]~output_o ;

assign reg1[28] = \reg1[28]~output_o ;

assign reg1[29] = \reg1[29]~output_o ;

assign reg1[30] = \reg1[30]~output_o ;

assign reg1[31] = \reg1[31]~output_o ;

assign reg2[0] = \reg2[0]~output_o ;

assign reg2[1] = \reg2[1]~output_o ;

assign reg2[2] = \reg2[2]~output_o ;

assign reg2[3] = \reg2[3]~output_o ;

assign reg2[4] = \reg2[4]~output_o ;

assign reg2[5] = \reg2[5]~output_o ;

assign reg2[6] = \reg2[6]~output_o ;

assign reg2[7] = \reg2[7]~output_o ;

assign reg2[8] = \reg2[8]~output_o ;

assign reg2[9] = \reg2[9]~output_o ;

assign reg2[10] = \reg2[10]~output_o ;

assign reg2[11] = \reg2[11]~output_o ;

assign reg2[12] = \reg2[12]~output_o ;

assign reg2[13] = \reg2[13]~output_o ;

assign reg2[14] = \reg2[14]~output_o ;

assign reg2[15] = \reg2[15]~output_o ;

assign reg2[16] = \reg2[16]~output_o ;

assign reg2[17] = \reg2[17]~output_o ;

assign reg2[18] = \reg2[18]~output_o ;

assign reg2[19] = \reg2[19]~output_o ;

assign reg2[20] = \reg2[20]~output_o ;

assign reg2[21] = \reg2[21]~output_o ;

assign reg2[22] = \reg2[22]~output_o ;

assign reg2[23] = \reg2[23]~output_o ;

assign reg2[24] = \reg2[24]~output_o ;

assign reg2[25] = \reg2[25]~output_o ;

assign reg2[26] = \reg2[26]~output_o ;

assign reg2[27] = \reg2[27]~output_o ;

assign reg2[28] = \reg2[28]~output_o ;

assign reg2[29] = \reg2[29]~output_o ;

assign reg2[30] = \reg2[30]~output_o ;

assign reg2[31] = \reg2[31]~output_o ;

assign reg3[0] = \reg3[0]~output_o ;

assign reg3[1] = \reg3[1]~output_o ;

assign reg3[2] = \reg3[2]~output_o ;

assign reg3[3] = \reg3[3]~output_o ;

assign reg3[4] = \reg3[4]~output_o ;

assign reg3[5] = \reg3[5]~output_o ;

assign reg3[6] = \reg3[6]~output_o ;

assign reg3[7] = \reg3[7]~output_o ;

assign reg3[8] = \reg3[8]~output_o ;

assign reg3[9] = \reg3[9]~output_o ;

assign reg3[10] = \reg3[10]~output_o ;

assign reg3[11] = \reg3[11]~output_o ;

assign reg3[12] = \reg3[12]~output_o ;

assign reg3[13] = \reg3[13]~output_o ;

assign reg3[14] = \reg3[14]~output_o ;

assign reg3[15] = \reg3[15]~output_o ;

assign reg3[16] = \reg3[16]~output_o ;

assign reg3[17] = \reg3[17]~output_o ;

assign reg3[18] = \reg3[18]~output_o ;

assign reg3[19] = \reg3[19]~output_o ;

assign reg3[20] = \reg3[20]~output_o ;

assign reg3[21] = \reg3[21]~output_o ;

assign reg3[22] = \reg3[22]~output_o ;

assign reg3[23] = \reg3[23]~output_o ;

assign reg3[24] = \reg3[24]~output_o ;

assign reg3[25] = \reg3[25]~output_o ;

assign reg3[26] = \reg3[26]~output_o ;

assign reg3[27] = \reg3[27]~output_o ;

assign reg3[28] = \reg3[28]~output_o ;

assign reg3[29] = \reg3[29]~output_o ;

assign reg3[30] = \reg3[30]~output_o ;

assign reg3[31] = \reg3[31]~output_o ;

assign reg4[0] = \reg4[0]~output_o ;

assign reg4[1] = \reg4[1]~output_o ;

assign reg4[2] = \reg4[2]~output_o ;

assign reg4[3] = \reg4[3]~output_o ;

assign reg4[4] = \reg4[4]~output_o ;

assign reg4[5] = \reg4[5]~output_o ;

assign reg4[6] = \reg4[6]~output_o ;

assign reg4[7] = \reg4[7]~output_o ;

assign reg4[8] = \reg4[8]~output_o ;

assign reg4[9] = \reg4[9]~output_o ;

assign reg4[10] = \reg4[10]~output_o ;

assign reg4[11] = \reg4[11]~output_o ;

assign reg4[12] = \reg4[12]~output_o ;

assign reg4[13] = \reg4[13]~output_o ;

assign reg4[14] = \reg4[14]~output_o ;

assign reg4[15] = \reg4[15]~output_o ;

assign reg4[16] = \reg4[16]~output_o ;

assign reg4[17] = \reg4[17]~output_o ;

assign reg4[18] = \reg4[18]~output_o ;

assign reg4[19] = \reg4[19]~output_o ;

assign reg4[20] = \reg4[20]~output_o ;

assign reg4[21] = \reg4[21]~output_o ;

assign reg4[22] = \reg4[22]~output_o ;

assign reg4[23] = \reg4[23]~output_o ;

assign reg4[24] = \reg4[24]~output_o ;

assign reg4[25] = \reg4[25]~output_o ;

assign reg4[26] = \reg4[26]~output_o ;

assign reg4[27] = \reg4[27]~output_o ;

assign reg4[28] = \reg4[28]~output_o ;

assign reg4[29] = \reg4[29]~output_o ;

assign reg4[30] = \reg4[30]~output_o ;

assign reg4[31] = \reg4[31]~output_o ;

assign reg5[0] = \reg5[0]~output_o ;

assign reg5[1] = \reg5[1]~output_o ;

assign reg5[2] = \reg5[2]~output_o ;

assign reg5[3] = \reg5[3]~output_o ;

assign reg5[4] = \reg5[4]~output_o ;

assign reg5[5] = \reg5[5]~output_o ;

assign reg5[6] = \reg5[6]~output_o ;

assign reg5[7] = \reg5[7]~output_o ;

assign reg5[8] = \reg5[8]~output_o ;

assign reg5[9] = \reg5[9]~output_o ;

assign reg5[10] = \reg5[10]~output_o ;

assign reg5[11] = \reg5[11]~output_o ;

assign reg5[12] = \reg5[12]~output_o ;

assign reg5[13] = \reg5[13]~output_o ;

assign reg5[14] = \reg5[14]~output_o ;

assign reg5[15] = \reg5[15]~output_o ;

assign reg5[16] = \reg5[16]~output_o ;

assign reg5[17] = \reg5[17]~output_o ;

assign reg5[18] = \reg5[18]~output_o ;

assign reg5[19] = \reg5[19]~output_o ;

assign reg5[20] = \reg5[20]~output_o ;

assign reg5[21] = \reg5[21]~output_o ;

assign reg5[22] = \reg5[22]~output_o ;

assign reg5[23] = \reg5[23]~output_o ;

assign reg5[24] = \reg5[24]~output_o ;

assign reg5[25] = \reg5[25]~output_o ;

assign reg5[26] = \reg5[26]~output_o ;

assign reg5[27] = \reg5[27]~output_o ;

assign reg5[28] = \reg5[28]~output_o ;

assign reg5[29] = \reg5[29]~output_o ;

assign reg5[30] = \reg5[30]~output_o ;

assign reg5[31] = \reg5[31]~output_o ;

assign reg6[0] = \reg6[0]~output_o ;

assign reg6[1] = \reg6[1]~output_o ;

assign reg6[2] = \reg6[2]~output_o ;

assign reg6[3] = \reg6[3]~output_o ;

assign reg6[4] = \reg6[4]~output_o ;

assign reg6[5] = \reg6[5]~output_o ;

assign reg6[6] = \reg6[6]~output_o ;

assign reg6[7] = \reg6[7]~output_o ;

assign reg6[8] = \reg6[8]~output_o ;

assign reg6[9] = \reg6[9]~output_o ;

assign reg6[10] = \reg6[10]~output_o ;

assign reg6[11] = \reg6[11]~output_o ;

assign reg6[12] = \reg6[12]~output_o ;

assign reg6[13] = \reg6[13]~output_o ;

assign reg6[14] = \reg6[14]~output_o ;

assign reg6[15] = \reg6[15]~output_o ;

assign reg6[16] = \reg6[16]~output_o ;

assign reg6[17] = \reg6[17]~output_o ;

assign reg6[18] = \reg6[18]~output_o ;

assign reg6[19] = \reg6[19]~output_o ;

assign reg6[20] = \reg6[20]~output_o ;

assign reg6[21] = \reg6[21]~output_o ;

assign reg6[22] = \reg6[22]~output_o ;

assign reg6[23] = \reg6[23]~output_o ;

assign reg6[24] = \reg6[24]~output_o ;

assign reg6[25] = \reg6[25]~output_o ;

assign reg6[26] = \reg6[26]~output_o ;

assign reg6[27] = \reg6[27]~output_o ;

assign reg6[28] = \reg6[28]~output_o ;

assign reg6[29] = \reg6[29]~output_o ;

assign reg6[30] = \reg6[30]~output_o ;

assign reg6[31] = \reg6[31]~output_o ;

assign reg7[0] = \reg7[0]~output_o ;

assign reg7[1] = \reg7[1]~output_o ;

assign reg7[2] = \reg7[2]~output_o ;

assign reg7[3] = \reg7[3]~output_o ;

assign reg7[4] = \reg7[4]~output_o ;

assign reg7[5] = \reg7[5]~output_o ;

assign reg7[6] = \reg7[6]~output_o ;

assign reg7[7] = \reg7[7]~output_o ;

assign reg7[8] = \reg7[8]~output_o ;

assign reg7[9] = \reg7[9]~output_o ;

assign reg7[10] = \reg7[10]~output_o ;

assign reg7[11] = \reg7[11]~output_o ;

assign reg7[12] = \reg7[12]~output_o ;

assign reg7[13] = \reg7[13]~output_o ;

assign reg7[14] = \reg7[14]~output_o ;

assign reg7[15] = \reg7[15]~output_o ;

assign reg7[16] = \reg7[16]~output_o ;

assign reg7[17] = \reg7[17]~output_o ;

assign reg7[18] = \reg7[18]~output_o ;

assign reg7[19] = \reg7[19]~output_o ;

assign reg7[20] = \reg7[20]~output_o ;

assign reg7[21] = \reg7[21]~output_o ;

assign reg7[22] = \reg7[22]~output_o ;

assign reg7[23] = \reg7[23]~output_o ;

assign reg7[24] = \reg7[24]~output_o ;

assign reg7[25] = \reg7[25]~output_o ;

assign reg7[26] = \reg7[26]~output_o ;

assign reg7[27] = \reg7[27]~output_o ;

assign reg7[28] = \reg7[28]~output_o ;

assign reg7[29] = \reg7[29]~output_o ;

assign reg7[30] = \reg7[30]~output_o ;

assign reg7[31] = \reg7[31]~output_o ;

assign reg8[0] = \reg8[0]~output_o ;

assign reg8[1] = \reg8[1]~output_o ;

assign reg8[2] = \reg8[2]~output_o ;

assign reg8[3] = \reg8[3]~output_o ;

assign reg8[4] = \reg8[4]~output_o ;

assign reg8[5] = \reg8[5]~output_o ;

assign reg8[6] = \reg8[6]~output_o ;

assign reg8[7] = \reg8[7]~output_o ;

assign reg8[8] = \reg8[8]~output_o ;

assign reg8[9] = \reg8[9]~output_o ;

assign reg8[10] = \reg8[10]~output_o ;

assign reg8[11] = \reg8[11]~output_o ;

assign reg8[12] = \reg8[12]~output_o ;

assign reg8[13] = \reg8[13]~output_o ;

assign reg8[14] = \reg8[14]~output_o ;

assign reg8[15] = \reg8[15]~output_o ;

assign reg8[16] = \reg8[16]~output_o ;

assign reg8[17] = \reg8[17]~output_o ;

assign reg8[18] = \reg8[18]~output_o ;

assign reg8[19] = \reg8[19]~output_o ;

assign reg8[20] = \reg8[20]~output_o ;

assign reg8[21] = \reg8[21]~output_o ;

assign reg8[22] = \reg8[22]~output_o ;

assign reg8[23] = \reg8[23]~output_o ;

assign reg8[24] = \reg8[24]~output_o ;

assign reg8[25] = \reg8[25]~output_o ;

assign reg8[26] = \reg8[26]~output_o ;

assign reg8[27] = \reg8[27]~output_o ;

assign reg8[28] = \reg8[28]~output_o ;

assign reg8[29] = \reg8[29]~output_o ;

assign reg8[30] = \reg8[30]~output_o ;

assign reg8[31] = \reg8[31]~output_o ;

endmodule
