// Seed: 3354314735
program module_0 ();
  wire id_1;
  assign module_1.id_1 = 0;
  id_2(
      .id_0(id_1), .id_1()
  );
endprogram
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output uwire id_2,
    output logic id_3,
    input tri0 id_4,
    input wand id_5,
    input wand id_6,
    input tri0 id_7,
    output uwire id_8,
    output supply1 id_9,
    input tri id_10,
    input wor id_11,
    output supply1 id_12,
    output tri0 id_13
);
  wire id_15;
  assign id_13 = 1;
  always @(1 * 1) assert (1);
  wire id_16;
  id_17(
      .id_0(), .id_1(1), .id_2(1), .id_3(id_9)
  );
  module_0 modCall_1 ();
  always @(posedge id_16)
    if (1) begin : LABEL_0
      id_3 <= 1;
    end
endmodule
