// Seed: 2993824785
module module_0 #(
    parameter id_6 = 32'd46,
    parameter id_7 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  defparam id_6.id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input wire id_2,
    output uwire id_3,
    output supply0 id_4,
    input wor id_5,
    input logic id_6,
    input tri1 id_7,
    output tri1 id_8,
    input supply0 id_9
);
  always force id_8 = id_6;
  wire id_11;
  or primCall (id_8, id_15, id_0, id_6, id_11, id_2, id_1, id_12, id_7, id_13);
  wire id_12;
  id_13(
      .id_0(id_4 == id_14), .id_1(id_2), .id_2(id_0), .id_3(1), .id_4(1 == 1), .id_5(1 == 1)
  );
  wire id_15 = id_15;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_12,
      id_12,
      id_15
  );
  assign modCall_1.id_6 = 0;
  wire id_16;
  assign id_14 = id_7;
  wire id_17;
endmodule
